ARM GAS  /tmp/ccN5QmXh.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RCC_SetFlashLatencyFromMSIRange,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	RCC_SetFlashLatencyFromMSIRange:
  25              	.LFB136:
  26              		.file 1 "../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c"
   1:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
   2:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
   3:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @file    stm32l4xx_hal_rcc.c
   4:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  11:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
  12:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  13:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ==============================================================================
  15:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  16:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       After reset the device is running from Multiple Speed Internal oscillator
  17:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (4 MHz) with Flash 0 wait state. Flash prefetch buffer, D-Cache
  18:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  21:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHBs) and Low speed (APBs) busses:
  22:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at MSI speed.
  23:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) All GPIOs are in analog mode, except the JTAG pins which
  25:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  27:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
  28:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  29:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  30:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  31:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  32:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
ARM GAS  /tmp/ccN5QmXh.s 			page 2


  33:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  34:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  35:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           derived from the System clock (SAIx, RTC, ADC, USB OTG FS/SDMMC1/RNG)
  36:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  37:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
  38:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  39:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @attention
  40:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  41:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  42:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  43:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  44:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  45:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  46:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  47:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  48:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  49:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  50:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  51:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  52:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *      without specific prior written permission.
  53:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  54:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  55:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  56:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  57:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  58:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  59:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  60:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  61:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  62:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  63:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  64:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
  65:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   ******************************************************************************
  66:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  67:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  68:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  69:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #include "stm32l4xx_hal.h"
  70:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  71:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup STM32L4xx_HAL_Driver
  72:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  73:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  74:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  75:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC RCC
  76:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  77:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
  78:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
  79:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  80:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  81:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  82:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  83:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  84:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  85:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  * @{
  86:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  */
  87:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
  88:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  89:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
ARM GAS  /tmp/ccN5QmXh.s 			page 3


  90:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
  91:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          17U   /* 17 ms (16 ms starting time + 1) */
  92:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
  93:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define LSI_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  94:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
  95:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define HSI48_TIMEOUT_VALUE        2U    /* 2 ms (minimum Tick + 1) */
  96:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define PLL_TIMEOUT_VALUE          2U    /* 2 ms (minimum Tick + 1) */
  97:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define CLOCKSWITCH_TIMEOUT_VALUE  5000U /* 5 s    */
  98:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
  99:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
 100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
 107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \
 111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__HAL_RCC_PLLSOURCE__)))
 112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
 114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Private_Functions RCC Private Functions
 120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange);
 123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static uint32_t          RCC_GetSysClockFreqFromPLLSource(void);
 125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
 128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
 139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @verbatim
 140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
 143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
 144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal and external oscillators
 145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       (HSE, HSI, LSE, MSI, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        and APB2).
ARM GAS  /tmp/ccN5QmXh.s 			page 4


 147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through
 150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the PLL as System clock source.
 151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MSI (Mutiple Speed Internal): Its frequency is software trimmable from 100KHZ to 48MHZ
 153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              It can be used to generate the clock for the USB OTG FS (48 MHz).
 154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The number of flash wait states is automatically adjusted when MSI range is updated wi
 155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HAL_RCC_OscConfig() and the MSI is used as System clock source.
 156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC
 158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              clock source.
 159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or
 161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also optionally as RTC clock sourc
 162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source.
 164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLL (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 80MHz).
 167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The third output is used to generate an accurate clock to achieve
 170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI1 (clocked by HSI, HSE or MSI) providing up to three independent output clocks:
 173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate SAR ADC1 clock.
 174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDMMC1 (<= 48 MHz).
 176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The Third output is used to generate an accurate clock to achieve
 177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) PLLSAI2 (clocked by HSI, HSE or MSI) providing up to two independent output clocks:
 180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The first output is used to generate SAR ADC2 clock.
 181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (++) The second  output is used to generate an accurate clock to achieve
 182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 high-quality audio performance on SAI interface.
 183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) CSS (Clock security system): once enabled, if a HSE clock failure occurs
 185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              is automatically switched to HSI and an interrupt is generated if enabled.
 187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt)
 188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              exception vector.
 189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) MCO (microcontroller clock output): used to output MSI, LSI, HSI, LSE, HSE or
 191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              main PLL clock (through a configurable prescaler) on PA8 pin.
 192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI,
 195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              HSE and main PLL.
 196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
ARM GAS  /tmp/ccN5QmXh.s 			page 5


 204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) SAI: the SAI clock can be derived either from a specific PLL (PLLSAI1) or (PLLSAI2)
 206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 from an external clock mapped on the SAI_CKIN pin.
 207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 divided by 2 to 31.
 210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 You have to use __HAL_RCC_RTC_ENABLE() and HAL_RCCEx_PeriphCLKConfig() function
 211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to configure this clock.
 212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) USB OTG FS, SDMMC1 and RNG: USB OTG FS requires a frequency equal to 48 MHz
 213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 to work correctly, while the SDMMC1 and RNG peripherals require a frequency
 214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 equal or lower than to 48 MHz. This clock is derived of the main PLL or PLLSAI1
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 through PLLQ divider. You have to enable the peripheral clock and use
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                 HAL_RCCEx_PeriphCLKConfig() function to configure this clock.
 217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (+@) IWDG clock which is always the LSI clock.
 218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 80 MHz.
 221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              The clock source frequency should be adapted depending on the device voltage range
 222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****              as listed in the Reference Manual "Clock source frequency versus voltage scaling" chap
 223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endverbatim
 225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 1. HCLK clock frequency for STM32L4Rx/STM32L4Sx devices
 227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |     HCLK clock frequency (MHz)       |
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |--------------------------------------|
 230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |  voltage range 1  | voltage range 2  |
 231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |       1.2 V       |     1.0 V        |
 232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|   0 < HCLK <= 20  |  0 < HCLK <= 8   |
 234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)|  20 < HCLK <= 40  |  8 < HCLK <= 16  |
 236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)|  40 < HCLK <= 60  | 16 < HCLK <= 26  |
 238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)|  60 < HCLK <= 80  | 16 < HCLK <= 26  |
 240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)|  80 < HCLK <= 100 | 16 < HCLK <= 26  |
 242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|-------------------|------------------|
 243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |5WS(6 CPU cycles)| 100 < HCLK <= 120 | 16 < HCLK <= 26  |
 244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +--------------------------------------------------------+
 245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            Table 2. HCLK clock frequency for other STM32L4 devices
 247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            | Latency         |    HCLK clock frequency (MHz)       |
 249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |-------------------------------------|
 250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 | voltage range 1  | voltage range 2  |
 251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |                 |      1.2 V       |     1.0 V        |
 252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |0WS(1 CPU cycles)|  0 < HCLK <= 16  |  0 < HCLK <= 6   |
 254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |1WS(2 CPU cycles)| 16 < HCLK <= 32  |  6 < HCLK <= 12  |
 256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |2WS(3 CPU cycles)| 32 < HCLK <= 48  | 12 < HCLK <= 18  |
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
 259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |3WS(4 CPU cycles)| 48 < HCLK <= 64  | 18 < HCLK <= 26  |
 260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |-----------------|------------------|------------------|
ARM GAS  /tmp/ccN5QmXh.s 			page 6


 261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            |4WS(5 CPU cycles)| 64 < HCLK <= 80  | 18 < HCLK <= 26  |
 262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            +-------------------------------------------------------+
 263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Reset the RCC clock configuration to the default reset state.
 268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - MSI ON and used as system clock source
 270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - HSE, HSI, PLL, PLLSAI1 and PLLISAI2 OFF
 271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - CSS, MCO1 OFF
 273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupts disabled
 274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - All interrupt and reset flags cleared
 275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - Peripheral clocks
 277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSION bit */
 285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_MSION);
 286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSIRDY bit is set before writing default MSIRANGE value */
 288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till MSI is ready */
 292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set MSIRANGE default value */
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset CFGR register (MSI is selected as system clock source) */
 304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for MSI as system clock source */
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = MSI_VALUE;
 308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure MSI selected as system clock source */
 316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
ARM GAS  /tmp/ccN5QmXh.s 			page 7


 318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_MSI)
 321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON, PLLSAIxON bits */
 329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON |
 336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON| RCC_CR_HSIASFS | RCC_CR_PLLON);
 340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Insure PLLRDY, PLLSAI1RDY and PLLSAI2RDY (if present) are reset */
 344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get start tick */
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY) != 0U)
 350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_TIMEOUT;
 364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLCFGR register */
 368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLCFGR);
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI1CFGR register */
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI1CFGR);
ARM GAS  /tmp/ccN5QmXh.s 			page 8


 375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset PLLSAI2CFGR register */
 382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->PLLSAI2CFGR);
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );
 384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Disable all interrupts */
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   CLEAR_REG(RCC->CIER);
 392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all interrupt flags */
 394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Clear all reset flags */
 397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the RCC Oscillators according to the specified parameters in the
 404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
 406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
 415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
 418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_oscsource;
 421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
 423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
ARM GAS  /tmp/ccN5QmXh.s 			page 9


 432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- MSI Configuration --------------------------*/
 435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock *
 443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        /* Otherwise, just the calibration and MSI range change are allowed */
 452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            must be correctly programmed according to the frequency of the CPU clock
 456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            (HCLK) and the supply voltage of the device. */
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* First increase number of wait states update if necessary */
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
 471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Else, keep current flash latency while decreasing applies */
 473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Decrease number of wait states update if necessary */
 479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_ERROR;
 482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Update the SystemCoreClock global variable */
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_
 487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Configure the source of time base considering new system clocks settings*/
ARM GAS  /tmp/ccN5QmXh.s 			page 10


 489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         status = HAL_InitTick (TICK_INT_PRIORITY);
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(status != HAL_OK)
 491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return status;
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the MSI State */
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (MSI). */
 502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_ENABLE();
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (MSI). */
 524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_MSI_DISABLE();
 525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get timeout */
 527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till MSI is ready */
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccN5QmXh.s 			page 11


 546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSE State */
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not be disabled */
ARM GAS  /tmp/ccN5QmXh.s 			page 12


 603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
 606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the HSI State */
 617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
ARM GAS  /tmp/ccN5QmXh.s 			page 13


 660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
 666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       uint32_t csr_temp = RCC->CSR;
 667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check LSI division factor */
 669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));
 670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****            /* If LSIRDY is set while LSION is not enabled,
 677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               LSIPREDIV can't be updated  */
 678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
 679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
 682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           __HAL_RCC_LSI_DISABLE();
 685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Get Start Tick*/
 687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Wait till LSI is disabled */
 690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             {
 694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****               return HAL_TIMEOUT;
 695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             }
 696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Set LSI division factor */
 700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
 703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccN5QmXh.s 			page 14


 717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSI is disabled */
 728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pwrclkchanged = SET;
 751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       SET_BIT(PWR->CR1, PWR_CR1_DBP);
 757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccN5QmXh.s 			page 15


 774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
 775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS))
 776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator bypass enable */
 780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* LSE oscillator enable */
 786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSE State */
 799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
 828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* By default, stop disabling LSE propagation */
 829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
ARM GAS  /tmp/ccN5QmXh.s 			page 16


 831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
 840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------------ HSI48 Configuration -----------------------*/
 841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the parameters */
 844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check the LSI State */
 847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (HSI48). */
 850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_ENABLE();
 851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (HSI48). */
 867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       __HAL_RCC_HSI48_DISABLE();
 868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Get Start Tick*/
 870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Wait till HSI48 is disabled */
 873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
 883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
ARM GAS  /tmp/ccN5QmXh.s 			page 17


 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(sysclk_source != RCC_CFGR_SWS_PLL)
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the parameters */
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
 901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the main PLL. */
 905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
 926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLQ,
 927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLR);
 928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable the main PLL. */
 930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Enable PLL System Clock output. */
 933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
ARM GAS  /tmp/ccN5QmXh.s 			page 18


 945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
 948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable the main PLL. */
 950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Disable all PLL outputs to save power if no PLLs on */
 953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */
 966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Get Start Tick*/
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
 991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
 997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Initialize the CPU, AHB and APB busses clocks according to the specified
 998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_OscInitTypeDef structure that
1000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
1001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  FLatency  FLASH Latency
ARM GAS  /tmp/ccN5QmXh.s 			page 19


1002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle
1005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_2   FLASH 2 Latency cycles
1006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_3   FLASH 3 Latency cycles
1007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_4   FLASH 4 Latency cycles
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L4S9xx
1009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_5   FLASH 5 Latency cycles
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_6   FLASH 6 Latency cycles
1011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_7   FLASH 7 Latency cycles
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_8   FLASH 8 Latency cycles
1013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_9   FLASH 9 Latency cycles
1014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_10  FLASH 10 Latency cycles
1015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_11  FLASH 11 Latency cycles
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_12  FLASH 12 Latency cycles
1017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_13  FLASH 13 Latency cycles
1018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_14  FLASH 14 Latency cycles
1019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg FLASH_LATENCY_15  FLASH 15 Latency cycles
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
1024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The MSI is used by default as system clock source after
1026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the MSI frequency is set to its default value 4 MHz.
1028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The HSI can be selected as system clock source after
1030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         from STOP modes or in case of failure of the HSE used directly or indirectly
1031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         as system clock (if the Clock Security System CSS is enabled).
1032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
1034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
1035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         occur when the clock source is ready.
1037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   You can use HAL_RCC_GetClockConfig() function to know which clock is
1039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         currently used as system clock source.
1040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
1043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
1044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
1047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
1049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t hpre = RCC_SYSCLK_DIV1;
1051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_StatusTypeDef status;
1053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check Null pointer */
1055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
1056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
1058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccN5QmXh.s 			page 20


1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
1062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
1063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
1065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
1066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
1067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
1069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
1070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
1073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
1077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
1079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
1084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
1086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
1089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Check the PLL ready flag */
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
1092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_ERROR;
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
1097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Compute target PLL output frequency */
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
1099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
1101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
1103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
1105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (R
1107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
1109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           hpre = RCC_SYSCLK_DIV2;
1111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         else
1113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* nothing to do */
1115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccN5QmXh.s 			page 21


1116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSE is selected as System Clock Source */
1122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
1123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSE ready flag */
1125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
1126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
1128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI is selected as System Clock Source */
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
1132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the MSI ready flag */
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
1135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
1137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* HSI is selected as System Clock Source */
1140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Check the HSI ready flag */
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
1144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
1145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           return HAL_ERROR;
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz *
1150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(HAL_RCC_GetSysClockFreq() > 80000000U)
1151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
1153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
1154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         hpre = RCC_SYSCLK_DIV2;
1155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
1161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get Start Tick*/
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
1164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
1166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
1168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         return HAL_TIMEOUT;
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccN5QmXh.s 			page 22


1173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
1176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
1179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(hpre == RCC_SYSCLK_DIV2)
1185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
1187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
1192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
1193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
1196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
1200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       return HAL_ERROR;
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
1206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
1207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
1210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
1214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
1216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
1217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) 
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
1223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   status = HAL_InitTick (TICK_INT_PRIORITY);
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return status;
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
ARM GAS  /tmp/ccN5QmXh.s 			page 23


1230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
1233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  *
1235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @verbatim
1236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****  ===============================================================================
1239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     [..]
1240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to:
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Ouput clock to MCO pin.
1243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Retrieve current clock frequencies.
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     (+) Enable the Clock Security System.
1245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** @endverbatim
1247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Select the clock source to output on MCO pin(PA8).
1252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
1253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOx  specifies the output direction for the clock source.
1254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          For STM32L4xx family this parameter can have only one value:
1255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1  Clock source to output on MCO1 pin(PA8).
1256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCOSource  specifies the clock source to output.
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO
1259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK  system  clock selected as MCO source
1260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_MSI  MSI clock selected as MCO source
1261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI  HSI clock selected as MCO source
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE  HSE clock selected as MCO sourcee
1263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK  main PLL clock selected as MCO source
1264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI  LSI clock selected as MCO source
1265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE  LSE clock selected as MCO source
1266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @if STM32L443xx
1267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI48  HSI48 clock selected as MCO source for devices with 
1268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   @endif
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_MCODiv  specifies the MCO prescaler.
1270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1  no division applied to MCO clock
1272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
1273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
1274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
1275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccN5QmXh.s 			page 24


1287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
1288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   UNUSED(RCC_MCOx);
1289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* MCO Clock Enable */
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __MCO1_CLK_ENABLE();
1292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Configue the MCO1 pin in alternate function mode */
1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pin = MCO1_PIN;
1295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
1299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
1300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
1302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the SYSCLK frequency.
1307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         constant and the selected clock source:
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is MSI, function returns values based on MSI
1312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *             Value as defined by the MSI range.
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *           HSI_VALUE(*) or MSI Value multiplied/divided by the PLL factors.
1317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *               in voltage and temperature.
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32l4xx_hal_conf.h file (default value
1321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *                have wrong result.
1324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         value for HSE crystal.
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval SYSCLK frequency
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t msirange = 0U, sysclockfreq = 0U;
1340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t sysclk_source, pll_oscsource;
1342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
ARM GAS  /tmp/ccN5QmXh.s 			page 25


1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
1345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((sysclk_source == RCC_CFGR_SWS_MSI) ||
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* MSI or PLL with MSI source used as system clock source */
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Get SYSCLK source */
1352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
1353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSISRANGE from RCC_CSR applies */
1354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
1355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSIRANGE from RCC_CR applies */
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
1359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /*MSI frequency range in HZ*/
1361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     msirange = MSIRangeTable[msirange];
1362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(sysclk_source == RCC_CFGR_SWS_MSI)
1364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI used as system clock source */
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       sysclockfreq = msirange;
1367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSI)
1370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSI used as system clock source */
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSI_VALUE;
1373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(sysclk_source == RCC_CFGR_SWS_HSE)
1375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* HSE used as system clock source */
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = HSE_VALUE;
1378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* unexpected case: sysclockfreq at 0 */
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(sysclk_source == RCC_CFGR_SWS_PLL)
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL used as system clock  source */
1387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     */
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
1392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
1393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     switch (pllsource)
1395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_P
1398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
1399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
ARM GAS  /tmp/ccN5QmXh.s 			page 26


1401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_P
1402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
1403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
1405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     default:
1406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
1408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = pllvco/pllr;
1411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return sysclockfreq;
1414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the HCLK frequency.
1418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *
1421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
1422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HCLK frequency in Hz
1423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return SystemCoreClock;
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK1 frequency.
1431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK1 frequency in Hz
1434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_P
1439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Return the PCLK2 frequency.
1443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval PCLK2 frequency in Hz
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PP
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_OscInitStruct according to the internal
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
1457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
ARM GAS  /tmp/ccN5QmXh.s 			page 27


1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
1464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
1468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLA
1469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
1471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
1476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON)
1480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    /* Get the MSI configuration -----------------------------------------------*/
1489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_MSION) == RCC_CR_MSION)
1490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_ON;
1492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
1496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSI
1499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
1500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION)
1503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
1505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSI
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
ARM GAS  /tmp/ccN5QmXh.s 			page 28


1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_RTC_ONLY;
1520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
1525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_BDCR_LSESYSDIS)
1530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if((RCC->BDCR & RCC_BDCR_LSESYSDIS) == RCC_BDCR_LSESYSDIS)
1531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON_RTC_ONLY;
1533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
1536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)
1547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
1549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_CSR_LSIPREDIV)
1555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if((RCC->CSR & RCC_CSR_LSIPREDIV) == RCC_CSR_LSIPREDIV)
1558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV128;
1560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIDiv = RCC_LSI_DIV1;
1564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_CSR_LSIPREDIV */
1566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_HSI48_SUPPORT)
1568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HSI48 configuration ---------------------------------------------*/
1569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON)
1570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
ARM GAS  /tmp/ccN5QmXh.s 			page 29


1572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
1576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
1579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_HSI48_SUPPORT */
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)
1583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
1585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
1592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos
1594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos
1595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
1596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_
1598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
1600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV17;
1602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV7;
1606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
1608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_PLLP_SUPPORT */
1609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Configure the RCC_ClkInitStruct according to the internal
1613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         RCC configuration registers.
1614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct  pointer to an RCC_ClkInitTypeDef structure that
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         will be configured.
1616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  pFLatency  Pointer on the Flash Latency.
1617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
1622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void  *)NULL);
1623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
1624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
1627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
ARM GAS  /tmp/ccN5QmXh.s 			page 30


1629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
1630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
1633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
1636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
1639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *pFLatency = __HAL_FLASH_GET_LATENCY();
1642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Enable the Clock Security System.
1646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note   The Clock Security System can only be cleared by reset.
1652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON) ;
1657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief Handle the RCC Clock Security System interrupt request.
1661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval None
1663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check RCC CSSF interrupt flag  */
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback.
1679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval none
1680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
1683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback should be implemented in the user file
1685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****    */
ARM GAS  /tmp/ccN5QmXh.s 			page 31


1686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
1687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @}
1694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
1697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Functions
1698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @{
1699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** /**
1701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @brief  Update number of Flash wait states in line with MSI range and current
1702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****             voltage range.
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
1704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   * @retval HAL status
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   */
1706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** {
  27              		.loc 1 1707 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              	.LVL0:
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 24
  41 0004 0546     		mov	r5, r0
  42              	.LVL1:
1708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t vos;
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
1710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_RCC_PWR_IS_CLK_ENABLED())
  43              		.loc 1 1711 0
  44 0006 204B     		ldr	r3, .L15
  45 0008 9B6D     		ldr	r3, [r3, #88]
  46 000a 13F0805F 		tst	r3, #268435456
  47 000e 0BD0     		beq	.L2
1712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
  48              		.loc 1 1713 0
  49 0010 FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
  50              	.LVL2:
  51              	.L3:
1714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_ENABLE();
ARM GAS  /tmp/ccN5QmXh.s 			page 32


1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
1719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_DISABLE();
1720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
  52              		.loc 1 1722 0
  53 0014 B0F5007F 		cmp	r0, #512
  54 0018 17D0     		beq	.L14
1723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
1725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange > RCC_MSIRANGE_10)
1728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 48Mhz */
1730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
1731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else
1733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 24Mhz or 32Mhz */
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
1736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
1739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   else
1741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange >= RCC_MSIRANGE_8)
1744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI >= 16Mhz */
1746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_2; /* 2WS */
1747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_7)
1751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
1754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
1758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     if(msirange > RCC_MSIRANGE_8)
  55              		.loc 1 1758 0
  56 001a 802D     		cmp	r5, #128
  57 001c 1FD8     		bhi	.L9
1759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* MSI > 16Mhz */
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       latency = FLASH_LATENCY_3; /* 3WS */
1762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     else
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
1765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       if(msirange == RCC_MSIRANGE_8)
  58              		.loc 1 1765 0
  59 001e 2DD0     		beq	.L10
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccN5QmXh.s 			page 33


1767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 16Mhz */
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_2; /* 2WS */
1769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       else if(msirange == RCC_MSIRANGE_7)
  60              		.loc 1 1770 0
  61 0020 702D     		cmp	r5, #112
  62 0022 2DD0     		beq	.L11
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  63              		.loc 1 1709 0
  64 0024 0021     		movs	r1, #0
  65 0026 1BE0     		b	.L5
  66              	.LVL3:
  67              	.L2:
  68              	.LBB2:
1717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     vos = HAL_PWREx_GetVoltageRange();
  69              		.loc 1 1717 0
  70 0028 174C     		ldr	r4, .L15
  71 002a A36D     		ldr	r3, [r4, #88]
  72 002c 43F08053 		orr	r3, r3, #268435456
  73 0030 A365     		str	r3, [r4, #88]
  74 0032 A36D     		ldr	r3, [r4, #88]
  75 0034 03F08053 		and	r3, r3, #268435456
  76 0038 0193     		str	r3, [sp, #4]
  77 003a 019B     		ldr	r3, [sp, #4]
  78              	.LBE2:
1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_DISABLE();
  79              		.loc 1 1718 0
  80 003c FFF7FEFF 		bl	HAL_PWREx_GetVoltageRange
  81              	.LVL4:
1719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
  82              		.loc 1 1719 0
  83 0040 A36D     		ldr	r3, [r4, #88]
  84 0042 23F08053 		bic	r3, r3, #268435456
  85 0046 A365     		str	r3, [r4, #88]
  86 0048 E4E7     		b	.L3
  87              	.L14:
1724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
  88              		.loc 1 1724 0
  89 004a 802D     		cmp	r5, #128
  90 004c 03D9     		bls	.L7
1727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
  91              		.loc 1 1727 0
  92 004e A02D     		cmp	r5, #160
  93 0050 03D9     		bls	.L8
1730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
  94              		.loc 1 1730 0
  95 0052 0221     		movs	r1, #2
  96 0054 04E0     		b	.L5
  97              	.L7:
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
  98              		.loc 1 1709 0
  99 0056 0021     		movs	r1, #0
 100 0058 02E0     		b	.L5
 101              	.L8:
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 102              		.loc 1 1735 0
 103 005a 0121     		movs	r1, #1
ARM GAS  /tmp/ccN5QmXh.s 			page 34


 104 005c 00E0     		b	.L5
 105              	.L9:
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 106              		.loc 1 1761 0
 107 005e 0321     		movs	r1, #3
 108              	.L5:
 109              	.LVL5:
1771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
1772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         /* MSI 8Mhz */
1773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         latency = FLASH_LATENCY_1; /* 1WS */
1774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
1775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
1776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
1777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif
1778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   __HAL_FLASH_SET_LATENCY(latency);
 110              		.loc 1 1780 0
 111 0060 0A4A     		ldr	r2, .L15+4
 112 0062 1368     		ldr	r3, [r2]
 113 0064 23F00703 		bic	r3, r3, #7
 114 0068 0B43     		orrs	r3, r3, r1
 115 006a 1360     		str	r3, [r2]
1781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check that the new number of wait states is taken into account to access the Flash
1783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      memory by reading the FLASH_ACR register */
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   if(__HAL_FLASH_GET_LATENCY() != latency)
 116              		.loc 1 1784 0
 117 006c 1368     		ldr	r3, [r2]
 118 006e 03F00703 		and	r3, r3, #7
 119 0072 8B42     		cmp	r3, r1
 120 0074 06D0     		beq	.L12
1785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
1786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     return HAL_ERROR;
 121              		.loc 1 1786 0
 122 0076 0120     		movs	r0, #1
 123              	.LVL6:
 124              	.L6:
1787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
1788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
1789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return HAL_OK;
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 125              		.loc 1 1790 0
 126 0078 03B0     		add	sp, sp, #12
 127              	.LCFI2:
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 12
 130              		@ sp needed
 131 007a 30BD     		pop	{r4, r5, pc}
 132              	.LVL7:
 133              	.L10:
 134              	.LCFI3:
 135              		.cfi_restore_state
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 136              		.loc 1 1768 0
 137 007c 0221     		movs	r1, #2
 138 007e EFE7     		b	.L5
ARM GAS  /tmp/ccN5QmXh.s 			page 35


 139              	.L11:
1773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 140              		.loc 1 1773 0
 141 0080 0121     		movs	r1, #1
 142 0082 EDE7     		b	.L5
 143              	.LVL8:
 144              	.L12:
1789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 145              		.loc 1 1789 0
 146 0084 0020     		movs	r0, #0
 147              	.LVL9:
 148 0086 F7E7     		b	.L6
 149              	.L16:
 150              		.align	2
 151              	.L15:
 152 0088 00100240 		.word	1073876992
 153 008c 00200240 		.word	1073881088
 154              		.cfi_endproc
 155              	.LFE136:
 157              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
 158              		.align	1
 159              		.global	HAL_RCC_DeInit
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu fpv4-sp-d16
 165              	HAL_RCC_DeInit:
 166              	.LFB123:
 281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 167              		.loc 1 281 0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171 0000 38B5     		push	{r3, r4, r5, lr}
 172              	.LCFI4:
 173              		.cfi_def_cfa_offset 16
 174              		.cfi_offset 3, -16
 175              		.cfi_offset 4, -12
 176              		.cfi_offset 5, -8
 177              		.cfi_offset 14, -4
 285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 178              		.loc 1 285 0
 179 0002 364A     		ldr	r2, .L34
 180 0004 1368     		ldr	r3, [r2]
 181 0006 43F00103 		orr	r3, r3, #1
 182 000a 1360     		str	r3, [r2]
 289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 183              		.loc 1 289 0
 184 000c FFF7FEFF 		bl	HAL_GetTick
 185              	.LVL10:
 186 0010 0446     		mov	r4, r0
 187              	.LVL11:
 188              	.L18:
 292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 189              		.loc 1 292 0
 190 0012 324B     		ldr	r3, .L34
 191 0014 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccN5QmXh.s 			page 36


 192 0016 13F0020F 		tst	r3, #2
 193 001a 07D1     		bne	.L30
 294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 194              		.loc 1 294 0
 195 001c FFF7FEFF 		bl	HAL_GetTick
 196              	.LVL12:
 197 0020 001B     		subs	r0, r0, r4
 198 0022 0228     		cmp	r0, #2
 199 0024 F5D9     		bls	.L18
 296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 200              		.loc 1 296 0
 201 0026 0324     		movs	r4, #3
 202              	.LVL13:
 203              	.L19:
 400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 204              		.loc 1 400 0
 205 0028 2046     		mov	r0, r4
 206 002a 38BD     		pop	{r3, r4, r5, pc}
 207              	.LVL14:
 208              	.L30:
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 209              		.loc 1 301 0
 210 002c 2B4A     		ldr	r2, .L34
 211 002e 1368     		ldr	r3, [r2]
 212 0030 23F0F003 		bic	r3, r3, #240
 213 0034 43F06003 		orr	r3, r3, #96
 214 0038 1360     		str	r3, [r2]
 304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 215              		.loc 1 304 0
 216 003a 0020     		movs	r0, #0
 217 003c 9060     		str	r0, [r2, #8]
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 218              		.loc 1 307 0
 219 003e 284B     		ldr	r3, .L34+4
 220 0040 284A     		ldr	r2, .L34+8
 221 0042 1A60     		str	r2, [r3]
 310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 222              		.loc 1 310 0
 223 0044 FFF7FEFF 		bl	HAL_InitTick
 224              	.LVL15:
 225 0048 0446     		mov	r4, r0
 226              	.LVL16:
 227 004a 08B1     		cbz	r0, .L31
 312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 228              		.loc 1 312 0
 229 004c 0124     		movs	r4, #1
 230 004e EBE7     		b	.L19
 231              	.L31:
 317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 232              		.loc 1 317 0
 233 0050 FFF7FEFF 		bl	HAL_GetTick
 234              	.LVL17:
 235 0054 0546     		mov	r5, r0
 236              	.LVL18:
 237              	.L21:
 320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 238              		.loc 1 320 0
ARM GAS  /tmp/ccN5QmXh.s 			page 37


 239 0056 214B     		ldr	r3, .L34
 240 0058 9B68     		ldr	r3, [r3, #8]
 241 005a 13F00C0F 		tst	r3, #12
 242 005e 08D0     		beq	.L32
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 243              		.loc 1 322 0
 244 0060 FFF7FEFF 		bl	HAL_GetTick
 245              	.LVL19:
 246 0064 401B     		subs	r0, r0, r5
 247 0066 41F28833 		movw	r3, #5000
 248 006a 9842     		cmp	r0, r3
 249 006c F3D9     		bls	.L21
 324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 250              		.loc 1 324 0
 251 006e 0324     		movs	r4, #3
 252 0070 DAE7     		b	.L19
 253              	.L32:
 331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 254              		.loc 1 331 0
 255 0072 1A4A     		ldr	r2, .L34
 256 0074 1168     		ldr	r1, [r2]
 257 0076 1C4B     		ldr	r3, .L34+12
 258 0078 0B40     		ands	r3, r3, r1
 259 007a 1360     		str	r3, [r2]
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 260              		.loc 1 345 0
 261 007c FFF7FEFF 		bl	HAL_GetTick
 262              	.LVL20:
 263 0080 0546     		mov	r5, r0
 264              	.LVL21:
 265              	.L23:
 349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 266              		.loc 1 349 0
 267 0082 164B     		ldr	r3, .L34
 268 0084 1B68     		ldr	r3, [r3]
 269 0086 13F0285F 		tst	r3, #704643072
 270 008a 06D0     		beq	.L33
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 271              		.loc 1 361 0
 272 008c FFF7FEFF 		bl	HAL_GetTick
 273              	.LVL22:
 274 0090 401B     		subs	r0, r0, r5
 275 0092 0228     		cmp	r0, #2
 276 0094 F5D9     		bls	.L23
 363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 277              		.loc 1 363 0
 278 0096 0324     		movs	r4, #3
 279 0098 C6E7     		b	.L19
 280              	.L33:
 368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4 );
 281              		.loc 1 368 0
 282 009a 104B     		ldr	r3, .L34
 283 009c 0022     		movs	r2, #0
 284 009e DA60     		str	r2, [r3, #12]
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 285              		.loc 1 369 0
 286 00a0 D968     		ldr	r1, [r3, #12]
ARM GAS  /tmp/ccN5QmXh.s 			page 38


 287 00a2 41F48051 		orr	r1, r1, #4096
 288 00a6 D960     		str	r1, [r3, #12]
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4 );
 289              		.loc 1 374 0
 290 00a8 1A61     		str	r2, [r3, #16]
 375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 291              		.loc 1 375 0
 292 00aa 1969     		ldr	r1, [r3, #16]
 293 00ac 41F48051 		orr	r1, r1, #4096
 294 00b0 1961     		str	r1, [r3, #16]
 382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4 );
 295              		.loc 1 382 0
 296 00b2 5A61     		str	r2, [r3, #20]
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 297              		.loc 1 383 0
 298 00b4 5969     		ldr	r1, [r3, #20]
 299 00b6 41F48051 		orr	r1, r1, #4096
 300 00ba 5961     		str	r1, [r3, #20]
 388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 301              		.loc 1 388 0
 302 00bc 1968     		ldr	r1, [r3]
 303 00be 21F48021 		bic	r1, r1, #262144
 304 00c2 1960     		str	r1, [r3]
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 305              		.loc 1 391 0
 306 00c4 9A61     		str	r2, [r3, #24]
 394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 307              		.loc 1 394 0
 308 00c6 4FF0FF32 		mov	r2, #-1
 309 00ca 1A62     		str	r2, [r3, #32]
 397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 310              		.loc 1 397 0
 311 00cc D3F89420 		ldr	r2, [r3, #148]
 312 00d0 42F40002 		orr	r2, r2, #8388608
 313 00d4 C3F89420 		str	r2, [r3, #148]
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 314              		.loc 1 399 0
 315 00d8 A6E7     		b	.L19
 316              	.L35:
 317 00da 00BF     		.align	2
 318              	.L34:
 319 00dc 00100240 		.word	1073876992
 320 00e0 00000000 		.word	SystemCoreClock
 321 00e4 00366E01 		.word	24000000
 322 00e8 FFF4FEEA 		.word	-352389889
 323              		.cfi_endproc
 324              	.LFE123:
 326              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 327              		.align	1
 328              		.global	HAL_RCC_MCOConfig
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 332              		.fpu fpv4-sp-d16
 334              	HAL_RCC_MCOConfig:
 335              	.LFB126:
1279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
ARM GAS  /tmp/ccN5QmXh.s 			page 39


 336              		.loc 1 1279 0
 337              		.cfi_startproc
 338              		@ args = 0, pretend = 0, frame = 24
 339              		@ frame_needed = 0, uses_anonymous_args = 0
 340              	.LVL23:
 341 0000 70B5     		push	{r4, r5, r6, lr}
 342              	.LCFI5:
 343              		.cfi_def_cfa_offset 16
 344              		.cfi_offset 4, -16
 345              		.cfi_offset 5, -12
 346              		.cfi_offset 6, -8
 347              		.cfi_offset 14, -4
 348 0002 86B0     		sub	sp, sp, #24
 349              	.LCFI6:
 350              		.cfi_def_cfa_offset 40
 351 0004 0D46     		mov	r5, r1
 352 0006 1646     		mov	r6, r2
 353              	.LBB3:
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 354              		.loc 1 1291 0
 355 0008 0F4C     		ldr	r4, .L38
 356 000a E36C     		ldr	r3, [r4, #76]
 357 000c 43F00103 		orr	r3, r3, #1
 358 0010 E364     		str	r3, [r4, #76]
 359 0012 E36C     		ldr	r3, [r4, #76]
 360 0014 03F00103 		and	r3, r3, #1
 361 0018 0093     		str	r3, [sp]
 362 001a 009B     		ldr	r3, [sp]
 363              	.LBE3:
1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 364              		.loc 1 1294 0
 365 001c 4FF48073 		mov	r3, #256
 366 0020 0193     		str	r3, [sp, #4]
1295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 367              		.loc 1 1295 0
 368 0022 0223     		movs	r3, #2
 369 0024 0293     		str	r3, [sp, #8]
1296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 370              		.loc 1 1296 0
 371 0026 0493     		str	r3, [sp, #16]
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 372              		.loc 1 1297 0
 373 0028 0023     		movs	r3, #0
 374 002a 0393     		str	r3, [sp, #12]
1298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 375              		.loc 1 1298 0
 376 002c 0593     		str	r3, [sp, #20]
1299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 377              		.loc 1 1299 0
 378 002e 01A9     		add	r1, sp, #4
 379              	.LVL24:
 380 0030 4FF09040 		mov	r0, #1207959552
 381              	.LVL25:
 382 0034 FFF7FEFF 		bl	HAL_GPIO_Init
 383              	.LVL26:
1302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 384              		.loc 1 1302 0
ARM GAS  /tmp/ccN5QmXh.s 			page 40


 385 0038 A268     		ldr	r2, [r4, #8]
 386 003a 22F0FE42 		bic	r2, r2, #2130706432
 387 003e 3543     		orrs	r5, r5, r6
 388              	.LVL27:
 389 0040 2A43     		orrs	r2, r2, r5
 390 0042 A260     		str	r2, [r4, #8]
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 391              		.loc 1 1303 0
 392 0044 06B0     		add	sp, sp, #24
 393              	.LCFI7:
 394              		.cfi_def_cfa_offset 16
 395              		@ sp needed
 396 0046 70BD     		pop	{r4, r5, r6, pc}
 397              	.LVL28:
 398              	.L39:
 399              		.align	2
 400              	.L38:
 401 0048 00100240 		.word	1073876992
 402              		.cfi_endproc
 403              	.LFE126:
 405              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 406              		.align	1
 407              		.global	HAL_RCC_GetSysClockFreq
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv4-sp-d16
 413              	HAL_RCC_GetSysClockFreq:
 414              	.LFB127:
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t msirange = 0U, sysclockfreq = 0U;
 415              		.loc 1 1338 0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 420              	.LVL29:
1343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 421              		.loc 1 1343 0
 422 0000 314A     		ldr	r2, .L57
 423 0002 9368     		ldr	r3, [r2, #8]
 424              	.LVL30:
1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 425              		.loc 1 1344 0
 426 0004 D268     		ldr	r2, [r2, #12]
 427 0006 02F00302 		and	r2, r2, #3
 428              	.LVL31:
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 429              		.loc 1 1346 0
 430 000a 13F00C03 		ands	r3, r3, #12
 431              	.LVL32:
 432 000e 0AD0     		beq	.L41
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****      ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 433              		.loc 1 1346 0 is_stmt 0 discriminator 1
 434 0010 0C2B     		cmp	r3, #12
 435 0012 06D0     		beq	.L55
 436              	.L42:
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccN5QmXh.s 			page 41


 437              		.loc 1 1369 0 is_stmt 1
 438 0014 042B     		cmp	r3, #4
 439 0016 1FD0     		beq	.L52
1374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 440              		.loc 1 1374 0
 441 0018 082B     		cmp	r3, #8
 442 001a 20D0     		beq	.L53
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
 443              		.loc 1 1339 0
 444 001c 0020     		movs	r0, #0
 445 001e 0146     		mov	r1, r0
 446 0020 10E0     		b	.L45
 447              	.L55:
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 448              		.loc 1 1347 0
 449 0022 012A     		cmp	r2, #1
 450 0024 F6D1     		bne	.L42
 451              	.L41:
1352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     { /* MSISRANGE from RCC_CSR applies */
 452              		.loc 1 1352 0
 453 0026 284A     		ldr	r2, .L57
 454              	.LVL33:
 455 0028 1268     		ldr	r2, [r2]
 456 002a 12F0080F 		tst	r2, #8
 457 002e 0CD1     		bne	.L43
1354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 458              		.loc 1 1354 0
 459 0030 254A     		ldr	r2, .L57
 460 0032 D2F89420 		ldr	r2, [r2, #148]
 461 0036 C2F30322 		ubfx	r2, r2, #8, #4
 462              	.LVL34:
 463              	.L44:
1361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 464              		.loc 1 1361 0
 465 003a 2449     		ldr	r1, .L57+4
 466 003c 51F82210 		ldr	r1, [r1, r2, lsl #2]
 467              	.LVL35:
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 468              		.loc 1 1363 0
 469 0040 43B1     		cbz	r3, .L51
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
 470              		.loc 1 1339 0
 471 0042 0020     		movs	r0, #0
 472              	.LVL36:
 473              	.L45:
1384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 474              		.loc 1 1384 0
 475 0044 0C2B     		cmp	r3, #12
 476 0046 0DD0     		beq	.L56
 477              	.LVL37:
 478              	.L40:
1414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 479              		.loc 1 1414 0
 480 0048 7047     		bx	lr
 481              	.LVL38:
 482              	.L43:
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccN5QmXh.s 			page 42


 483              		.loc 1 1358 0
 484 004a 1F4A     		ldr	r2, .L57
 485 004c 1268     		ldr	r2, [r2]
 486 004e C2F30312 		ubfx	r2, r2, #4, #4
 487              	.LVL39:
 488 0052 F2E7     		b	.L44
 489              	.LVL40:
 490              	.L51:
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 491              		.loc 1 1366 0
 492 0054 0846     		mov	r0, r1
 493 0056 F5E7     		b	.L45
 494              	.LVL41:
 495              	.L52:
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 496              		.loc 1 1372 0
 497 0058 1D48     		ldr	r0, .L57+8
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
 498              		.loc 1 1339 0
 499 005a 0021     		movs	r1, #0
 500 005c F2E7     		b	.L45
 501              	.L53:
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 502              		.loc 1 1377 0
 503 005e 1D48     		ldr	r0, .L57+12
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
 504              		.loc 1 1339 0
 505 0060 0021     		movs	r1, #0
 506 0062 EFE7     		b	.L45
 507              	.LVL42:
 508              	.L56:
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 509              		.loc 1 1391 0
 510 0064 184B     		ldr	r3, .L57
 511              	.LVL43:
 512 0066 DA68     		ldr	r2, [r3, #12]
 513 0068 02F00302 		and	r2, r2, #3
 514              	.LVL44:
1392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 515              		.loc 1 1392 0
 516 006c DB68     		ldr	r3, [r3, #12]
 517 006e C3F30213 		ubfx	r3, r3, #4, #3
 518 0072 0133     		adds	r3, r3, #1
 519              	.LVL45:
1394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 520              		.loc 1 1394 0
 521 0074 022A     		cmp	r2, #2
 522 0076 0AD0     		beq	.L48
 523 0078 032A     		cmp	r2, #3
 524 007a 1AD0     		beq	.L49
1406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 525              		.loc 1 1406 0
 526 007c B1FBF3F3 		udiv	r3, r1, r3
 527              	.LVL46:
 528 0080 114A     		ldr	r2, .L57
 529              	.LVL47:
 530 0082 D068     		ldr	r0, [r2, #12]
ARM GAS  /tmp/ccN5QmXh.s 			page 43


 531              	.LVL48:
 532 0084 C0F30620 		ubfx	r0, r0, #8, #7
 533 0088 00FB03F0 		mul	r0, r0, r3
 534              	.LVL49:
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 535              		.loc 1 1407 0
 536 008c 08E0     		b	.L50
 537              	.LVL50:
 538              	.L48:
1397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 539              		.loc 1 1397 0
 540 008e 1048     		ldr	r0, .L57+8
 541              	.LVL51:
 542 0090 B0FBF3F3 		udiv	r3, r0, r3
 543              	.LVL52:
 544 0094 0C4A     		ldr	r2, .L57
 545              	.LVL53:
 546 0096 D068     		ldr	r0, [r2, #12]
 547 0098 C0F30620 		ubfx	r0, r0, #8, #7
 548 009c 00FB03F0 		mul	r0, r0, r3
 549              	.LVL54:
 550              	.L50:
1409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     sysclockfreq = pllvco/pllr;
 551              		.loc 1 1409 0
 552 00a0 094B     		ldr	r3, .L57
 553 00a2 DB68     		ldr	r3, [r3, #12]
 554 00a4 C3F34163 		ubfx	r3, r3, #25, #2
 555 00a8 0133     		adds	r3, r3, #1
 556 00aa 5B00     		lsls	r3, r3, #1
 557              	.LVL55:
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 558              		.loc 1 1410 0
 559 00ac B0FBF3F0 		udiv	r0, r0, r3
 560              	.LVL56:
1413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 561              		.loc 1 1413 0
 562 00b0 CAE7     		b	.L40
 563              	.LVL57:
 564              	.L49:
1401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       break;
 565              		.loc 1 1401 0
 566 00b2 0848     		ldr	r0, .L57+12
 567              	.LVL58:
 568 00b4 B0FBF3F3 		udiv	r3, r0, r3
 569              	.LVL59:
 570 00b8 034A     		ldr	r2, .L57
 571              	.LVL60:
 572 00ba D068     		ldr	r0, [r2, #12]
 573 00bc C0F30620 		ubfx	r0, r0, #8, #7
 574 00c0 00FB03F0 		mul	r0, r0, r3
 575              	.LVL61:
1402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 576              		.loc 1 1402 0
 577 00c4 ECE7     		b	.L50
 578              	.L58:
 579 00c6 00BF     		.align	2
 580              	.L57:
ARM GAS  /tmp/ccN5QmXh.s 			page 44


 581 00c8 00100240 		.word	1073876992
 582 00cc 00000000 		.word	MSIRangeTable
 583 00d0 0024F400 		.word	16000000
 584 00d4 00127A00 		.word	8000000
 585              		.cfi_endproc
 586              	.LFE127:
 588              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 589              		.align	1
 590              		.global	HAL_RCC_OscConfig
 591              		.syntax unified
 592              		.thumb
 593              		.thumb_func
 594              		.fpu fpv4-sp-d16
 596              	HAL_RCC_OscConfig:
 597              	.LFB124:
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 598              		.loc 1 417 0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 8
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602              	.LVL62:
 423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 603              		.loc 1 423 0
 604 0000 0028     		cmp	r0, #0
 605 0002 00F0C182 		beq	.L128
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 606              		.loc 1 417 0
 607 0006 F0B5     		push	{r4, r5, r6, r7, lr}
 608              	.LCFI8:
 609              		.cfi_def_cfa_offset 20
 610              		.cfi_offset 4, -20
 611              		.cfi_offset 5, -16
 612              		.cfi_offset 6, -12
 613              		.cfi_offset 7, -8
 614              		.cfi_offset 14, -4
 615 0008 83B0     		sub	sp, sp, #12
 616              	.LCFI9:
 617              		.cfi_def_cfa_offset 32
 618 000a 0446     		mov	r4, r0
 431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 619              		.loc 1 431 0
 620 000c AC4B     		ldr	r3, .L173
 621 000e 9D68     		ldr	r5, [r3, #8]
 622 0010 05F00C05 		and	r5, r5, #12
 623              	.LVL63:
 432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 624              		.loc 1 432 0
 625 0014 DE68     		ldr	r6, [r3, #12]
 626 0016 06F00306 		and	r6, r6, #3
 627              	.LVL64:
 435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 628              		.loc 1 435 0
 629 001a 0368     		ldr	r3, [r0]
 630 001c 13F0100F 		tst	r3, #16
 631 0020 5DD0     		beq	.L61
 443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 632              		.loc 1 443 0
ARM GAS  /tmp/ccN5QmXh.s 			page 45


 633 0022 E5B1     		cbz	r5, .L62
 443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 634              		.loc 1 443 0 is_stmt 0 discriminator 1
 635 0024 0C2D     		cmp	r5, #12
 636 0026 18D0     		beq	.L157
 637              	.L63:
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 638              		.loc 1 499 0 is_stmt 1
 639 0028 A369     		ldr	r3, [r4, #24]
 640 002a 002B     		cmp	r3, #0
 641 002c 00F0B780 		beq	.L69
 502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 642              		.loc 1 502 0
 643 0030 A34A     		ldr	r2, .L173
 644 0032 1368     		ldr	r3, [r2]
 645 0034 43F00103 		orr	r3, r3, #1
 646 0038 1360     		str	r3, [r2]
 505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 647              		.loc 1 505 0
 648 003a FFF7FEFF 		bl	HAL_GetTick
 649              	.LVL65:
 650 003e 0746     		mov	r7, r0
 651              	.LVL66:
 652              	.L70:
 508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 653              		.loc 1 508 0
 654 0040 9F4B     		ldr	r3, .L173
 655 0042 1B68     		ldr	r3, [r3]
 656 0044 13F0020F 		tst	r3, #2
 657 0048 40F09680 		bne	.L158
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 658              		.loc 1 510 0
 659 004c FFF7FEFF 		bl	HAL_GetTick
 660              	.LVL67:
 661 0050 C01B     		subs	r0, r0, r7
 662 0052 0228     		cmp	r0, #2
 663 0054 F4D9     		bls	.L70
 512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 664              		.loc 1 512 0
 665 0056 0323     		movs	r3, #3
 666 0058 A2E2     		b	.L60
 667              	.LVL68:
 668              	.L157:
 444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 669              		.loc 1 444 0
 670 005a 012E     		cmp	r6, #1
 671 005c E4D1     		bne	.L63
 672              	.L62:
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 673              		.loc 1 446 0
 674 005e 984B     		ldr	r3, .L173
 675 0060 1B68     		ldr	r3, [r3]
 676 0062 13F0020F 		tst	r3, #2
 677 0066 03D0     		beq	.L64
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 678              		.loc 1 446 0 is_stmt 0 discriminator 1
 679 0068 A369     		ldr	r3, [r4, #24]
ARM GAS  /tmp/ccN5QmXh.s 			page 46


 680 006a 002B     		cmp	r3, #0
 681 006c 00F08F82 		beq	.L129
 682              	.L64:
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 683              		.loc 1 457 0 is_stmt 1
 684 0070 206A     		ldr	r0, [r4, #32]
 685              	.LVL69:
 686 0072 934B     		ldr	r3, .L173
 687 0074 1B68     		ldr	r3, [r3]
 688 0076 13F0080F 		tst	r3, #8
 689 007a 5DD0     		beq	.L65
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 690              		.loc 1 457 0 is_stmt 0 discriminator 1
 691 007c 904B     		ldr	r3, .L173
 692 007e 1B68     		ldr	r3, [r3]
 693 0080 03F0F003 		and	r3, r3, #240
 694              	.L66:
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 695              		.loc 1 457 0 discriminator 4
 696 0084 9842     		cmp	r0, r3
 697 0086 5ED9     		bls	.L67
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 698              		.loc 1 460 0 is_stmt 1
 699 0088 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 700              	.LVL70:
 701 008c 0028     		cmp	r0, #0
 702 008e 40F08082 		bne	.L130
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 703              		.loc 1 466 0
 704 0092 8B4B     		ldr	r3, .L173
 705 0094 1A68     		ldr	r2, [r3]
 706 0096 42F00802 		orr	r2, r2, #8
 707 009a 1A60     		str	r2, [r3]
 708 009c 1A68     		ldr	r2, [r3]
 709 009e 22F0F002 		bic	r2, r2, #240
 710 00a2 216A     		ldr	r1, [r4, #32]
 711 00a4 0A43     		orrs	r2, r2, r1
 712 00a6 1A60     		str	r2, [r3]
 468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 713              		.loc 1 468 0
 714 00a8 5A68     		ldr	r2, [r3, #4]
 715 00aa 22F47F42 		bic	r2, r2, #65280
 716 00ae E169     		ldr	r1, [r4, #28]
 717 00b0 42EA0122 		orr	r2, r2, r1, lsl #8
 718 00b4 5A60     		str	r2, [r3, #4]
 719              	.L68:
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 720              		.loc 1 486 0
 721 00b6 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 722              	.LVL71:
 723 00ba 814B     		ldr	r3, .L173
 724 00bc 9B68     		ldr	r3, [r3, #8]
 725 00be C3F30313 		ubfx	r3, r3, #4, #4
 726 00c2 804A     		ldr	r2, .L173+4
 727 00c4 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 728 00c6 03F01F03 		and	r3, r3, #31
 729 00ca D840     		lsrs	r0, r0, r3
ARM GAS  /tmp/ccN5QmXh.s 			page 47


 730 00cc 7E4B     		ldr	r3, .L173+8
 731 00ce 1860     		str	r0, [r3]
 489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         if(status != HAL_OK)
 732              		.loc 1 489 0
 733 00d0 0020     		movs	r0, #0
 734 00d2 FFF7FEFF 		bl	HAL_InitTick
 735              	.LVL72:
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 736              		.loc 1 490 0
 737 00d6 0346     		mov	r3, r0
 738 00d8 0028     		cmp	r0, #0
 739 00da 40F06182 		bne	.L60
 740              	.LVL73:
 741              	.L61:
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 742              		.loc 1 541 0
 743 00de 2368     		ldr	r3, [r4]
 744 00e0 13F0010F 		tst	r3, #1
 745 00e4 7AD0     		beq	.L74
 547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 746              		.loc 1 547 0
 747 00e6 082D     		cmp	r5, #8
 748 00e8 6FD0     		beq	.L75
 547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 749              		.loc 1 547 0 is_stmt 0 discriminator 1
 750 00ea 0C2D     		cmp	r5, #12
 751 00ec 6BD0     		beq	.L159
 752              	.L76:
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 753              		.loc 1 558 0 is_stmt 1
 754 00ee 6368     		ldr	r3, [r4, #4]
 755 00f0 B3F5803F 		cmp	r3, #65536
 756 00f4 00F09180 		beq	.L160
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 757              		.loc 1 558 0 is_stmt 0 discriminator 2
 758 00f8 B3F5A02F 		cmp	r3, #327680
 759 00fc 00F09380 		beq	.L161
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 760              		.loc 1 558 0 discriminator 4
 761 0100 6F4B     		ldr	r3, .L173
 762 0102 1A68     		ldr	r2, [r3]
 763 0104 22F48032 		bic	r2, r2, #65536
 764 0108 1A60     		str	r2, [r3]
 765 010a 1A68     		ldr	r2, [r3]
 766 010c 22F48022 		bic	r2, r2, #262144
 767 0110 1A60     		str	r2, [r3]
 768              	.L78:
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 769              		.loc 1 561 0 is_stmt 1
 770 0112 6368     		ldr	r3, [r4, #4]
 771 0114 002B     		cmp	r3, #0
 772 0116 00F09380 		beq	.L80
 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 773              		.loc 1 564 0
 774 011a FFF7FEFF 		bl	HAL_GetTick
 775              	.LVL74:
 776 011e 0746     		mov	r7, r0
ARM GAS  /tmp/ccN5QmXh.s 			page 48


 777              	.LVL75:
 778              	.L81:
 567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 779              		.loc 1 567 0
 780 0120 674B     		ldr	r3, .L173
 781 0122 1B68     		ldr	r3, [r3]
 782 0124 13F4003F 		tst	r3, #131072
 783 0128 58D1     		bne	.L74
 569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 784              		.loc 1 569 0
 785 012a FFF7FEFF 		bl	HAL_GetTick
 786              	.LVL76:
 787 012e C01B     		subs	r0, r0, r7
 788 0130 6428     		cmp	r0, #100
 789 0132 F5D9     		bls	.L81
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 790              		.loc 1 571 0
 791 0134 0323     		movs	r3, #3
 792 0136 33E2     		b	.L60
 793              	.LVL77:
 794              	.L65:
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 795              		.loc 1 457 0 discriminator 2
 796 0138 614B     		ldr	r3, .L173
 797 013a D3F89430 		ldr	r3, [r3, #148]
 798 013e 1B09     		lsrs	r3, r3, #4
 799 0140 03F0F003 		and	r3, r3, #240
 800 0144 9EE7     		b	.L66
 801              	.L67:
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 802              		.loc 1 474 0
 803 0146 5E4B     		ldr	r3, .L173
 804 0148 1A68     		ldr	r2, [r3]
 805 014a 42F00802 		orr	r2, r2, #8
 806 014e 1A60     		str	r2, [r3]
 807 0150 1A68     		ldr	r2, [r3]
 808 0152 22F0F002 		bic	r2, r2, #240
 809 0156 216A     		ldr	r1, [r4, #32]
 810 0158 0A43     		orrs	r2, r2, r1
 811 015a 1A60     		str	r2, [r3]
 476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 812              		.loc 1 476 0
 813 015c 5A68     		ldr	r2, [r3, #4]
 814 015e 22F47F42 		bic	r2, r2, #65280
 815 0162 E169     		ldr	r1, [r4, #28]
 816 0164 42EA0122 		orr	r2, r2, r1, lsl #8
 817 0168 5A60     		str	r2, [r3, #4]
 479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 818              		.loc 1 479 0
 819 016a 206A     		ldr	r0, [r4, #32]
 820 016c FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 821              	.LVL78:
 822 0170 0028     		cmp	r0, #0
 823 0172 A0D0     		beq	.L68
 481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 824              		.loc 1 481 0
 825 0174 0123     		movs	r3, #1
ARM GAS  /tmp/ccN5QmXh.s 			page 49


 826 0176 13E2     		b	.L60
 827              	.LVL79:
 828              	.L158:
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 829              		.loc 1 516 0
 830 0178 514B     		ldr	r3, .L173
 831 017a 1A68     		ldr	r2, [r3]
 832 017c 42F00802 		orr	r2, r2, #8
 833 0180 1A60     		str	r2, [r3]
 834 0182 1A68     		ldr	r2, [r3]
 835 0184 22F0F002 		bic	r2, r2, #240
 836 0188 216A     		ldr	r1, [r4, #32]
 837 018a 0A43     		orrs	r2, r2, r1
 838 018c 1A60     		str	r2, [r3]
 518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 839              		.loc 1 518 0
 840 018e 5A68     		ldr	r2, [r3, #4]
 841 0190 22F47F42 		bic	r2, r2, #65280
 842 0194 E169     		ldr	r1, [r4, #28]
 843 0196 42EA0122 		orr	r2, r2, r1, lsl #8
 844 019a 5A60     		str	r2, [r3, #4]
 845 019c 9FE7     		b	.L61
 846              	.LVL80:
 847              	.L69:
 524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 848              		.loc 1 524 0
 849 019e 484A     		ldr	r2, .L173
 850 01a0 1368     		ldr	r3, [r2]
 851 01a2 23F00103 		bic	r3, r3, #1
 852 01a6 1360     		str	r3, [r2]
 527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 853              		.loc 1 527 0
 854 01a8 FFF7FEFF 		bl	HAL_GetTick
 855              	.LVL81:
 856 01ac 0746     		mov	r7, r0
 857              	.LVL82:
 858              	.L72:
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 859              		.loc 1 530 0
 860 01ae 444B     		ldr	r3, .L173
 861 01b0 1B68     		ldr	r3, [r3]
 862 01b2 13F0020F 		tst	r3, #2
 863 01b6 92D0     		beq	.L61
 532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 864              		.loc 1 532 0
 865 01b8 FFF7FEFF 		bl	HAL_GetTick
 866              	.LVL83:
 867 01bc C01B     		subs	r0, r0, r7
 868 01be 0228     		cmp	r0, #2
 869 01c0 F5D9     		bls	.L72
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 870              		.loc 1 534 0
 871 01c2 0323     		movs	r3, #3
 872 01c4 ECE1     		b	.L60
 873              	.LVL84:
 874              	.L159:
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccN5QmXh.s 			page 50


 875              		.loc 1 548 0
 876 01c6 032E     		cmp	r6, #3
 877 01c8 91D1     		bne	.L76
 878              	.L75:
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 879              		.loc 1 550 0
 880 01ca 3D4B     		ldr	r3, .L173
 881 01cc 1B68     		ldr	r3, [r3]
 882 01ce 13F4003F 		tst	r3, #131072
 883 01d2 03D0     		beq	.L74
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 884              		.loc 1 550 0 is_stmt 0 discriminator 1
 885 01d4 6368     		ldr	r3, [r4, #4]
 886 01d6 002B     		cmp	r3, #0
 887 01d8 00F0DD81 		beq	.L162
 888              	.L74:
 592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 889              		.loc 1 592 0 is_stmt 1
 890 01dc 2368     		ldr	r3, [r4]
 891 01de 13F0020F 		tst	r3, #2
 892 01e2 4FD0     		beq	.L85
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 893              		.loc 1 599 0
 894 01e4 042D     		cmp	r5, #4
 895 01e6 3CD0     		beq	.L86
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****        ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 896              		.loc 1 599 0 is_stmt 0 discriminator 1
 897 01e8 0C2D     		cmp	r5, #12
 898 01ea 38D0     		beq	.L163
 899              	.L87:
 617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 900              		.loc 1 617 0 is_stmt 1
 901 01ec E368     		ldr	r3, [r4, #12]
 902 01ee 002B     		cmp	r3, #0
 903 01f0 75D0     		beq	.L89
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 904              		.loc 1 620 0
 905 01f2 334A     		ldr	r2, .L173
 906 01f4 1368     		ldr	r3, [r2]
 907 01f6 43F48073 		orr	r3, r3, #256
 908 01fa 1360     		str	r3, [r2]
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 909              		.loc 1 623 0
 910 01fc FFF7FEFF 		bl	HAL_GetTick
 911              	.LVL85:
 912 0200 0646     		mov	r6, r0
 913              	.LVL86:
 914              	.L90:
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 915              		.loc 1 626 0
 916 0202 2F4B     		ldr	r3, .L173
 917 0204 1B68     		ldr	r3, [r3]
 918 0206 13F4806F 		tst	r3, #1024
 919 020a 5FD1     		bne	.L164
 628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 920              		.loc 1 628 0
 921 020c FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccN5QmXh.s 			page 51


 922              	.LVL87:
 923 0210 801B     		subs	r0, r0, r6
 924 0212 0228     		cmp	r0, #2
 925 0214 F5D9     		bls	.L90
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 926              		.loc 1 630 0
 927 0216 0323     		movs	r3, #3
 928 0218 C2E1     		b	.L60
 929              	.LVL88:
 930              	.L160:
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 931              		.loc 1 558 0 discriminator 1
 932 021a 294A     		ldr	r2, .L173
 933 021c 1368     		ldr	r3, [r2]
 934 021e 43F48033 		orr	r3, r3, #65536
 935 0222 1360     		str	r3, [r2]
 936 0224 75E7     		b	.L78
 937              	.L161:
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 938              		.loc 1 558 0 is_stmt 0 discriminator 3
 939 0226 03F18043 		add	r3, r3, #1073741824
 940 022a A3F53C33 		sub	r3, r3, #192512
 941 022e 1A68     		ldr	r2, [r3]
 942 0230 42F48022 		orr	r2, r2, #262144
 943 0234 1A60     		str	r2, [r3]
 944 0236 1A68     		ldr	r2, [r3]
 945 0238 42F48032 		orr	r2, r2, #65536
 946 023c 1A60     		str	r2, [r3]
 947 023e 68E7     		b	.L78
 948              	.L80:
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 949              		.loc 1 578 0 is_stmt 1
 950 0240 FFF7FEFF 		bl	HAL_GetTick
 951              	.LVL89:
 952 0244 0746     		mov	r7, r0
 953              	.LVL90:
 954              	.L83:
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 955              		.loc 1 581 0
 956 0246 1E4B     		ldr	r3, .L173
 957 0248 1B68     		ldr	r3, [r3]
 958 024a 13F4003F 		tst	r3, #131072
 959 024e C5D0     		beq	.L74
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 960              		.loc 1 583 0
 961 0250 FFF7FEFF 		bl	HAL_GetTick
 962              	.LVL91:
 963 0254 C01B     		subs	r0, r0, r7
 964 0256 6428     		cmp	r0, #100
 965 0258 F5D9     		bls	.L83
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 966              		.loc 1 585 0
 967 025a 0323     		movs	r3, #3
 968 025c A0E1     		b	.L60
 969              	.LVL92:
 970              	.L163:
 600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccN5QmXh.s 			page 52


 971              		.loc 1 600 0
 972 025e 022E     		cmp	r6, #2
 973 0260 C4D1     		bne	.L87
 974              	.L86:
 603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 975              		.loc 1 603 0
 976 0262 174B     		ldr	r3, .L173
 977 0264 1B68     		ldr	r3, [r3]
 978 0266 13F4806F 		tst	r3, #1024
 979 026a 03D0     		beq	.L88
 603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 980              		.loc 1 603 0 is_stmt 0 discriminator 1
 981 026c E368     		ldr	r3, [r4, #12]
 982 026e 002B     		cmp	r3, #0
 983 0270 00F09381 		beq	.L137
 984              	.L88:
 611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 985              		.loc 1 611 0 is_stmt 1
 986 0274 124A     		ldr	r2, .L173
 987 0276 5368     		ldr	r3, [r2, #4]
 988 0278 23F0FE43 		bic	r3, r3, #2130706432
 989 027c 2169     		ldr	r1, [r4, #16]
 990 027e 43EA0163 		orr	r3, r3, r1, lsl #24
 991 0282 5360     		str	r3, [r2, #4]
 992              	.LVL93:
 993              	.L85:
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 994              		.loc 1 657 0
 995 0284 2368     		ldr	r3, [r4]
 996 0286 13F0080F 		tst	r3, #8
 997 028a 53D0     		beq	.L94
 663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 998              		.loc 1 663 0
 999 028c 6369     		ldr	r3, [r4, #20]
 1000 028e 002B     		cmp	r3, #0
 1001 0290 39D0     		beq	.L95
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1002              		.loc 1 705 0
 1003 0292 0B4A     		ldr	r2, .L173
 1004 0294 D2F89430 		ldr	r3, [r2, #148]
 1005 0298 43F00103 		orr	r3, r3, #1
 1006 029c C2F89430 		str	r3, [r2, #148]
 708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1007              		.loc 1 708 0
 1008 02a0 FFF7FEFF 		bl	HAL_GetTick
 1009              	.LVL94:
 1010 02a4 0646     		mov	r6, r0
 1011              	.LVL95:
 1012              	.L96:
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1013              		.loc 1 711 0
 1014 02a6 064B     		ldr	r3, .L173
 1015 02a8 D3F89430 		ldr	r3, [r3, #148]
 1016 02ac 13F0020F 		tst	r3, #2
 1017 02b0 40D1     		bne	.L94
 713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1018              		.loc 1 713 0
ARM GAS  /tmp/ccN5QmXh.s 			page 53


 1019 02b2 FFF7FEFF 		bl	HAL_GetTick
 1020              	.LVL96:
 1021 02b6 801B     		subs	r0, r0, r6
 1022 02b8 0228     		cmp	r0, #2
 1023 02ba F4D9     		bls	.L96
 715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1024              		.loc 1 715 0
 1025 02bc 0323     		movs	r3, #3
 1026 02be 6FE1     		b	.L60
 1027              	.L174:
 1028              		.align	2
 1029              	.L173:
 1030 02c0 00100240 		.word	1073876992
 1031 02c4 00000000 		.word	AHBPrescTable
 1032 02c8 00000000 		.word	SystemCoreClock
 1033              	.L164:
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 1034              		.loc 1 635 0
 1035 02cc B74A     		ldr	r2, .L175
 1036 02ce 5368     		ldr	r3, [r2, #4]
 1037 02d0 23F0FE43 		bic	r3, r3, #2130706432
 1038 02d4 2169     		ldr	r1, [r4, #16]
 1039 02d6 43EA0163 		orr	r3, r3, r1, lsl #24
 1040 02da 5360     		str	r3, [r2, #4]
 1041 02dc D2E7     		b	.L85
 1042              	.LVL97:
 1043              	.L89:
 640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1044              		.loc 1 640 0
 1045 02de B34A     		ldr	r2, .L175
 1046 02e0 1368     		ldr	r3, [r2]
 1047 02e2 23F48073 		bic	r3, r3, #256
 1048 02e6 1360     		str	r3, [r2]
 643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1049              		.loc 1 643 0
 1050 02e8 FFF7FEFF 		bl	HAL_GetTick
 1051              	.LVL98:
 1052 02ec 0646     		mov	r6, r0
 1053              	.LVL99:
 1054              	.L92:
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1055              		.loc 1 646 0
 1056 02ee AF4B     		ldr	r3, .L175
 1057 02f0 1B68     		ldr	r3, [r3]
 1058 02f2 13F4806F 		tst	r3, #1024
 1059 02f6 C5D0     		beq	.L85
 648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1060              		.loc 1 648 0
 1061 02f8 FFF7FEFF 		bl	HAL_GetTick
 1062              	.LVL100:
 1063 02fc 801B     		subs	r0, r0, r6
 1064 02fe 0228     		cmp	r0, #2
 1065 0300 F5D9     		bls	.L92
 650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 1066              		.loc 1 650 0
 1067 0302 0323     		movs	r3, #3
 1068 0304 4CE1     		b	.L60
ARM GAS  /tmp/ccN5QmXh.s 			page 54


 1069              	.LVL101:
 1070              	.L95:
 722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1071              		.loc 1 722 0
 1072 0306 A94A     		ldr	r2, .L175
 1073 0308 D2F89430 		ldr	r3, [r2, #148]
 1074 030c 23F00103 		bic	r3, r3, #1
 1075 0310 C2F89430 		str	r3, [r2, #148]
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1076              		.loc 1 725 0
 1077 0314 FFF7FEFF 		bl	HAL_GetTick
 1078              	.LVL102:
 1079 0318 0646     		mov	r6, r0
 1080              	.LVL103:
 1081              	.L98:
 728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1082              		.loc 1 728 0
 1083 031a A44B     		ldr	r3, .L175
 1084 031c D3F89430 		ldr	r3, [r3, #148]
 1085 0320 13F0020F 		tst	r3, #2
 1086 0324 06D0     		beq	.L94
 730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1087              		.loc 1 730 0
 1088 0326 FFF7FEFF 		bl	HAL_GetTick
 1089              	.LVL104:
 1090 032a 801B     		subs	r0, r0, r6
 1091 032c 0228     		cmp	r0, #2
 1092 032e F4D9     		bls	.L98
 732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1093              		.loc 1 732 0
 1094 0330 0323     		movs	r3, #3
 1095 0332 35E1     		b	.L60
 1096              	.LVL105:
 1097              	.L94:
 738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1098              		.loc 1 738 0
 1099 0334 2368     		ldr	r3, [r4]
 1100 0336 13F0040F 		tst	r3, #4
 1101 033a 7AD0     		beq	.L100
 1102              	.LVL106:
 1103              	.LBB4:
 747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1104              		.loc 1 747 0
 1105 033c 9B4B     		ldr	r3, .L175
 1106 033e 9B6D     		ldr	r3, [r3, #88]
 1107 0340 13F0805F 		tst	r3, #268435456
 1108 0344 0BD1     		bne	.L142
 1109              	.LBB5:
 749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       pwrclkchanged = SET;
 1110              		.loc 1 749 0
 1111 0346 994B     		ldr	r3, .L175
 1112 0348 9A6D     		ldr	r2, [r3, #88]
 1113 034a 42F08052 		orr	r2, r2, #268435456
 1114 034e 9A65     		str	r2, [r3, #88]
 1115 0350 9B6D     		ldr	r3, [r3, #88]
 1116 0352 03F08053 		and	r3, r3, #268435456
 1117 0356 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccN5QmXh.s 			page 55


 1118 0358 019B     		ldr	r3, [sp, #4]
 1119              	.LVL107:
 1120              	.LBE5:
 750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 1121              		.loc 1 750 0
 1122 035a 0126     		movs	r6, #1
 1123 035c 00E0     		b	.L101
 1124              	.LVL108:
 1125              	.L142:
 740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1126              		.loc 1 740 0
 1127 035e 0026     		movs	r6, #0
 1128              	.LVL109:
 1129              	.L101:
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1130              		.loc 1 753 0
 1131 0360 934B     		ldr	r3, .L175+4
 1132 0362 1B68     		ldr	r3, [r3]
 1133 0364 13F4807F 		tst	r3, #256
 1134 0368 26D0     		beq	.L165
 1135              	.L102:
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 1136              		.loc 1 795 0
 1137 036a A368     		ldr	r3, [r4, #8]
 1138 036c 012B     		cmp	r3, #1
 1139 036e 37D0     		beq	.L166
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 1140              		.loc 1 795 0 is_stmt 0 discriminator 2
 1141 0370 052B     		cmp	r3, #5
 1142 0372 3DD0     		beq	.L167
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 1143              		.loc 1 795 0 discriminator 4
 1144 0374 8D4B     		ldr	r3, .L175
 1145 0376 D3F89020 		ldr	r2, [r3, #144]
 1146 037a 22F00102 		bic	r2, r2, #1
 1147 037e C3F89020 		str	r2, [r3, #144]
 1148 0382 D3F89020 		ldr	r2, [r3, #144]
 1149 0386 22F00402 		bic	r2, r2, #4
 1150 038a C3F89020 		str	r2, [r3, #144]
 1151              	.L106:
 799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1152              		.loc 1 799 0 is_stmt 1
 1153 038e A368     		ldr	r3, [r4, #8]
 1154 0390 002B     		cmp	r3, #0
 1155 0392 3BD0     		beq	.L108
 802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1156              		.loc 1 802 0
 1157 0394 FFF7FEFF 		bl	HAL_GetTick
 1158              	.LVL110:
 1159 0398 0746     		mov	r7, r0
 1160              	.LVL111:
 1161              	.L109:
 805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1162              		.loc 1 805 0
 1163 039a 844B     		ldr	r3, .L175
 1164 039c D3F89030 		ldr	r3, [r3, #144]
 1165 03a0 13F0020F 		tst	r3, #2
ARM GAS  /tmp/ccN5QmXh.s 			page 56


 1166 03a4 44D1     		bne	.L111
 807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1167              		.loc 1 807 0
 1168 03a6 FFF7FEFF 		bl	HAL_GetTick
 1169              	.LVL112:
 1170 03aa C01B     		subs	r0, r0, r7
 1171 03ac 41F28833 		movw	r3, #5000
 1172 03b0 9842     		cmp	r0, r3
 1173 03b2 F2D9     		bls	.L109
 809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1174              		.loc 1 809 0
 1175 03b4 0323     		movs	r3, #3
 1176 03b6 F3E0     		b	.L60
 1177              	.LVL113:
 1178              	.L165:
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1179              		.loc 1 756 0
 1180 03b8 7D4A     		ldr	r2, .L175+4
 1181 03ba 1368     		ldr	r3, [r2]
 1182 03bc 43F48073 		orr	r3, r3, #256
 1183 03c0 1360     		str	r3, [r2]
 759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1184              		.loc 1 759 0
 1185 03c2 FFF7FEFF 		bl	HAL_GetTick
 1186              	.LVL114:
 1187 03c6 0746     		mov	r7, r0
 1188              	.LVL115:
 1189              	.L103:
 761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1190              		.loc 1 761 0
 1191 03c8 794B     		ldr	r3, .L175+4
 1192 03ca 1B68     		ldr	r3, [r3]
 1193 03cc 13F4807F 		tst	r3, #256
 1194 03d0 CBD1     		bne	.L102
 763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1195              		.loc 1 763 0
 1196 03d2 FFF7FEFF 		bl	HAL_GetTick
 1197              	.LVL116:
 1198 03d6 C01B     		subs	r0, r0, r7
 1199 03d8 0228     		cmp	r0, #2
 1200 03da F5D9     		bls	.L103
 765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1201              		.loc 1 765 0
 1202 03dc 0323     		movs	r3, #3
 1203 03de DFE0     		b	.L60
 1204              	.LVL117:
 1205              	.L166:
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 1206              		.loc 1 795 0 discriminator 1
 1207 03e0 724A     		ldr	r2, .L175
 1208 03e2 D2F89030 		ldr	r3, [r2, #144]
 1209 03e6 43F00103 		orr	r3, r3, #1
 1210 03ea C2F89030 		str	r3, [r2, #144]
 1211 03ee CEE7     		b	.L106
 1212              	.L167:
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #endif /* RCC_BDCR_LSESYSDIS */
 1213              		.loc 1 795 0 is_stmt 0 discriminator 3
ARM GAS  /tmp/ccN5QmXh.s 			page 57


 1214 03f0 6E4B     		ldr	r3, .L175
 1215 03f2 D3F89020 		ldr	r2, [r3, #144]
 1216 03f6 42F00402 		orr	r2, r2, #4
 1217 03fa C3F89020 		str	r2, [r3, #144]
 1218 03fe D3F89020 		ldr	r2, [r3, #144]
 1219 0402 42F00102 		orr	r2, r2, #1
 1220 0406 C3F89020 		str	r2, [r3, #144]
 1221 040a C0E7     		b	.L106
 1222              	.L108:
 816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1223              		.loc 1 816 0 is_stmt 1
 1224 040c FFF7FEFF 		bl	HAL_GetTick
 1225              	.LVL118:
 1226 0410 0746     		mov	r7, r0
 1227              	.LVL119:
 1228              	.L112:
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1229              		.loc 1 819 0
 1230 0412 664B     		ldr	r3, .L175
 1231 0414 D3F89030 		ldr	r3, [r3, #144]
 1232 0418 13F0020F 		tst	r3, #2
 1233 041c 08D0     		beq	.L111
 821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1234              		.loc 1 821 0
 1235 041e FFF7FEFF 		bl	HAL_GetTick
 1236              	.LVL120:
 1237 0422 C01B     		subs	r0, r0, r7
 1238 0424 41F28833 		movw	r3, #5000
 1239 0428 9842     		cmp	r0, r3
 1240 042a F2D9     		bls	.L112
 823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1241              		.loc 1 823 0
 1242 042c 0323     		movs	r3, #3
 1243 042e B7E0     		b	.L60
 1244              	.L111:
 834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1245              		.loc 1 834 0
 1246 0430 E6B9     		cbnz	r6, .L168
 1247              	.LVL121:
 1248              	.L100:
 1249              	.LBE4:
 841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1250              		.loc 1 841 0
 1251 0432 2368     		ldr	r3, [r4]
 1252 0434 13F0200F 		tst	r3, #32
 1253 0438 35D0     		beq	.L114
 847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1254              		.loc 1 847 0
 1255 043a 636A     		ldr	r3, [r4, #36]
 1256 043c E3B1     		cbz	r3, .L115
 850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1257              		.loc 1 850 0
 1258 043e 5B4A     		ldr	r2, .L175
 1259 0440 D2F89830 		ldr	r3, [r2, #152]
 1260 0444 43F00103 		orr	r3, r3, #1
 1261 0448 C2F89830 		str	r3, [r2, #152]
 853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccN5QmXh.s 			page 58


 1262              		.loc 1 853 0
 1263 044c FFF7FEFF 		bl	HAL_GetTick
 1264              	.LVL122:
 1265 0450 0646     		mov	r6, r0
 1266              	.LVL123:
 1267              	.L116:
 856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1268              		.loc 1 856 0
 1269 0452 564B     		ldr	r3, .L175
 1270 0454 D3F89830 		ldr	r3, [r3, #152]
 1271 0458 13F0020F 		tst	r3, #2
 1272 045c 23D1     		bne	.L114
 858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1273              		.loc 1 858 0
 1274 045e FFF7FEFF 		bl	HAL_GetTick
 1275              	.LVL124:
 1276 0462 801B     		subs	r0, r0, r6
 1277 0464 0228     		cmp	r0, #2
 1278 0466 F4D9     		bls	.L116
 860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1279              		.loc 1 860 0
 1280 0468 0323     		movs	r3, #3
 1281 046a 99E0     		b	.L60
 1282              	.LVL125:
 1283              	.L168:
 1284              	.LBB6:
 836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 1285              		.loc 1 836 0
 1286 046c 4F4A     		ldr	r2, .L175
 1287 046e 936D     		ldr	r3, [r2, #88]
 1288 0470 23F08053 		bic	r3, r3, #268435456
 1289 0474 9365     		str	r3, [r2, #88]
 1290 0476 DCE7     		b	.L100
 1291              	.LVL126:
 1292              	.L115:
 1293              	.LBE6:
 867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1294              		.loc 1 867 0
 1295 0478 4C4A     		ldr	r2, .L175
 1296 047a D2F89830 		ldr	r3, [r2, #152]
 1297 047e 23F00103 		bic	r3, r3, #1
 1298 0482 C2F89830 		str	r3, [r2, #152]
 870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1299              		.loc 1 870 0
 1300 0486 FFF7FEFF 		bl	HAL_GetTick
 1301              	.LVL127:
 1302 048a 0646     		mov	r6, r0
 1303              	.LVL128:
 1304              	.L118:
 873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1305              		.loc 1 873 0
 1306 048c 474B     		ldr	r3, .L175
 1307 048e D3F89830 		ldr	r3, [r3, #152]
 1308 0492 13F0020F 		tst	r3, #2
 1309 0496 06D0     		beq	.L114
 875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1310              		.loc 1 875 0
ARM GAS  /tmp/ccN5QmXh.s 			page 59


 1311 0498 FFF7FEFF 		bl	HAL_GetTick
 1312              	.LVL129:
 1313 049c 801B     		subs	r0, r0, r6
 1314 049e 0228     		cmp	r0, #2
 1315 04a0 F4D9     		bls	.L118
 877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1316              		.loc 1 877 0
 1317 04a2 0323     		movs	r3, #3
 1318 04a4 7CE0     		b	.L60
 1319              	.LVL130:
 1320              	.L114:
 887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1321              		.loc 1 887 0
 1322 04a6 A36A     		ldr	r3, [r4, #40]
 1323 04a8 002B     		cmp	r3, #0
 1324 04aa 78D0     		beq	.L148
 890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1325              		.loc 1 890 0
 1326 04ac 0C2D     		cmp	r5, #12
 1327 04ae 7AD0     		beq	.L149
 892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1328              		.loc 1 892 0
 1329 04b0 022B     		cmp	r3, #2
 1330 04b2 23D0     		beq	.L169
 950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1331              		.loc 1 950 0
 1332 04b4 3D4B     		ldr	r3, .L175
 1333 04b6 1A68     		ldr	r2, [r3]
 1334 04b8 22F08072 		bic	r2, r2, #16777216
 1335 04bc 1A60     		str	r2, [r3]
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1336              		.loc 1 954 0
 1337 04be 1B68     		ldr	r3, [r3]
 1338 04c0 13F0205F 		tst	r3, #671088640
 1339 04c4 04D1     		bne	.L125
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1340              		.loc 1 956 0
 1341 04c6 394A     		ldr	r2, .L175
 1342 04c8 D368     		ldr	r3, [r2, #12]
 1343 04ca 23F00303 		bic	r3, r3, #3
 1344 04ce D360     		str	r3, [r2, #12]
 1345              	.L125:
 968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #elif defined(RCC_PLLSAI1_SUPPORT)
 1346              		.loc 1 968 0
 1347 04d0 364A     		ldr	r2, .L175
 1348 04d2 D368     		ldr	r3, [r2, #12]
 1349 04d4 23F08873 		bic	r3, r3, #17825792
 1350 04d8 23F48033 		bic	r3, r3, #65536
 1351 04dc D360     		str	r3, [r2, #12]
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1352              		.loc 1 976 0
 1353 04de FFF7FEFF 		bl	HAL_GetTick
 1354              	.LVL131:
 1355 04e2 0446     		mov	r4, r0
 1356              	.LVL132:
 1357              	.L126:
 979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccN5QmXh.s 			page 60


 1358              		.loc 1 979 0
 1359 04e4 314B     		ldr	r3, .L175
 1360 04e6 1B68     		ldr	r3, [r3]
 1361 04e8 13F0007F 		tst	r3, #33554432
 1362 04ec 4AD0     		beq	.L170
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1363              		.loc 1 981 0
 1364 04ee FFF7FEFF 		bl	HAL_GetTick
 1365              	.LVL133:
 1366 04f2 001B     		subs	r0, r0, r4
 1367 04f4 0228     		cmp	r0, #2
 1368 04f6 F5D9     		bls	.L126
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 1369              		.loc 1 983 0
 1370 04f8 0323     		movs	r3, #3
 1371 04fa 51E0     		b	.L60
 1372              	.LVL134:
 1373              	.L169:
 905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1374              		.loc 1 905 0
 1375 04fc 2B4A     		ldr	r2, .L175
 1376 04fe 1368     		ldr	r3, [r2]
 1377 0500 23F08073 		bic	r3, r3, #16777216
 1378 0504 1360     		str	r3, [r2]
 908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1379              		.loc 1 908 0
 1380 0506 FFF7FEFF 		bl	HAL_GetTick
 1381              	.LVL135:
 1382 050a 0546     		mov	r5, r0
 1383              	.LVL136:
 1384              	.L121:
 911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1385              		.loc 1 911 0
 1386 050c 274B     		ldr	r3, .L175
 1387 050e 1B68     		ldr	r3, [r3]
 1388 0510 13F0007F 		tst	r3, #33554432
 1389 0514 06D0     		beq	.L171
 913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1390              		.loc 1 913 0
 1391 0516 FFF7FEFF 		bl	HAL_GetTick
 1392              	.LVL137:
 1393 051a 401B     		subs	r0, r0, r5
 1394 051c 0228     		cmp	r0, #2
 1395 051e F5D9     		bls	.L121
 915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 1396              		.loc 1 915 0
 1397 0520 0323     		movs	r3, #3
 1398 0522 3DE0     		b	.L60
 1399              	.L171:
 920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 1400              		.loc 1 920 0
 1401 0524 236B     		ldr	r3, [r4, #48]
 1402 0526 5A1E     		subs	r2, r3, #1
 1403 0528 636B     		ldr	r3, [r4, #52]
 1404 052a 1B02     		lsls	r3, r3, #8
 1405 052c 43EA0213 		orr	r3, r3, r2, lsl #4
 1406 0530 E26A     		ldr	r2, [r4, #44]
ARM GAS  /tmp/ccN5QmXh.s 			page 61


 1407 0532 1343     		orrs	r3, r3, r2
 1408 0534 E26B     		ldr	r2, [r4, #60]
 1409 0536 5208     		lsrs	r2, r2, #1
 1410 0538 013A     		subs	r2, r2, #1
 1411 053a 43EA4253 		orr	r3, r3, r2, lsl #21
 1412 053e 226C     		ldr	r2, [r4, #64]
 1413 0540 5208     		lsrs	r2, r2, #1
 1414 0542 013A     		subs	r2, r2, #1
 1415 0544 43EA4263 		orr	r3, r3, r2, lsl #25
 1416 0548 A26B     		ldr	r2, [r4, #56]
 1417 054a 43EAC263 		orr	r3, r3, r2, lsl #27
 1418 054e 174A     		ldr	r2, .L175
 1419 0550 D360     		str	r3, [r2, #12]
 930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1420              		.loc 1 930 0
 1421 0552 1368     		ldr	r3, [r2]
 1422 0554 43F08073 		orr	r3, r3, #16777216
 1423 0558 1360     		str	r3, [r2]
 933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1424              		.loc 1 933 0
 1425 055a D368     		ldr	r3, [r2, #12]
 1426 055c 43F08073 		orr	r3, r3, #16777216
 1427 0560 D360     		str	r3, [r2, #12]
 936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1428              		.loc 1 936 0
 1429 0562 FFF7FEFF 		bl	HAL_GetTick
 1430              	.LVL138:
 1431 0566 0446     		mov	r4, r0
 1432              	.LVL139:
 1433              	.L123:
 939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1434              		.loc 1 939 0
 1435 0568 104B     		ldr	r3, .L175
 1436 056a 1B68     		ldr	r3, [r3]
 1437 056c 13F0007F 		tst	r3, #33554432
 1438 0570 06D1     		bne	.L172
 941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           {
 1439              		.loc 1 941 0
 1440 0572 FFF7FEFF 		bl	HAL_GetTick
 1441              	.LVL140:
 1442 0576 001B     		subs	r0, r0, r4
 1443 0578 0228     		cmp	r0, #2
 1444 057a F5D9     		bls	.L123
 943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 1445              		.loc 1 943 0
 1446 057c 0323     		movs	r3, #3
 1447 057e 0FE0     		b	.L60
 1448              	.L172:
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1449              		.loc 1 993 0
 1450 0580 0023     		movs	r3, #0
 1451 0582 0DE0     		b	.L60
 1452              	.LVL141:
 1453              	.L170:
 1454 0584 0023     		movs	r3, #0
 1455 0586 0BE0     		b	.L60
 1456              	.LVL142:
ARM GAS  /tmp/ccN5QmXh.s 			page 62


 1457              	.L128:
 1458              	.LCFI10:
 1459              		.cfi_def_cfa_offset 0
 1460              		.cfi_restore 4
 1461              		.cfi_restore 5
 1462              		.cfi_restore 6
 1463              		.cfi_restore 7
 1464              		.cfi_restore 14
 425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1465              		.loc 1 425 0
 1466 0588 0123     		movs	r3, #1
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1467              		.loc 1 994 0
 1468 058a 1846     		mov	r0, r3
 1469              	.LVL143:
 1470 058c 7047     		bx	lr
 1471              	.LVL144:
 1472              	.L129:
 1473              	.LCFI11:
 1474              		.cfi_def_cfa_offset 32
 1475              		.cfi_offset 4, -20
 1476              		.cfi_offset 5, -16
 1477              		.cfi_offset 6, -12
 1478              		.cfi_offset 7, -8
 1479              		.cfi_offset 14, -4
 448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 1480              		.loc 1 448 0
 1481 058e 0123     		movs	r3, #1
 1482 0590 06E0     		b	.L60
 1483              	.LVL145:
 1484              	.L130:
 462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****           }
 1485              		.loc 1 462 0
 1486 0592 0123     		movs	r3, #1
 1487 0594 04E0     		b	.L60
 1488              	.L162:
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 1489              		.loc 1 552 0
 1490 0596 0123     		movs	r3, #1
 1491 0598 02E0     		b	.L60
 1492              	.L137:
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 1493              		.loc 1 605 0
 1494 059a 0123     		movs	r3, #1
 1495 059c 00E0     		b	.L60
 1496              	.LVL146:
 1497              	.L148:
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1498              		.loc 1 993 0
 1499 059e 0023     		movs	r3, #0
 1500              	.LVL147:
 1501              	.L60:
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1502              		.loc 1 994 0
 1503 05a0 1846     		mov	r0, r3
 1504 05a2 03B0     		add	sp, sp, #12
 1505              	.LCFI12:
ARM GAS  /tmp/ccN5QmXh.s 			page 63


 1506              		.cfi_remember_state
 1507              		.cfi_def_cfa_offset 20
 1508              		@ sp needed
 1509 05a4 F0BD     		pop	{r4, r5, r6, r7, pc}
 1510              	.LVL148:
 1511              	.L149:
 1512              	.LCFI13:
 1513              		.cfi_restore_state
 990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 1514              		.loc 1 990 0
 1515 05a6 0123     		movs	r3, #1
 1516 05a8 FAE7     		b	.L60
 1517              	.L176:
 1518 05aa 00BF     		.align	2
 1519              	.L175:
 1520 05ac 00100240 		.word	1073876992
 1521 05b0 00700040 		.word	1073770496
 1522              		.cfi_endproc
 1523              	.LFE124:
 1525              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1526              		.align	1
 1527              		.global	HAL_RCC_ClockConfig
 1528              		.syntax unified
 1529              		.thumb
 1530              		.thumb_func
 1531              		.fpu fpv4-sp-d16
 1533              	HAL_RCC_ClockConfig:
 1534              	.LFB125:
1047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 1535              		.loc 1 1047 0
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 0
 1538              		@ frame_needed = 0, uses_anonymous_args = 0
 1539              	.LVL149:
1055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1540              		.loc 1 1055 0
 1541 0000 0028     		cmp	r0, #0
 1542 0002 00F09A80 		beq	.L191
1047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   uint32_t tickstart;
 1543              		.loc 1 1047 0
 1544 0006 70B5     		push	{r4, r5, r6, lr}
 1545              	.LCFI14:
 1546              		.cfi_def_cfa_offset 16
 1547              		.cfi_offset 4, -16
 1548              		.cfi_offset 5, -12
 1549              		.cfi_offset 6, -8
 1550              		.cfi_offset 14, -4
 1551 0008 0446     		mov	r4, r0
1069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1552              		.loc 1 1069 0
 1553 000a 4E4B     		ldr	r3, .L206
 1554 000c 1B68     		ldr	r3, [r3]
 1555 000e 03F00703 		and	r3, r3, #7
 1556 0012 8B42     		cmp	r3, r1
 1557 0014 0CD2     		bcs	.L179
1072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1558              		.loc 1 1072 0
ARM GAS  /tmp/ccN5QmXh.s 			page 64


 1559 0016 4B4A     		ldr	r2, .L206
 1560 0018 1368     		ldr	r3, [r2]
 1561 001a 23F00703 		bic	r3, r3, #7
 1562 001e 0B43     		orrs	r3, r3, r1
 1563 0020 1360     		str	r3, [r2]
1076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1564              		.loc 1 1076 0
 1565 0022 1368     		ldr	r3, [r2]
 1566 0024 03F00703 		and	r3, r3, #7
 1567 0028 8B42     		cmp	r3, r1
 1568 002a 01D0     		beq	.L179
1078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 1569              		.loc 1 1078 0
 1570 002c 0120     		movs	r0, #1
 1571              	.LVL150:
 1572              	.L178:
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1573              		.loc 1 1226 0
 1574 002e 70BD     		pop	{r4, r5, r6, pc}
 1575              	.LVL151:
 1576              	.L179:
 1577 0030 0D46     		mov	r5, r1
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1578              		.loc 1 1083 0
 1579 0032 2368     		ldr	r3, [r4]
 1580 0034 13F0010F 		tst	r3, #1
 1581 0038 39D0     		beq	.L180
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1582              		.loc 1 1088 0
 1583 003a 6368     		ldr	r3, [r4, #4]
 1584 003c 032B     		cmp	r3, #3
 1585 003e 09D0     		beq	.L203
1122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1586              		.loc 1 1122 0
 1587 0040 022B     		cmp	r3, #2
 1588 0042 26D0     		beq	.L204
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1589              		.loc 1 1131 0
 1590 0044 63BB     		cbnz	r3, .L184
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1591              		.loc 1 1134 0
 1592 0046 404A     		ldr	r2, .L206+4
 1593 0048 1268     		ldr	r2, [r2]
 1594 004a 12F0020F 		tst	r2, #2
 1595 004e 06D1     		bne	.L182
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1596              		.loc 1 1136 0
 1597 0050 0120     		movs	r0, #1
 1598              	.LVL152:
 1599 0052 ECE7     		b	.L178
 1600              	.LVL153:
 1601              	.L203:
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1602              		.loc 1 1091 0
 1603 0054 3C4A     		ldr	r2, .L206+4
 1604 0056 1268     		ldr	r2, [r2]
 1605 0058 12F0007F 		tst	r2, #33554432
ARM GAS  /tmp/ccN5QmXh.s 			page 65


 1606 005c 6FD0     		beq	.L205
 1607              	.L182:
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1608              		.loc 1 1160 0
 1609 005e 3A49     		ldr	r1, .L206+4
 1610              	.LVL154:
 1611 0060 8A68     		ldr	r2, [r1, #8]
 1612 0062 22F00302 		bic	r2, r2, #3
 1613 0066 1343     		orrs	r3, r3, r2
 1614 0068 8B60     		str	r3, [r1, #8]
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1615              		.loc 1 1163 0
 1616 006a FFF7FEFF 		bl	HAL_GetTick
 1617              	.LVL155:
 1618 006e 0646     		mov	r6, r0
 1619              	.LVL156:
 1620              	.L185:
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1621              		.loc 1 1165 0
 1622 0070 354B     		ldr	r3, .L206+4
 1623 0072 9B68     		ldr	r3, [r3, #8]
 1624 0074 03F00C03 		and	r3, r3, #12
 1625 0078 6268     		ldr	r2, [r4, #4]
 1626 007a B3EB820F 		cmp	r3, r2, lsl #2
 1627 007e 16D0     		beq	.L180
1167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       {
 1628              		.loc 1 1167 0
 1629 0080 FFF7FEFF 		bl	HAL_GetTick
 1630              	.LVL157:
 1631 0084 801B     		subs	r0, r0, r6
 1632 0086 41F28833 		movw	r3, #5000
 1633 008a 9842     		cmp	r0, r3
 1634 008c F0D9     		bls	.L185
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 1635              		.loc 1 1169 0
 1636 008e 0320     		movs	r0, #3
 1637 0090 CDE7     		b	.L178
 1638              	.LVL158:
 1639              	.L204:
1125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1640              		.loc 1 1125 0
 1641 0092 2D4A     		ldr	r2, .L206+4
 1642 0094 1268     		ldr	r2, [r2]
 1643 0096 12F4003F 		tst	r2, #131072
 1644 009a E0D1     		bne	.L182
1127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1645              		.loc 1 1127 0
 1646 009c 0120     		movs	r0, #1
 1647              	.LVL159:
 1648 009e C6E7     		b	.L178
 1649              	.LVL160:
 1650              	.L184:
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         {
 1651              		.loc 1 1143 0
 1652 00a0 294A     		ldr	r2, .L206+4
 1653 00a2 1268     		ldr	r2, [r2]
 1654 00a4 12F4806F 		tst	r2, #1024
ARM GAS  /tmp/ccN5QmXh.s 			page 66


 1655 00a8 D9D1     		bne	.L182
1145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****         }
 1656              		.loc 1 1145 0
 1657 00aa 0120     		movs	r0, #1
 1658              	.LVL161:
 1659 00ac BFE7     		b	.L178
 1660              	.LVL162:
 1661              	.L180:
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1662              		.loc 1 1175 0
 1663 00ae 2368     		ldr	r3, [r4]
 1664 00b0 13F0020F 		tst	r3, #2
 1665 00b4 06D0     		beq	.L187
1178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1666              		.loc 1 1178 0
 1667 00b6 244A     		ldr	r2, .L206+4
 1668 00b8 9368     		ldr	r3, [r2, #8]
 1669 00ba 23F0F003 		bic	r3, r3, #240
 1670 00be A168     		ldr	r1, [r4, #8]
 1671 00c0 0B43     		orrs	r3, r3, r1
 1672 00c2 9360     		str	r3, [r2, #8]
 1673              	.L187:
1192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1674              		.loc 1 1192 0
 1675 00c4 1F4B     		ldr	r3, .L206
 1676 00c6 1B68     		ldr	r3, [r3]
 1677 00c8 03F00703 		and	r3, r3, #7
 1678 00cc AB42     		cmp	r3, r5
 1679 00ce 0CD9     		bls	.L188
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1680              		.loc 1 1195 0
 1681 00d0 1C4A     		ldr	r2, .L206
 1682 00d2 1368     		ldr	r3, [r2]
 1683 00d4 23F00703 		bic	r3, r3, #7
 1684 00d8 2B43     		orrs	r3, r3, r5
 1685 00da 1360     		str	r3, [r2]
1199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     {
 1686              		.loc 1 1199 0
 1687 00dc 1368     		ldr	r3, [r2]
 1688 00de 03F00703 		and	r3, r3, #7
 1689 00e2 AB42     		cmp	r3, r5
 1690 00e4 01D0     		beq	.L188
1201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 1691              		.loc 1 1201 0
 1692 00e6 0120     		movs	r0, #1
 1693 00e8 A1E7     		b	.L178
 1694              	.L188:
1206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1695              		.loc 1 1206 0
 1696 00ea 2368     		ldr	r3, [r4]
 1697 00ec 13F0040F 		tst	r3, #4
 1698 00f0 06D0     		beq	.L189
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1699              		.loc 1 1209 0
 1700 00f2 154A     		ldr	r2, .L206+4
 1701 00f4 9368     		ldr	r3, [r2, #8]
 1702 00f6 23F4E063 		bic	r3, r3, #1792
ARM GAS  /tmp/ccN5QmXh.s 			page 67


 1703 00fa E168     		ldr	r1, [r4, #12]
 1704 00fc 0B43     		orrs	r3, r3, r1
 1705 00fe 9360     		str	r3, [r2, #8]
 1706              	.L189:
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1707              		.loc 1 1213 0
 1708 0100 2368     		ldr	r3, [r4]
 1709 0102 13F0080F 		tst	r3, #8
 1710 0106 07D0     		beq	.L190
1216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1711              		.loc 1 1216 0
 1712 0108 0F4A     		ldr	r2, .L206+4
 1713 010a 9368     		ldr	r3, [r2, #8]
 1714 010c 23F46053 		bic	r3, r3, #14336
 1715 0110 2169     		ldr	r1, [r4, #16]
 1716 0112 43EAC103 		orr	r3, r3, r1, lsl #3
 1717 0116 9360     		str	r3, [r2, #8]
 1718              	.L190:
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1719              		.loc 1 1220 0
 1720 0118 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1721              	.LVL163:
 1722 011c 0A4B     		ldr	r3, .L206+4
 1723 011e 9B68     		ldr	r3, [r3, #8]
 1724 0120 C3F30313 		ubfx	r3, r3, #4, #4
 1725 0124 094A     		ldr	r2, .L206+8
 1726 0126 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1727 0128 03F01F03 		and	r3, r3, #31
 1728 012c D840     		lsrs	r0, r0, r3
 1729 012e 084B     		ldr	r3, .L206+12
 1730 0130 1860     		str	r0, [r3]
1223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1731              		.loc 1 1223 0
 1732 0132 0020     		movs	r0, #0
 1733 0134 FFF7FEFF 		bl	HAL_InitTick
 1734              	.LVL164:
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1735              		.loc 1 1225 0
 1736 0138 79E7     		b	.L178
 1737              	.LVL165:
 1738              	.L191:
 1739              	.LCFI15:
 1740              		.cfi_def_cfa_offset 0
 1741              		.cfi_restore 4
 1742              		.cfi_restore 5
 1743              		.cfi_restore 6
 1744              		.cfi_restore 14
1057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1745              		.loc 1 1057 0
 1746 013a 0120     		movs	r0, #1
 1747              	.LVL166:
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1748              		.loc 1 1226 0
 1749 013c 7047     		bx	lr
 1750              	.LVL167:
 1751              	.L205:
 1752              	.LCFI16:
ARM GAS  /tmp/ccN5QmXh.s 			page 68


 1753              		.cfi_def_cfa_offset 16
 1754              		.cfi_offset 4, -16
 1755              		.cfi_offset 5, -12
 1756              		.cfi_offset 6, -8
 1757              		.cfi_offset 14, -4
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****       }
 1758              		.loc 1 1093 0
 1759 013e 0120     		movs	r0, #1
 1760              	.LVL168:
 1761 0140 75E7     		b	.L178
 1762              	.L207:
 1763 0142 00BF     		.align	2
 1764              	.L206:
 1765 0144 00200240 		.word	1073881088
 1766 0148 00100240 		.word	1073876992
 1767 014c 00000000 		.word	AHBPrescTable
 1768 0150 00000000 		.word	SystemCoreClock
 1769              		.cfi_endproc
 1770              	.LFE125:
 1772              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1773              		.align	1
 1774              		.global	HAL_RCC_GetHCLKFreq
 1775              		.syntax unified
 1776              		.thumb
 1777              		.thumb_func
 1778              		.fpu fpv4-sp-d16
 1780              	HAL_RCC_GetHCLKFreq:
 1781              	.LFB128:
1425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   return SystemCoreClock;
 1782              		.loc 1 1425 0
 1783              		.cfi_startproc
 1784              		@ args = 0, pretend = 0, frame = 0
 1785              		@ frame_needed = 0, uses_anonymous_args = 0
 1786              		@ link register save eliminated.
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1787              		.loc 1 1427 0
 1788 0000 014B     		ldr	r3, .L209
 1789 0002 1868     		ldr	r0, [r3]
 1790 0004 7047     		bx	lr
 1791              	.L210:
 1792 0006 00BF     		.align	2
 1793              	.L209:
 1794 0008 00000000 		.word	SystemCoreClock
 1795              		.cfi_endproc
 1796              	.LFE128:
 1798              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1799              		.align	1
 1800              		.global	HAL_RCC_GetPCLK1Freq
 1801              		.syntax unified
 1802              		.thumb
 1803              		.thumb_func
 1804              		.fpu fpv4-sp-d16
 1806              	HAL_RCC_GetPCLK1Freq:
 1807              	.LFB129:
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 1808              		.loc 1 1436 0
 1809              		.cfi_startproc
ARM GAS  /tmp/ccN5QmXh.s 			page 69


 1810              		@ args = 0, pretend = 0, frame = 0
 1811              		@ frame_needed = 0, uses_anonymous_args = 0
 1812 0000 08B5     		push	{r3, lr}
 1813              	.LCFI17:
 1814              		.cfi_def_cfa_offset 8
 1815              		.cfi_offset 3, -8
 1816              		.cfi_offset 14, -4
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1817              		.loc 1 1438 0
 1818 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1819              	.LVL169:
 1820 0006 054B     		ldr	r3, .L213
 1821 0008 9B68     		ldr	r3, [r3, #8]
 1822 000a C3F30223 		ubfx	r3, r3, #8, #3
 1823 000e 044A     		ldr	r2, .L213+4
 1824 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1825 0012 03F01F03 		and	r3, r3, #31
1439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1826              		.loc 1 1439 0
 1827 0016 D840     		lsrs	r0, r0, r3
 1828 0018 08BD     		pop	{r3, pc}
 1829              	.L214:
 1830 001a 00BF     		.align	2
 1831              	.L213:
 1832 001c 00100240 		.word	1073876992
 1833 0020 00000000 		.word	APBPrescTable
 1834              		.cfi_endproc
 1835              	.LFE129:
 1837              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1838              		.align	1
 1839              		.global	HAL_RCC_GetPCLK2Freq
 1840              		.syntax unified
 1841              		.thumb
 1842              		.thumb_func
 1843              		.fpu fpv4-sp-d16
 1845              	HAL_RCC_GetPCLK2Freq:
 1846              	.LFB130:
1448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 1847              		.loc 1 1448 0
 1848              		.cfi_startproc
 1849              		@ args = 0, pretend = 0, frame = 0
 1850              		@ frame_needed = 0, uses_anonymous_args = 0
 1851 0000 08B5     		push	{r3, lr}
 1852              	.LCFI18:
 1853              		.cfi_def_cfa_offset 8
 1854              		.cfi_offset 3, -8
 1855              		.cfi_offset 14, -4
1450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 1856              		.loc 1 1450 0
 1857 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1858              	.LVL170:
 1859 0006 054B     		ldr	r3, .L217
 1860 0008 9B68     		ldr	r3, [r3, #8]
 1861 000a C3F3C223 		ubfx	r3, r3, #11, #3
 1862 000e 044A     		ldr	r2, .L217+4
 1863 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1864 0012 03F01F03 		and	r3, r3, #31
ARM GAS  /tmp/ccN5QmXh.s 			page 70


1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1865              		.loc 1 1451 0
 1866 0016 D840     		lsrs	r0, r0, r3
 1867 0018 08BD     		pop	{r3, pc}
 1868              	.L218:
 1869 001a 00BF     		.align	2
 1870              	.L217:
 1871 001c 00100240 		.word	1073876992
 1872 0020 00000000 		.word	APBPrescTable
 1873              		.cfi_endproc
 1874              	.LFE130:
 1876              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1877              		.align	1
 1878              		.global	HAL_RCC_GetOscConfig
 1879              		.syntax unified
 1880              		.thumb
 1881              		.thumb_func
 1882              		.fpu fpv4-sp-d16
 1884              	HAL_RCC_GetOscConfig:
 1885              	.LFB131:
1461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 1886              		.loc 1 1461 0
 1887              		.cfi_startproc
 1888              		@ args = 0, pretend = 0, frame = 0
 1889              		@ frame_needed = 0, uses_anonymous_args = 0
 1890              		@ link register save eliminated.
 1891              	.LVL171:
1467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLA
 1892              		.loc 1 1467 0
 1893 0000 3F23     		movs	r3, #63
 1894 0002 0360     		str	r3, [r0]
1475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1895              		.loc 1 1475 0
 1896 0004 434B     		ldr	r3, .L237
 1897 0006 1B68     		ldr	r3, [r3]
 1898 0008 13F4802F 		tst	r3, #262144
 1899 000c 5AD0     		beq	.L220
1477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1900              		.loc 1 1477 0
 1901 000e 4FF4A023 		mov	r3, #327680
 1902 0012 4360     		str	r3, [r0, #4]
 1903              	.L221:
1489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1904              		.loc 1 1489 0
 1905 0014 3F4B     		ldr	r3, .L237
 1906 0016 1B68     		ldr	r3, [r3]
 1907 0018 13F0010F 		tst	r3, #1
 1908 001c 5ED0     		beq	.L223
1491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1909              		.loc 1 1491 0
 1910 001e 0123     		movs	r3, #1
 1911 0020 8361     		str	r3, [r0, #24]
 1912              	.L224:
1498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 1913              		.loc 1 1498 0
 1914 0022 3C4B     		ldr	r3, .L237
 1915 0024 5A68     		ldr	r2, [r3, #4]
ARM GAS  /tmp/ccN5QmXh.s 			page 71


 1916 0026 C2F30722 		ubfx	r2, r2, #8, #8
 1917 002a C261     		str	r2, [r0, #28]
1499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1918              		.loc 1 1499 0
 1919 002c 1A68     		ldr	r2, [r3]
 1920 002e 02F0F002 		and	r2, r2, #240
 1921 0032 0262     		str	r2, [r0, #32]
1502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1922              		.loc 1 1502 0
 1923 0034 1B68     		ldr	r3, [r3]
 1924 0036 13F4807F 		tst	r3, #256
 1925 003a 52D0     		beq	.L225
1504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1926              		.loc 1 1504 0
 1927 003c 4FF48073 		mov	r3, #256
 1928 0040 C360     		str	r3, [r0, #12]
 1929              	.L226:
1511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 1930              		.loc 1 1511 0
 1931 0042 344A     		ldr	r2, .L237
 1932 0044 5368     		ldr	r3, [r2, #4]
 1933 0046 C3F30663 		ubfx	r3, r3, #24, #7
 1934 004a 0361     		str	r3, [r0, #16]
1514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1935              		.loc 1 1514 0
 1936 004c D2F89030 		ldr	r3, [r2, #144]
 1937 0050 13F0040F 		tst	r3, #4
 1938 0054 48D0     		beq	.L227
1524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 1939              		.loc 1 1524 0
 1940 0056 0523     		movs	r3, #5
 1941 0058 8360     		str	r3, [r0, #8]
 1942              	.L228:
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1943              		.loc 1 1546 0
 1944 005a 2E4B     		ldr	r3, .L237
 1945 005c D3F89430 		ldr	r3, [r3, #148]
 1946 0060 13F0010F 		tst	r3, #1
 1947 0064 4CD0     		beq	.L230
1548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1948              		.loc 1 1548 0
 1949 0066 0123     		movs	r3, #1
 1950 0068 4361     		str	r3, [r0, #20]
 1951              	.L231:
1569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1952              		.loc 1 1569 0
 1953 006a 2A4B     		ldr	r3, .L237
 1954 006c D3F89830 		ldr	r3, [r3, #152]
 1955 0070 13F0010F 		tst	r3, #1
 1956 0074 47D0     		beq	.L232
1571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1957              		.loc 1 1571 0
 1958 0076 0123     		movs	r3, #1
 1959 0078 4362     		str	r3, [r0, #36]
 1960              	.L233:
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 1961              		.loc 1 1582 0
ARM GAS  /tmp/ccN5QmXh.s 			page 72


 1962 007a 264B     		ldr	r3, .L237
 1963 007c 1B68     		ldr	r3, [r3]
 1964 007e 13F0807F 		tst	r3, #16777216
 1965 0082 43D1     		bne	.L236
1588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 1966              		.loc 1 1588 0
 1967 0084 0123     		movs	r3, #1
 1968 0086 8362     		str	r3, [r0, #40]
 1969              	.L235:
1590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
 1970              		.loc 1 1590 0
 1971 0088 224A     		ldr	r2, .L237
 1972 008a D368     		ldr	r3, [r2, #12]
 1973 008c 03F00303 		and	r3, r3, #3
 1974 0090 C362     		str	r3, [r0, #44]
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 1975              		.loc 1 1591 0
 1976 0092 D368     		ldr	r3, [r2, #12]
 1977 0094 C3F30213 		ubfx	r3, r3, #4, #3
 1978 0098 0133     		adds	r3, r3, #1
 1979 009a 0363     		str	r3, [r0, #48]
1592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos
 1980              		.loc 1 1592 0
 1981 009c D368     		ldr	r3, [r2, #12]
 1982 009e C3F30623 		ubfx	r3, r3, #8, #7
 1983 00a2 4363     		str	r3, [r0, #52]
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos
 1984              		.loc 1 1593 0
 1985 00a4 D368     		ldr	r3, [r2, #12]
 1986 00a6 C3F34153 		ubfx	r3, r3, #21, #2
 1987 00aa 0133     		adds	r3, r3, #1
 1988 00ac 5B00     		lsls	r3, r3, #1
 1989 00ae C363     		str	r3, [r0, #60]
1594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #if defined(RCC_PLLP_SUPPORT)
 1990              		.loc 1 1594 0
 1991 00b0 D368     		ldr	r3, [r2, #12]
 1992 00b2 C3F34163 		ubfx	r3, r3, #25, #2
 1993 00b6 0133     		adds	r3, r3, #1
 1994 00b8 5B00     		lsls	r3, r3, #1
 1995 00ba 0364     		str	r3, [r0, #64]
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** #else
 1996              		.loc 1 1597 0
 1997 00bc D368     		ldr	r3, [r2, #12]
 1998 00be DB0E     		lsrs	r3, r3, #27
 1999 00c0 8363     		str	r3, [r0, #56]
1609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2000              		.loc 1 1609 0
 2001 00c2 7047     		bx	lr
 2002              	.L220:
1479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 2003              		.loc 1 1479 0
 2004 00c4 134B     		ldr	r3, .L237
 2005 00c6 1B68     		ldr	r3, [r3]
 2006 00c8 13F4803F 		tst	r3, #65536
 2007 00cc 03D0     		beq	.L222
1481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2008              		.loc 1 1481 0
ARM GAS  /tmp/ccN5QmXh.s 			page 73


 2009 00ce 4FF48033 		mov	r3, #65536
 2010 00d2 4360     		str	r3, [r0, #4]
 2011 00d4 9EE7     		b	.L221
 2012              	.L222:
1485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2013              		.loc 1 1485 0
 2014 00d6 0023     		movs	r3, #0
 2015 00d8 4360     		str	r3, [r0, #4]
 2016 00da 9BE7     		b	.L221
 2017              	.L223:
1495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2018              		.loc 1 1495 0
 2019 00dc 0023     		movs	r3, #0
 2020 00de 8361     		str	r3, [r0, #24]
 2021 00e0 9FE7     		b	.L224
 2022              	.L225:
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2023              		.loc 1 1508 0
 2024 00e2 0023     		movs	r3, #0
 2025 00e4 C360     		str	r3, [r0, #12]
 2026 00e6 ACE7     		b	.L226
 2027              	.L227:
1527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 2028              		.loc 1 1527 0
 2029 00e8 0A4B     		ldr	r3, .L237
 2030 00ea D3F89030 		ldr	r3, [r3, #144]
 2031 00ee 13F0010F 		tst	r3, #1
 2032 00f2 02D0     		beq	.L229
1537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****     }
 2033              		.loc 1 1537 0
 2034 00f4 0123     		movs	r3, #1
 2035 00f6 8360     		str	r3, [r0, #8]
 2036 00f8 AFE7     		b	.L228
 2037              	.L229:
1542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2038              		.loc 1 1542 0
 2039 00fa 0023     		movs	r3, #0
 2040 00fc 8360     		str	r3, [r0, #8]
 2041 00fe ACE7     		b	.L228
 2042              	.L230:
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2043              		.loc 1 1552 0
 2044 0100 0023     		movs	r3, #0
 2045 0102 4361     		str	r3, [r0, #20]
 2046 0104 B1E7     		b	.L231
 2047              	.L232:
1575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2048              		.loc 1 1575 0
 2049 0106 0023     		movs	r3, #0
 2050 0108 4362     		str	r3, [r0, #36]
 2051 010a B6E7     		b	.L233
 2052              	.L236:
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2053              		.loc 1 1584 0
 2054 010c 0223     		movs	r3, #2
 2055 010e 8362     		str	r3, [r0, #40]
 2056 0110 BAE7     		b	.L235
ARM GAS  /tmp/ccN5QmXh.s 			page 74


 2057              	.L238:
 2058 0112 00BF     		.align	2
 2059              	.L237:
 2060 0114 00100240 		.word	1073876992
 2061              		.cfi_endproc
 2062              	.LFE131:
 2064              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2065              		.align	1
 2066              		.global	HAL_RCC_GetClockConfig
 2067              		.syntax unified
 2068              		.thumb
 2069              		.thumb_func
 2070              		.fpu fpv4-sp-d16
 2072              	HAL_RCC_GetClockConfig:
 2073              	.LFB132:
1620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check the parameters */
 2074              		.loc 1 1620 0
 2075              		.cfi_startproc
 2076              		@ args = 0, pretend = 0, frame = 0
 2077              		@ frame_needed = 0, uses_anonymous_args = 0
 2078              		@ link register save eliminated.
 2079              	.LVL172:
1626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2080              		.loc 1 1626 0
 2081 0000 0F23     		movs	r3, #15
 2082 0002 0360     		str	r3, [r0]
1629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2083              		.loc 1 1629 0
 2084 0004 0B4B     		ldr	r3, .L240
 2085 0006 9A68     		ldr	r2, [r3, #8]
 2086 0008 02F00302 		and	r2, r2, #3
 2087 000c 4260     		str	r2, [r0, #4]
1632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2088              		.loc 1 1632 0
 2089 000e 9A68     		ldr	r2, [r3, #8]
 2090 0010 02F0F002 		and	r2, r2, #240
 2091 0014 8260     		str	r2, [r0, #8]
1635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2092              		.loc 1 1635 0
 2093 0016 9A68     		ldr	r2, [r3, #8]
 2094 0018 02F4E062 		and	r2, r2, #1792
 2095 001c C260     		str	r2, [r0, #12]
1638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2096              		.loc 1 1638 0
 2097 001e 9B68     		ldr	r3, [r3, #8]
 2098 0020 DB08     		lsrs	r3, r3, #3
 2099 0022 03F4E063 		and	r3, r3, #1792
 2100 0026 0361     		str	r3, [r0, #16]
1641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2101              		.loc 1 1641 0
 2102 0028 034B     		ldr	r3, .L240+4
 2103 002a 1B68     		ldr	r3, [r3]
 2104 002c 03F00703 		and	r3, r3, #7
 2105 0030 0B60     		str	r3, [r1]
1642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2106              		.loc 1 1642 0
 2107 0032 7047     		bx	lr
ARM GAS  /tmp/ccN5QmXh.s 			page 75


 2108              	.L241:
 2109              		.align	2
 2110              	.L240:
 2111 0034 00100240 		.word	1073876992
 2112 0038 00200240 		.word	1073881088
 2113              		.cfi_endproc
 2114              	.LFE132:
 2116              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2117              		.align	1
 2118              		.global	HAL_RCC_EnableCSS
 2119              		.syntax unified
 2120              		.thumb
 2121              		.thumb_func
 2122              		.fpu fpv4-sp-d16
 2124              	HAL_RCC_EnableCSS:
 2125              	.LFB133:
1655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 2126              		.loc 1 1655 0
 2127              		.cfi_startproc
 2128              		@ args = 0, pretend = 0, frame = 0
 2129              		@ frame_needed = 0, uses_anonymous_args = 0
 2130              		@ link register save eliminated.
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** }
 2131              		.loc 1 1656 0
 2132 0000 024A     		ldr	r2, .L243
 2133 0002 1368     		ldr	r3, [r2]
 2134 0004 43F40023 		orr	r3, r3, #524288
 2135 0008 1360     		str	r3, [r2]
1657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2136              		.loc 1 1657 0
 2137 000a 7047     		bx	lr
 2138              	.L244:
 2139              		.align	2
 2140              	.L243:
 2141 000c 00100240 		.word	1073876992
 2142              		.cfi_endproc
 2143              	.LFE133:
 2145              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2146              		.align	1
 2147              		.weak	HAL_RCC_CSSCallback
 2148              		.syntax unified
 2149              		.thumb
 2150              		.thumb_func
 2151              		.fpu fpv4-sp-d16
 2153              	HAL_RCC_CSSCallback:
 2154              	.LFB135:
1682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 2155              		.loc 1 1682 0
 2156              		.cfi_startproc
 2157              		@ args = 0, pretend = 0, frame = 0
 2158              		@ frame_needed = 0, uses_anonymous_args = 0
 2159              		@ link register save eliminated.
1686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2160              		.loc 1 1686 0
 2161 0000 7047     		bx	lr
 2162              		.cfi_endproc
 2163              	.LFE135:
ARM GAS  /tmp/ccN5QmXh.s 			page 76


 2165              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2166              		.align	1
 2167              		.global	HAL_RCC_NMI_IRQHandler
 2168              		.syntax unified
 2169              		.thumb
 2170              		.thumb_func
 2171              		.fpu fpv4-sp-d16
 2173              	HAL_RCC_NMI_IRQHandler:
 2174              	.LFB134:
1665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   /* Check RCC CSSF interrupt flag  */
 2175              		.loc 1 1665 0
 2176              		.cfi_startproc
 2177              		@ args = 0, pretend = 0, frame = 0
 2178              		@ frame_needed = 0, uses_anonymous_args = 0
 2179 0000 08B5     		push	{r3, lr}
 2180              	.LCFI19:
 2181              		.cfi_def_cfa_offset 8
 2182              		.cfi_offset 3, -8
 2183              		.cfi_offset 14, -4
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   {
 2184              		.loc 1 1667 0
 2185 0002 064B     		ldr	r3, .L250
 2186 0004 DB69     		ldr	r3, [r3, #28]
 2187 0006 13F4807F 		tst	r3, #256
 2188 000a 00D1     		bne	.L249
 2189              	.L246:
1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2190              		.loc 1 1675 0
 2191 000c 08BD     		pop	{r3, pc}
 2192              	.L249:
1670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2193              		.loc 1 1670 0
 2194 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2195              	.LVL173:
1673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c ****   }
 2196              		.loc 1 1673 0
 2197 0012 024B     		ldr	r3, .L250
 2198 0014 4FF48072 		mov	r2, #256
 2199 0018 1A62     		str	r2, [r3, #32]
1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc.c **** 
 2200              		.loc 1 1675 0
 2201 001a F7E7     		b	.L246
 2202              	.L251:
 2203              		.align	2
 2204              	.L250:
 2205 001c 00100240 		.word	1073876992
 2206              		.cfi_endproc
 2207              	.LFE134:
 2209              		.text
 2210              	.Letext0:
 2211              		.file 2 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_type
 2212              		.file 3 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h"
 2213              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 2214              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 2215              		.file 6 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 2216              		.file 7 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 2217              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
ARM GAS  /tmp/ccN5QmXh.s 			page 77


 2218              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 2219              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 2220              		.file 11 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 2221              		.file 12 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
ARM GAS  /tmp/ccN5QmXh.s 			page 78


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc.c
     /tmp/ccN5QmXh.s:18     .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 $t
     /tmp/ccN5QmXh.s:24     .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 RCC_SetFlashLatencyFromMSIRange
     /tmp/ccN5QmXh.s:152    .text.RCC_SetFlashLatencyFromMSIRange:0000000000000088 $d
     /tmp/ccN5QmXh.s:158    .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccN5QmXh.s:165    .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccN5QmXh.s:319    .text.HAL_RCC_DeInit:00000000000000dc $d
     /tmp/ccN5QmXh.s:327    .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccN5QmXh.s:334    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccN5QmXh.s:401    .text.HAL_RCC_MCOConfig:0000000000000048 $d
     /tmp/ccN5QmXh.s:406    .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccN5QmXh.s:413    .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccN5QmXh.s:581    .text.HAL_RCC_GetSysClockFreq:00000000000000c8 $d
     /tmp/ccN5QmXh.s:589    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccN5QmXh.s:596    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccN5QmXh.s:1030   .text.HAL_RCC_OscConfig:00000000000002c0 $d
     /tmp/ccN5QmXh.s:1035   .text.HAL_RCC_OscConfig:00000000000002cc $t
     /tmp/ccN5QmXh.s:1520   .text.HAL_RCC_OscConfig:00000000000005ac $d
     /tmp/ccN5QmXh.s:1526   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccN5QmXh.s:1533   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccN5QmXh.s:1765   .text.HAL_RCC_ClockConfig:0000000000000144 $d
     /tmp/ccN5QmXh.s:1773   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccN5QmXh.s:1780   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccN5QmXh.s:1794   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccN5QmXh.s:1799   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccN5QmXh.s:1806   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccN5QmXh.s:1832   .text.HAL_RCC_GetPCLK1Freq:000000000000001c $d
     /tmp/ccN5QmXh.s:1838   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccN5QmXh.s:1845   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccN5QmXh.s:1871   .text.HAL_RCC_GetPCLK2Freq:000000000000001c $d
     /tmp/ccN5QmXh.s:1877   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccN5QmXh.s:1884   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccN5QmXh.s:2060   .text.HAL_RCC_GetOscConfig:0000000000000114 $d
     /tmp/ccN5QmXh.s:2065   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccN5QmXh.s:2072   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccN5QmXh.s:2111   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccN5QmXh.s:2117   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccN5QmXh.s:2124   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccN5QmXh.s:2141   .text.HAL_RCC_EnableCSS:000000000000000c $d
     /tmp/ccN5QmXh.s:2146   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccN5QmXh.s:2153   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccN5QmXh.s:2166   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccN5QmXh.s:2173   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccN5QmXh.s:2205   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_PWREx_GetVoltageRange
HAL_GetTick
HAL_InitTick
SystemCoreClock
HAL_GPIO_Init
MSIRangeTable
AHBPrescTable
APBPrescTable
