Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id B7E1830C366;
	Fri,  4 Sep 2026 05:52:38 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1788501159; cv=none; b=fZ7+0AmjRdsM5UOUMjpeNElAj/ngr8kTCn/cKpjzTPGJfLUA+gT3qbDpBR5VF3jiAOFgY66bmAx5vMy/hG8cBgnjSMgTQg9ZdpaCc4FkGL2fP7h8Cr6eG+qdo38x0YkMIHsZsZfodvaQqlPqWbZ122EDMG6fjmPiI5IuDC8Z4aE=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1788501159; c=relaxed/simple;
	bh=fD+29o3bmT+S4XZqVaOFAPQCPNiFKOKo/d/73zGJopk=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type; b=ojkaxifN2vNUJWwrp2RWmoHHyXHVz5oESz64bVE6p1XSi+ktnHNiJ4DKuKUVkH1z5OkPVPHvDEar6rjkJ3jvL+wAM5ie08dBk/hAi1Mil03o62RHXBVbUSaOnuOQVsH6V543v0v0NI+bSb+MJQlT+vRL1d/OL7nX1XUmtVh3EJk=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=linuxfoundation.org header.i=@linuxfoundation.org header.b=TtYpNQzZ; arc=none smtp.client-ip=100.103.45.18
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=linuxfoundation.org header.i=@linuxfoundation.org header.b="TtYpNQzZ"
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 1BAB61F00A3D;
	Fri,  4 Sep 2026 05:52:37 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linuxfoundation.org;
	s=korg; t=1788501158;
	bh=sVGaWhBFjIVOcUMM4OnlDQ9c385WmsJGFag25tH4+EY=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References;
	b=TtYpNQzZORh85b67F0wuGndFRNY/dVmY9YoHt5HmkSvR4w7KeeRsiYlDLm9Fl8qFW
	 HXZeBvyKPidamVksXXxf8wQFgQeTzvQ85Y0vJfhWrT4J4GgIOAHZTnTaaKW5kIvyBJ
	 GnzHEL1/6Lnr+tRF2uylvhOtcZ9U+CUzIaM+ZQNY=
From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: stable@vger.kernel.org
Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	patches@lists.linux.dev,
	Quentin Schulz <quentin.schulz@cherry.de>,
	Heiko Stuebner <heiko@sntech.de>
Subject: [PATCH 6.18 312/552] arm64: dts: rockchip: fix eMMC reset polarity on PX30 Ringneck
Date: Fri,  4 Sep 2026 06:57:49 +0200
Message-ID: <20260904045757.355566670@linuxfoundation.org>
X-Mailer: git-send-email 2.55.0
In-Reply-To: <20260904045747.813364717@linuxfoundation.org>
References: <20260904045747.813364717@linuxfoundation.org>
User-Agent: quilt/0.69
X-stable: review
X-Patchwork-Hint: ignore
Precedence: bulk
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

6.18-stable review patch.  If anyone has any objections, please let me know.

------------------

From: Quentin Schulz <quentin.schulz@cherry.de>

commit dfe078755706ed50651ebbe0442843ecd4ae8389 upstream.

According to the Jedec 5.1 specification, the device is held in reset
when RST_n is low, therefore the polarity of the line must be that, as
specified in the Device Tree binding (mmc/mmc-pwrseq-emmc.yaml).

Due to the wrong polarity, eMMC devices with RST_n_FUNCTION[162]
bitfield [1:0] set to 0x1 (the default is 0x0) will be held in reset
forever.

Cc: stable@vger.kernel.org
Fixes: c484cf93f61b ("arm64: dts: rockchip: add PX30-µQ7 (Ringneck) SoM with Haikou baseboard")
Signed-off-by: Quentin Schulz <quentin.schulz@cherry.de>
Link: https://patch.msgid.link/20260626-ringneck-emmc-polarity-v1-1-90cefe57b316@cherry.de
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
---
 arch/arm64/boot/dts/rockchip/px30-ringneck.dtsi |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

--- a/arch/arm64/boot/dts/rockchip/px30-ringneck.dtsi
+++ b/arch/arm64/boot/dts/rockchip/px30-ringneck.dtsi
@@ -26,7 +26,7 @@
 		compatible = "mmc-pwrseq-emmc";
 		pinctrl-0 = <&emmc_reset>;
 		pinctrl-names = "default";
-		reset-gpios = <&gpio1 RK_PB3 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&gpio1 RK_PB3 GPIO_ACTIVE_LOW>;
 	};
 
 	leds {


