{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570447590482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570447590505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 08:26:29 2019 " "Processing started: Mon Oct 07 08:26:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570447590505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447590505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447590505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570447593040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570447593040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop1bit-ARCH " "Found design unit 1: flipFlop1bit-ARCH" {  } { { "flipFlop1bit.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/flipFlop1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623402 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop1bit " "Found entity 1: flipFlop1bit" {  } { { "flipFlop1bit.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/flipFlop1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-UC " "Found design unit 1: UnidadeControle-UC" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623425 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ulaula " "Found design unit 1: ula-ulaula" {  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623446 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-arch_registrador " "Found design unit 1: registrador-arch_registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/registrador.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623469 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623469 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1570447623493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch_MUX " "Found design unit 1: mux-arch_MUX" {  } { { "mux.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/mux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623495 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-ARCH " "Found design unit 1: flip_flop-ARCH" {  } { { "flip_flop.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/flip_flop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623529 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/flip_flop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmux-arch " "Found design unit 1: dmux-arch" {  } { { "dmux.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/dmux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623553 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmux " "Found entity 1: dmux" {  } { { "dmux.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/dmux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador7seg-arch_decodificador " "Found design unit 1: decodificador7seg-arch_decodificador" {  } { { "decodificador7seg.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/decodificador7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623576 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador7seg " "Found entity 1: decodificador7seg" {  } { { "decodificador7seg.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/decodificador7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7seg.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/conversorHex7seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623599 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7seg.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/conversorHex7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-divInteiro " "Found design unit 1: contador-divInteiro" {  } { { "contador.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/contador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623622 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer3state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer3state-arch_buffer3state " "Found design unit 1: buffer3state-arch_buffer3state" {  } { { "buffer3state.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/buffer3state.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623644 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer3state " "Found entity 1: buffer3state" {  } { { "buffer3state.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/buffer3state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-arch_bancoRegistradores " "Found design unit 1: bancoRegistradores-arch_bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/bancoRegistradores.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623668 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/bancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch_adder " "Found design unit 1: adder-arch_adder" {  } { { "adder.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623689 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-proc " "Found design unit 1: processador-proc" {  } { { "processador.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623718 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570447623718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447623718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570447624108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UC\"" {  } { { "processador.vhd" "UC" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570447624174 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outULA UnidadeControle.vhd(23) " "VHDL Process Statement warning at UnidadeControle.vhd(23): inferring latch(es) for signal or variable \"outULA\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570447624178 "|processador|UnidadeControle:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outMuxPosULA UnidadeControle.vhd(23) " "VHDL Process Statement warning at UnidadeControle.vhd(23): inferring latch(es) for signal or variable \"outMuxPosULA\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570447624179 "|processador|UnidadeControle:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outBancoRegistradores UnidadeControle.vhd(23) " "VHDL Process Statement warning at UnidadeControle.vhd(23): inferring latch(es) for signal or variable \"outBancoRegistradores\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570447624179 "|processador|UnidadeControle:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outAndPC UnidadeControle.vhd(23) " "VHDL Process Statement warning at UnidadeControle.vhd(23): inferring latch(es) for signal or variable \"outAndPC\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570447624179 "|processador|UnidadeControle:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outDemux UnidadeControle.vhd(23) " "VHDL Process Statement warning at UnidadeControle.vhd(23): inferring latch(es) for signal or variable \"outDemux\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570447624179 "|processador|UnidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outDemux UnidadeControle.vhd(23) " "Inferred latch for \"outDemux\" at UnidadeControle.vhd(23)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624179 "|processador|UnidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outAndPC UnidadeControle.vhd(23) " "Inferred latch for \"outAndPC\" at UnidadeControle.vhd(23)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624179 "|processador|UnidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outBancoRegistradores UnidadeControle.vhd(23) " "Inferred latch for \"outBancoRegistradores\" at UnidadeControle.vhd(23)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624180 "|processador|UnidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMuxPosULA UnidadeControle.vhd(23) " "Inferred latch for \"outMuxPosULA\" at UnidadeControle.vhd(23)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624180 "|processador|UnidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[0\] UnidadeControle.vhd(23) " "Inferred latch for \"outULA\[0\]\" at UnidadeControle.vhd(23)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624180 "|processador|UnidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[1\] UnidadeControle.vhd(23) " "Inferred latch for \"outULA\[1\]\" at UnidadeControle.vhd(23)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624180 "|processador|UnidadeControle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outULA\[2\] UnidadeControle.vhd(23) " "Inferred latch for \"outULA\[2\]\" at UnidadeControle.vhd(23)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624180 "|processador|UnidadeControle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ULA " "Elaborating entity \"ula\" for hierarchy \"ula:ULA\"" {  } { { "processador.vhd" "ULA" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570447624186 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outData ULA.vhd(26) " "VHDL Process Statement warning at ULA.vhd(26): inferring latch(es) for signal or variable \"outData\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570447624190 "|processador|ula:ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag ULA.vhd(26) " "VHDL Process Statement warning at ULA.vhd(26): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570447624190 "|processador|ula:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag ULA.vhd(26) " "Inferred latch for \"flag\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624190 "|processador|ula:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outData\[0\] ULA.vhd(26) " "Inferred latch for \"outData\[0\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624191 "|processador|ula:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outData\[1\] ULA.vhd(26) " "Inferred latch for \"outData\[1\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624191 "|processador|ula:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outData\[2\] ULA.vhd(26) " "Inferred latch for \"outData\[2\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624191 "|processador|ula:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outData\[3\] ULA.vhd(26) " "Inferred latch for \"outData\[3\]\" at ULA.vhd(26)" {  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624191 "|processador|ula:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MuxPosULA " "Elaborating entity \"mux\" for hierarchy \"mux:MuxPosULA\"" {  } { { "processador.vhd" "MuxPosULA" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570447624198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BancoRegistradores\"" {  } { { "processador.vhd" "BancoRegistradores" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570447624208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MuxPC " "Elaborating entity \"mux\" for hierarchy \"mux:MuxPC\"" {  } { { "processador.vhd" "MuxPC" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570447624219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop flip_flop:PC " "Elaborating entity \"flip_flop\" for hierarchy \"flip_flop:PC\"" {  } { { "processador.vhd" "PC" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570447624228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3state buffer3state:Tristate " "Elaborating entity \"buffer3state\" for hierarchy \"buffer3state:Tristate\"" {  } { { "processador.vhd" "Tristate" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570447624303 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] buffer3state.vhd(22) " "Inferred latch for \"output\[0\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624307 "|processador|buffer3state:Tristate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] buffer3state.vhd(22) " "Inferred latch for \"output\[1\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624307 "|processador|buffer3state:Tristate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] buffer3state.vhd(22) " "Inferred latch for \"output\[2\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624307 "|processador|buffer3state:Tristate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] buffer3state.vhd(22) " "Inferred latch for \"output\[3\]\" at buffer3state.vhd(22)" {  } { { "buffer3state.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/buffer3state.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447624307 "|processador|buffer3state:Tristate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop1bit flipFlop1bit:FlipFlop " "Elaborating entity \"flipFlop1bit\" for hierarchy \"flipFlop1bit:FlipFlop\"" {  } { { "processador.vhd" "FlipFlop" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/processador.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570447624316 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bancoRegistradores:BancoRegistradores\|banco " "RAM logic \"bancoRegistradores:BancoRegistradores\|banco\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradores.vhd" "banco" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/bancoRegistradores.vhd" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1570447625358 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1570447625358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ULA\|flag " "Latch ula:ULA\|flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:UC\|outULA\[0\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:UC\|outULA\[0\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570447626582 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR UnidadeControle:UC\|outULA\[1\] " "Ports ENA and CLR on the latch are fed by the same signal UnidadeControle:UC\|outULA\[1\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570447626582 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570447626582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ULA\|outData\[0\] " "Latch ula:ULA\|outData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:UC\|outULA\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:UC\|outULA\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570447626583 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570447626583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ULA\|outData\[1\] " "Latch ula:ULA\|outData\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:UC\|outULA\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:UC\|outULA\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570447626583 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570447626583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ULA\|outData\[2\] " "Latch ula:ULA\|outData\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:UC\|outULA\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:UC\|outULA\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570447626584 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570447626584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:ULA\|outData\[3\] " "Latch ula:ULA\|outData\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:UC\|outULA\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:UC\|outULA\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/UnidadeControle.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1570447626584 ""}  } { { "ULA.vhd" "" { Text "C:/Users/Dell/Desktop/Insper/2019.2/Design de Computadores/descomp/componentes/processador/ULA.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1570447626584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570447627137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570447629245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570447629245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570447629450 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570447629450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570447629450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570447629450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570447629514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 08:27:09 2019 " "Processing ended: Mon Oct 07 08:27:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570447629514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570447629514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570447629514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570447629514 ""}
