#pragma once
// Copyright Deano Calver
// SPDX-License-Identifier: MIT
// System Level Control Registers
// Auto-generated on Mon Sep 21 17:18:27 EEST 2020

#include <stdint.h>

// 1 banks of slcr chips
#define slcr_BASE_ADDR 0xf8000000U

// Secure Configuration Lock
#define slcr_SCL_OFFSET 0x00000000U
#define slcr_SCL_RESERVED_0_LSHIFT 0x00000001U
#define slcr_SCL_RESERVED_0_MASK 0xfffffffeU
#define slcr_SCL_LOCK_LSHIFT 0x00000000U
#define slcr_SCL_LOCK        0x1U
#define slcr_SCL_LOCK_MASK 0x00000001U
#define slcr_SCL_MASK 0x00000001U

// SLCR Write Protection Lock
#define slcr_SLCR_LOCK_OFFSET 0x00000004U
#define slcr_SLCR_LOCK_RESERVED_0_LSHIFT 0x00000010U
#define slcr_SLCR_LOCK_RESERVED_0_MASK 0xffff0000U
// Lock code is 0x767B
#define slcr_SLCR_LOCK_LOCK_KEY_LSHIFT 0x00000000U
#define slcr_SLCR_LOCK_LOCK_KEY_MASK 0x0000ffffU

// SLCR Write Protection Unlock
#define slcr_SLCR_UNLOCK_OFFSET 0x00000008U
#define slcr_SLCR_UNLOCK_RESERVED_0_LSHIFT 0x00000010U
#define slcr_SLCR_UNLOCK_RESERVED_0_MASK 0xffff0000U
// Unlock code is 0xDF0F
#define slcr_SLCR_UNLOCK_UNLOCK_KEY_LSHIFT 0x00000000U
#define slcr_SLCR_UNLOCK_UNLOCK_KEY_MASK 0x0000ffffU

// SLCR Write Protection Status
#define slcr_SLCR_LOCKSTA_OFFSET 0x0000000cU
#define slcr_SLCR_LOCKSTA_RESERVED_0_LSHIFT 0x00000001U
#define slcr_SLCR_LOCKSTA_RESERVED_0_MASK 0xfffffffeU
// Are SLCR registers locked?
#define slcr_SLCR_LOCKSTA_LOCK_STATUS_LSHIFT 0x00000000U
#define slcr_SLCR_LOCKSTA_LOCK_STATUS        0x1U
#define slcr_SLCR_LOCKSTA_LOCK_STATUS_MASK 0x00000001U

// ARM PLL Control
#define slcr_ARM_PLL_CTRL_OFFSET 0x00000100U
#define slcr_ARM_PLL_CTRL_RESERVED_0_LSHIFT 0x00000013U
#define slcr_ARM_PLL_CTRL_RESERVED_0_MASK 0xfff80000U
#define slcr_ARM_PLL_CTRL_PLL_FDIV_LSHIFT 0x0000000cU
#define slcr_ARM_PLL_CTRL_PLL_FDIV_MASK 0x0007f000U
#define slcr_ARM_PLL_CTRL_RESERVED_1_LSHIFT 0x00000005U
#define slcr_ARM_PLL_CTRL_RESERVED_1_MASK 0x00000fe0U
#define slcr_ARM_PLL_CTRL_PLL_BYPASS_FORCE_LSHIFT 0x00000004U
#define slcr_ARM_PLL_CTRL_PLL_BYPASS_FORCE       0x10U
#define slcr_ARM_PLL_CTRL_PLL_BYPASS_FORCE_MASK 0x00000010U
#define slcr_ARM_PLL_CTRL_PLL_BYPASS_QUAL_LSHIFT 0x00000003U
#define slcr_ARM_PLL_CTRL_PLL_BYPASS_QUAL        0x8U
#define slcr_ARM_PLL_CTRL_PLL_BYPASS_QUAL_MASK 0x00000008U
#define slcr_ARM_PLL_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_ARM_PLL_CTRL_RESERVED_2        0x4U
#define slcr_ARM_PLL_CTRL_RESERVED_2_MASK 0x00000004U
#define slcr_ARM_PLL_CTRL_PLL_PWRDWN_LSHIFT 0x00000001U
#define slcr_ARM_PLL_CTRL_PLL_PWRDWN        0x2U
#define slcr_ARM_PLL_CTRL_PLL_PWRDWN_MASK 0x00000002U
#define slcr_ARM_PLL_CTRL_PLL_RESET_LSHIFT 0x00000000U
#define slcr_ARM_PLL_CTRL_PLL_RESET        0x1U
#define slcr_ARM_PLL_CTRL_PLL_RESET_MASK 0x00000001U
#define slcr_ARM_PLL_CTRL_MASK 0x0007f01bU

// DDR PLL Control
#define slcr_DDR_PLL_CTRL_OFFSET 0x00000104U
#define slcr_DDR_PLL_CTRL_RESERVED_0_LSHIFT 0x00000013U
#define slcr_DDR_PLL_CTRL_RESERVED_0_MASK 0xfff80000U
#define slcr_DDR_PLL_CTRL_PLL_FDIV_LSHIFT 0x0000000cU
#define slcr_DDR_PLL_CTRL_PLL_FDIV_MASK 0x0007f000U
#define slcr_DDR_PLL_CTRL_RESERVED_1_LSHIFT 0x00000005U
#define slcr_DDR_PLL_CTRL_RESERVED_1_MASK 0x00000fe0U
#define slcr_DDR_PLL_CTRL_PLL_BYPASS_FORCE_LSHIFT 0x00000004U
#define slcr_DDR_PLL_CTRL_PLL_BYPASS_FORCE       0x10U
#define slcr_DDR_PLL_CTRL_PLL_BYPASS_FORCE_MASK 0x00000010U
#define slcr_DDR_PLL_CTRL_PLL_BYPASS_QUAL_LSHIFT 0x00000003U
#define slcr_DDR_PLL_CTRL_PLL_BYPASS_QUAL        0x8U
#define slcr_DDR_PLL_CTRL_PLL_BYPASS_QUAL_MASK 0x00000008U
#define slcr_DDR_PLL_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_DDR_PLL_CTRL_RESERVED_2        0x4U
#define slcr_DDR_PLL_CTRL_RESERVED_2_MASK 0x00000004U
#define slcr_DDR_PLL_CTRL_PLL_PWRDWN_LSHIFT 0x00000001U
#define slcr_DDR_PLL_CTRL_PLL_PWRDWN        0x2U
#define slcr_DDR_PLL_CTRL_PLL_PWRDWN_MASK 0x00000002U
#define slcr_DDR_PLL_CTRL_PLL_RESET_LSHIFT 0x00000000U
#define slcr_DDR_PLL_CTRL_PLL_RESET        0x1U
#define slcr_DDR_PLL_CTRL_PLL_RESET_MASK 0x00000001U
#define slcr_DDR_PLL_CTRL_MASK 0x0007f01bU

// IO PLL Control
#define slcr_IO_PLL_CTRL_OFFSET 0x00000108U
#define slcr_IO_PLL_CTRL_RESERVED_0_LSHIFT 0x00000013U
#define slcr_IO_PLL_CTRL_RESERVED_0_MASK 0xfff80000U
#define slcr_IO_PLL_CTRL_PLL_FDIV_LSHIFT 0x0000000cU
#define slcr_IO_PLL_CTRL_PLL_FDIV_MASK 0x0007f000U
#define slcr_IO_PLL_CTRL_RESERVED_1_LSHIFT 0x00000005U
#define slcr_IO_PLL_CTRL_RESERVED_1_MASK 0x00000fe0U
#define slcr_IO_PLL_CTRL_PLL_BYPASS_FORCE_LSHIFT 0x00000004U
#define slcr_IO_PLL_CTRL_PLL_BYPASS_FORCE       0x10U
#define slcr_IO_PLL_CTRL_PLL_BYPASS_FORCE_MASK 0x00000010U
#define slcr_IO_PLL_CTRL_PLL_BYPASS_QUAL_LSHIFT 0x00000003U
#define slcr_IO_PLL_CTRL_PLL_BYPASS_QUAL        0x8U
#define slcr_IO_PLL_CTRL_PLL_BYPASS_QUAL_MASK 0x00000008U
#define slcr_IO_PLL_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_IO_PLL_CTRL_RESERVED_2        0x4U
#define slcr_IO_PLL_CTRL_RESERVED_2_MASK 0x00000004U
#define slcr_IO_PLL_CTRL_PLL_PWRDWN_LSHIFT 0x00000001U
#define slcr_IO_PLL_CTRL_PLL_PWRDWN        0x2U
#define slcr_IO_PLL_CTRL_PLL_PWRDWN_MASK 0x00000002U
#define slcr_IO_PLL_CTRL_PLL_RESET_LSHIFT 0x00000000U
#define slcr_IO_PLL_CTRL_PLL_RESET        0x1U
#define slcr_IO_PLL_CTRL_PLL_RESET_MASK 0x00000001U
#define slcr_IO_PLL_CTRL_MASK 0x0007f01bU

// PLL Status
#define slcr_PLL_STATUS_OFFSET 0x0000010cU
#define slcr_PLL_STATUS_RESERVED_0_LSHIFT 0x00000006U
#define slcr_PLL_STATUS_RESERVED_0_MASK 0xffffffc0U
#define slcr_PLL_STATUS_IO_PLL_STABLE_LSHIFT 0x00000005U
#define slcr_PLL_STATUS_IO_PLL_STABLE       0x20U
#define slcr_PLL_STATUS_IO_PLL_STABLE_MASK 0x00000020U
#define slcr_PLL_STATUS_DDR_PLL_STABLE_LSHIFT 0x00000004U
#define slcr_PLL_STATUS_DDR_PLL_STABLE       0x10U
#define slcr_PLL_STATUS_DDR_PLL_STABLE_MASK 0x00000010U
#define slcr_PLL_STATUS_ARM_PLL_STABLE_LSHIFT 0x00000003U
#define slcr_PLL_STATUS_ARM_PLL_STABLE        0x8U
#define slcr_PLL_STATUS_ARM_PLL_STABLE_MASK 0x00000008U
#define slcr_PLL_STATUS_IO_PLL_LOCK_LSHIFT 0x00000002U
#define slcr_PLL_STATUS_IO_PLL_LOCK        0x4U
#define slcr_PLL_STATUS_IO_PLL_LOCK_MASK 0x00000004U
#define slcr_PLL_STATUS_DDR_PLL_LOCK_LSHIFT 0x00000001U
#define slcr_PLL_STATUS_DDR_PLL_LOCK        0x2U
#define slcr_PLL_STATUS_DDR_PLL_LOCK_MASK 0x00000002U
#define slcr_PLL_STATUS_ARM_PLL_LOCK_LSHIFT 0x00000000U
#define slcr_PLL_STATUS_ARM_PLL_LOCK        0x1U
#define slcr_PLL_STATUS_ARM_PLL_LOCK_MASK 0x00000001U
#define slcr_PLL_STATUS_MASK 0x0000003fU

// ARM PLL Configuration
#define slcr_ARM_PLL_CFG_OFFSET 0x00000110U
#define slcr_ARM_PLL_CFG_RESERVED_0_LSHIFT 0x00000016U
#define slcr_ARM_PLL_CFG_RESERVED_0_MASK 0xffc00000U
#define slcr_ARM_PLL_CFG_LOCK_CNT_LSHIFT 0x0000000cU
#define slcr_ARM_PLL_CFG_LOCK_CNT_MASK 0x003ff000U
#define slcr_ARM_PLL_CFG_PLL_CP_LSHIFT 0x00000008U
#define slcr_ARM_PLL_CFG_PLL_CP_MASK 0x00000f00U
#define slcr_ARM_PLL_CFG_PLL_RES_LSHIFT 0x00000004U
#define slcr_ARM_PLL_CFG_PLL_RES_MASK 0x000000f0U
#define slcr_ARM_PLL_CFG_RESERVED_1_LSHIFT 0x00000000U
#define slcr_ARM_PLL_CFG_RESERVED_1_MASK 0x0000000fU
#define slcr_ARM_PLL_CFG_MASK 0x003ffff0U

// DDR PLL Configuration
#define slcr_DDR_PLL_CFG_OFFSET 0x00000114U
#define slcr_DDR_PLL_CFG_RESERVED_0_LSHIFT 0x00000016U
#define slcr_DDR_PLL_CFG_RESERVED_0_MASK 0xffc00000U
#define slcr_DDR_PLL_CFG_LOCK_CNT_LSHIFT 0x0000000cU
#define slcr_DDR_PLL_CFG_LOCK_CNT_MASK 0x003ff000U
#define slcr_DDR_PLL_CFG_PLL_CP_LSHIFT 0x00000008U
#define slcr_DDR_PLL_CFG_PLL_CP_MASK 0x00000f00U
#define slcr_DDR_PLL_CFG_PLL_RES_LSHIFT 0x00000004U
#define slcr_DDR_PLL_CFG_PLL_RES_MASK 0x000000f0U
#define slcr_DDR_PLL_CFG_RESERVED_1_LSHIFT 0x00000000U
#define slcr_DDR_PLL_CFG_RESERVED_1_MASK 0x0000000fU
#define slcr_DDR_PLL_CFG_MASK 0x003ffff0U

// IO PLL Configuration
#define slcr_IO_PLL_CFG_OFFSET 0x00000118U
#define slcr_IO_PLL_CFG_RESERVED_0_LSHIFT 0x00000016U
#define slcr_IO_PLL_CFG_RESERVED_0_MASK 0xffc00000U
#define slcr_IO_PLL_CFG_LOCK_CNT_LSHIFT 0x0000000cU
#define slcr_IO_PLL_CFG_LOCK_CNT_MASK 0x003ff000U
#define slcr_IO_PLL_CFG_PLL_CP_LSHIFT 0x00000008U
#define slcr_IO_PLL_CFG_PLL_CP_MASK 0x00000f00U
#define slcr_IO_PLL_CFG_PLL_RES_LSHIFT 0x00000004U
#define slcr_IO_PLL_CFG_PLL_RES_MASK 0x000000f0U
#define slcr_IO_PLL_CFG_RESERVED_1_LSHIFT 0x00000000U
#define slcr_IO_PLL_CFG_RESERVED_1_MASK 0x0000000fU
#define slcr_IO_PLL_CFG_MASK 0x003ffff0U

// CPU Clock Control
#define slcr_ARM_CLK_CTRL_OFFSET 0x00000120U
#define slcr_ARM_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001dU
#define slcr_ARM_CLK_CTRL_RESERVED_0_MASK 0xe0000000U
#define slcr_ARM_CLK_CTRL_CPU_PERI_CLKACT_LSHIFT 0x0000001cU
#define slcr_ARM_CLK_CTRL_CPU_PERI_CLKACT 0x10000000U
#define slcr_ARM_CLK_CTRL_CPU_PERI_CLKACT_MASK 0x10000000U
#define slcr_ARM_CLK_CTRL_CPU_1XCLKACT_LSHIFT 0x0000001bU
#define slcr_ARM_CLK_CTRL_CPU_1XCLKACT  0x8000000U
#define slcr_ARM_CLK_CTRL_CPU_1XCLKACT_MASK 0x08000000U
#define slcr_ARM_CLK_CTRL_CPU_2XCLKACT_LSHIFT 0x0000001aU
#define slcr_ARM_CLK_CTRL_CPU_2XCLKACT  0x4000000U
#define slcr_ARM_CLK_CTRL_CPU_2XCLKACT_MASK 0x04000000U
#define slcr_ARM_CLK_CTRL_CPU_3OR2XCLKACT_LSHIFT 0x00000019U
#define slcr_ARM_CLK_CTRL_CPU_3OR2XCLKACT  0x2000000U
#define slcr_ARM_CLK_CTRL_CPU_3OR2XCLKACT_MASK 0x02000000U
#define slcr_ARM_CLK_CTRL_CPU_6OR4XCLKACT_LSHIFT 0x00000018U
#define slcr_ARM_CLK_CTRL_CPU_6OR4XCLKACT  0x1000000U
#define slcr_ARM_CLK_CTRL_CPU_6OR4XCLKACT_MASK 0x01000000U
#define slcr_ARM_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_ARM_CLK_CTRL_RESERVED_1_MASK 0x00ffc000U
#define slcr_ARM_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_ARM_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_ARM_CLK_CTRL_RESERVED_2_LSHIFT 0x00000006U
#define slcr_ARM_CLK_CTRL_RESERVED_2_MASK 0x000000c0U
#define slcr_ARM_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_ARM_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_ARM_CLK_CTRL_RESERVED_3_LSHIFT 0x00000000U
#define slcr_ARM_CLK_CTRL_RESERVED_3_MASK 0x0000000fU
#define slcr_ARM_CLK_CTRL_MASK 0x1f003f30U

// DDR Clock Control
#define slcr_DDR_CLK_CTRL_OFFSET 0x00000124U
#define slcr_DDR_CLK_CTRL_DDR_2XCLK_DIVISOR_LSHIFT 0x0000001aU
#define slcr_DDR_CLK_CTRL_DDR_2XCLK_DIVISOR_MASK 0xfc000000U
#define slcr_DDR_CLK_CTRL_DDR_3XCLK_DIVISOR_LSHIFT 0x00000014U
#define slcr_DDR_CLK_CTRL_DDR_3XCLK_DIVISOR_MASK 0x03f00000U
#define slcr_DDR_CLK_CTRL_RESERVED_0_LSHIFT 0x00000002U
#define slcr_DDR_CLK_CTRL_RESERVED_0_MASK 0x000ffffcU
#define slcr_DDR_CLK_CTRL_DDR_2XCLKACT_LSHIFT 0x00000001U
#define slcr_DDR_CLK_CTRL_DDR_2XCLKACT        0x2U
#define slcr_DDR_CLK_CTRL_DDR_2XCLKACT_MASK 0x00000002U
#define slcr_DDR_CLK_CTRL_DDR_3XCLKACT_LSHIFT 0x00000000U
#define slcr_DDR_CLK_CTRL_DDR_3XCLKACT        0x1U
#define slcr_DDR_CLK_CTRL_DDR_3XCLKACT_MASK 0x00000001U
#define slcr_DDR_CLK_CTRL_MASK 0xfff00003U

// DCI clock control
#define slcr_DCI_CLK_CTRL_OFFSET 0x00000128U
#define slcr_DCI_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_DCI_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_DCI_CLK_CTRL_DIVISOR1_LSHIFT 0x00000014U
#define slcr_DCI_CLK_CTRL_DIVISOR1_MASK 0x03f00000U
#define slcr_DCI_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_DCI_CLK_CTRL_RESERVED_1_MASK 0x000fc000U
#define slcr_DCI_CLK_CTRL_DIVISOR0_LSHIFT 0x00000008U
#define slcr_DCI_CLK_CTRL_DIVISOR0_MASK 0x00003f00U
#define slcr_DCI_CLK_CTRL_RESERVED_2_LSHIFT 0x00000001U
#define slcr_DCI_CLK_CTRL_RESERVED_2_MASK 0x000000feU
#define slcr_DCI_CLK_CTRL_CLKACT_LSHIFT 0x00000000U
#define slcr_DCI_CLK_CTRL_CLKACT        0x1U
#define slcr_DCI_CLK_CTRL_CLKACT_MASK 0x00000001U
#define slcr_DCI_CLK_CTRL_MASK 0x03f03f01U

// AMBA Peripheral Clock Control
#define slcr_APER_CLK_CTRL_OFFSET 0x0000012cU
#define slcr_APER_CLK_CTRL_RESERVED_0_LSHIFT 0x00000019U
#define slcr_APER_CLK_CTRL_RESERVED_0_MASK 0xfe000000U
#define slcr_APER_CLK_CTRL_SMC_CPU_1XCLKACT_LSHIFT 0x00000018U
#define slcr_APER_CLK_CTRL_SMC_CPU_1XCLKACT  0x1000000U
#define slcr_APER_CLK_CTRL_SMC_CPU_1XCLKACT_MASK 0x01000000U
#define slcr_APER_CLK_CTRL_LQSPI_CPU_1XCLKACT_LSHIFT 0x00000017U
#define slcr_APER_CLK_CTRL_LQSPI_CPU_1XCLKACT   0x800000U
#define slcr_APER_CLK_CTRL_LQSPI_CPU_1XCLKACT_MASK 0x00800000U
#define slcr_APER_CLK_CTRL_GPIO_CPU_1XCLKACT_LSHIFT 0x00000016U
#define slcr_APER_CLK_CTRL_GPIO_CPU_1XCLKACT   0x400000U
#define slcr_APER_CLK_CTRL_GPIO_CPU_1XCLKACT_MASK 0x00400000U
#define slcr_APER_CLK_CTRL_UART1_CPU_1XCLKACT_LSHIFT 0x00000015U
#define slcr_APER_CLK_CTRL_UART1_CPU_1XCLKACT   0x200000U
#define slcr_APER_CLK_CTRL_UART1_CPU_1XCLKACT_MASK 0x00200000U
#define slcr_APER_CLK_CTRL_UART0_CPU_1XCLKACT_LSHIFT 0x00000014U
#define slcr_APER_CLK_CTRL_UART0_CPU_1XCLKACT   0x100000U
#define slcr_APER_CLK_CTRL_UART0_CPU_1XCLKACT_MASK 0x00100000U
#define slcr_APER_CLK_CTRL_I2C1_CPU_1XCLKACT_LSHIFT 0x00000013U
#define slcr_APER_CLK_CTRL_I2C1_CPU_1XCLKACT    0x80000U
#define slcr_APER_CLK_CTRL_I2C1_CPU_1XCLKACT_MASK 0x00080000U
#define slcr_APER_CLK_CTRL_I2C0_CPU_1XCLKACT_LSHIFT 0x00000012U
#define slcr_APER_CLK_CTRL_I2C0_CPU_1XCLKACT    0x40000U
#define slcr_APER_CLK_CTRL_I2C0_CPU_1XCLKACT_MASK 0x00040000U
#define slcr_APER_CLK_CTRL_CAN1_CPU_1XCLKACT_LSHIFT 0x00000011U
#define slcr_APER_CLK_CTRL_CAN1_CPU_1XCLKACT    0x20000U
#define slcr_APER_CLK_CTRL_CAN1_CPU_1XCLKACT_MASK 0x00020000U
#define slcr_APER_CLK_CTRL_CAN0_CPU_1XCLKACT_LSHIFT 0x00000010U
#define slcr_APER_CLK_CTRL_CAN0_CPU_1XCLKACT    0x10000U
#define slcr_APER_CLK_CTRL_CAN0_CPU_1XCLKACT_MASK 0x00010000U
#define slcr_APER_CLK_CTRL_SPI1_CPU_1XCLKACT_LSHIFT 0x0000000fU
#define slcr_APER_CLK_CTRL_SPI1_CPU_1XCLKACT     0x8000U
#define slcr_APER_CLK_CTRL_SPI1_CPU_1XCLKACT_MASK 0x00008000U
#define slcr_APER_CLK_CTRL_SPI0_CPU_1XCLKACT_LSHIFT 0x0000000eU
#define slcr_APER_CLK_CTRL_SPI0_CPU_1XCLKACT     0x4000U
#define slcr_APER_CLK_CTRL_SPI0_CPU_1XCLKACT_MASK 0x00004000U
#define slcr_APER_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000dU
#define slcr_APER_CLK_CTRL_RESERVED_1     0x2000U
#define slcr_APER_CLK_CTRL_RESERVED_1_MASK 0x00002000U
#define slcr_APER_CLK_CTRL_RESERVED_2_LSHIFT 0x0000000cU
#define slcr_APER_CLK_CTRL_RESERVED_2     0x1000U
#define slcr_APER_CLK_CTRL_RESERVED_2_MASK 0x00001000U
#define slcr_APER_CLK_CTRL_SDI1_CPU_1XCLKACT_LSHIFT 0x0000000bU
#define slcr_APER_CLK_CTRL_SDI1_CPU_1XCLKACT      0x800U
#define slcr_APER_CLK_CTRL_SDI1_CPU_1XCLKACT_MASK 0x00000800U
#define slcr_APER_CLK_CTRL_SDI0_CPU_1XCLKACT_LSHIFT 0x0000000aU
#define slcr_APER_CLK_CTRL_SDI0_CPU_1XCLKACT      0x400U
#define slcr_APER_CLK_CTRL_SDI0_CPU_1XCLKACT_MASK 0x00000400U
#define slcr_APER_CLK_CTRL_RESERVED_3_LSHIFT 0x00000009U
#define slcr_APER_CLK_CTRL_RESERVED_3      0x200U
#define slcr_APER_CLK_CTRL_RESERVED_3_MASK 0x00000200U
#define slcr_APER_CLK_CTRL_RESERVED_4_LSHIFT 0x00000008U
#define slcr_APER_CLK_CTRL_RESERVED_4      0x100U
#define slcr_APER_CLK_CTRL_RESERVED_4_MASK 0x00000100U
#define slcr_APER_CLK_CTRL_GEM1_CPU_1XCLKACT_LSHIFT 0x00000007U
#define slcr_APER_CLK_CTRL_GEM1_CPU_1XCLKACT       0x80U
#define slcr_APER_CLK_CTRL_GEM1_CPU_1XCLKACT_MASK 0x00000080U
#define slcr_APER_CLK_CTRL_GEM0_CPU_1XCLKACT_LSHIFT 0x00000006U
#define slcr_APER_CLK_CTRL_GEM0_CPU_1XCLKACT       0x40U
#define slcr_APER_CLK_CTRL_GEM0_CPU_1XCLKACT_MASK 0x00000040U
#define slcr_APER_CLK_CTRL_RESERVED_5_LSHIFT 0x00000005U
#define slcr_APER_CLK_CTRL_RESERVED_5       0x20U
#define slcr_APER_CLK_CTRL_RESERVED_5_MASK 0x00000020U
#define slcr_APER_CLK_CTRL_RESERVED_6_LSHIFT 0x00000004U
#define slcr_APER_CLK_CTRL_RESERVED_6       0x10U
#define slcr_APER_CLK_CTRL_RESERVED_6_MASK 0x00000010U
#define slcr_APER_CLK_CTRL_USB1_CPU_1XCLKACT_LSHIFT 0x00000003U
#define slcr_APER_CLK_CTRL_USB1_CPU_1XCLKACT        0x8U
#define slcr_APER_CLK_CTRL_USB1_CPU_1XCLKACT_MASK 0x00000008U
#define slcr_APER_CLK_CTRL_USB0_CPU_1XCLKACT_LSHIFT 0x00000002U
#define slcr_APER_CLK_CTRL_USB0_CPU_1XCLKACT        0x4U
#define slcr_APER_CLK_CTRL_USB0_CPU_1XCLKACT_MASK 0x00000004U
#define slcr_APER_CLK_CTRL_RESERVED_7_LSHIFT 0x00000001U
#define slcr_APER_CLK_CTRL_RESERVED_7        0x2U
#define slcr_APER_CLK_CTRL_RESERVED_7_MASK 0x00000002U
#define slcr_APER_CLK_CTRL_DMA_CPU_2XCLKACT_LSHIFT 0x00000000U
#define slcr_APER_CLK_CTRL_DMA_CPU_2XCLKACT        0x1U
#define slcr_APER_CLK_CTRL_DMA_CPU_2XCLKACT_MASK 0x00000001U
#define slcr_APER_CLK_CTRL_MASK 0x01ffcccdU

// USB 0 ULPI Clock Control
#define slcr_USB0_CLK_CTRL_OFFSET 0x00000130U
#define slcr_USB0_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_USB0_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_USB0_CLK_CTRL_RESERVED_1_LSHIFT 0x00000014U
#define slcr_USB0_CLK_CTRL_RESERVED_1_MASK 0x03f00000U
#define slcr_USB0_CLK_CTRL_RESERVED_2_LSHIFT 0x0000000eU
#define slcr_USB0_CLK_CTRL_RESERVED_2_MASK 0x000fc000U
#define slcr_USB0_CLK_CTRL_RESERVED_3_LSHIFT 0x00000008U
#define slcr_USB0_CLK_CTRL_RESERVED_3_MASK 0x00003f00U
#define slcr_USB0_CLK_CTRL_RESERVED_4_LSHIFT 0x00000007U
#define slcr_USB0_CLK_CTRL_RESERVED_4       0x80U
#define slcr_USB0_CLK_CTRL_RESERVED_4_MASK 0x00000080U
#define slcr_USB0_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_USB0_CLK_CTRL_SRCSEL_MASK 0x00000070U
#define slcr_USB0_CLK_CTRL_RESERVED_5_LSHIFT 0x00000001U
#define slcr_USB0_CLK_CTRL_RESERVED_5_MASK 0x0000000eU
#define slcr_USB0_CLK_CTRL_RESERVED_6_LSHIFT 0x00000000U
#define slcr_USB0_CLK_CTRL_RESERVED_6        0x1U
#define slcr_USB0_CLK_CTRL_RESERVED_6_MASK 0x00000001U
#define slcr_USB0_CLK_CTRL_MASK 0x00000070U

// USB 1 ULPI Clock Control
#define slcr_USB1_CLK_CTRL_OFFSET 0x00000134U
#define slcr_USB1_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_USB1_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_USB1_CLK_CTRL_RESERVED_1_LSHIFT 0x00000014U
#define slcr_USB1_CLK_CTRL_RESERVED_1_MASK 0x03f00000U
#define slcr_USB1_CLK_CTRL_RESERVED_2_LSHIFT 0x0000000eU
#define slcr_USB1_CLK_CTRL_RESERVED_2_MASK 0x000fc000U
#define slcr_USB1_CLK_CTRL_RESERVED_3_LSHIFT 0x00000008U
#define slcr_USB1_CLK_CTRL_RESERVED_3_MASK 0x00003f00U
#define slcr_USB1_CLK_CTRL_RESERVED_4_LSHIFT 0x00000007U
#define slcr_USB1_CLK_CTRL_RESERVED_4       0x80U
#define slcr_USB1_CLK_CTRL_RESERVED_4_MASK 0x00000080U
#define slcr_USB1_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_USB1_CLK_CTRL_SRCSEL_MASK 0x00000070U
#define slcr_USB1_CLK_CTRL_RESERVED_5_LSHIFT 0x00000001U
#define slcr_USB1_CLK_CTRL_RESERVED_5_MASK 0x0000000eU
#define slcr_USB1_CLK_CTRL_RESERVED_6_LSHIFT 0x00000000U
#define slcr_USB1_CLK_CTRL_RESERVED_6        0x1U
#define slcr_USB1_CLK_CTRL_RESERVED_6_MASK 0x00000001U
#define slcr_USB1_CLK_CTRL_MASK 0x00000070U

// GigE 0 Rx Clock and Rx Signals Select
#define slcr_GEM0_RCLK_CTRL_OFFSET 0x00000138U
#define slcr_GEM0_RCLK_CTRL_RESERVED_0_LSHIFT 0x00000005U
#define slcr_GEM0_RCLK_CTRL_RESERVED_0_MASK 0xffffffe0U
#define slcr_GEM0_RCLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_GEM0_RCLK_CTRL_SRCSEL       0x10U
#define slcr_GEM0_RCLK_CTRL_SRCSEL_MASK 0x00000010U
#define slcr_GEM0_RCLK_CTRL_RESERVED_1_LSHIFT 0x00000001U
#define slcr_GEM0_RCLK_CTRL_RESERVED_1_MASK 0x0000000eU
#define slcr_GEM0_RCLK_CTRL_CLKACT_LSHIFT 0x00000000U
#define slcr_GEM0_RCLK_CTRL_CLKACT        0x1U
#define slcr_GEM0_RCLK_CTRL_CLKACT_MASK 0x00000001U
#define slcr_GEM0_RCLK_CTRL_MASK 0x00000011U

// GigE 1 Rx Clock and Rx Signals Select
#define slcr_GEM1_RCLK_CTRL_OFFSET 0x0000013cU
#define slcr_GEM1_RCLK_CTRL_RESERVED_0_LSHIFT 0x00000005U
#define slcr_GEM1_RCLK_CTRL_RESERVED_0_MASK 0xffffffe0U
#define slcr_GEM1_RCLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_GEM1_RCLK_CTRL_SRCSEL       0x10U
#define slcr_GEM1_RCLK_CTRL_SRCSEL_MASK 0x00000010U
#define slcr_GEM1_RCLK_CTRL_RESERVED_1_LSHIFT 0x00000001U
#define slcr_GEM1_RCLK_CTRL_RESERVED_1_MASK 0x0000000eU
#define slcr_GEM1_RCLK_CTRL_CLKACT_LSHIFT 0x00000000U
#define slcr_GEM1_RCLK_CTRL_CLKACT        0x1U
#define slcr_GEM1_RCLK_CTRL_CLKACT_MASK 0x00000001U
#define slcr_GEM1_RCLK_CTRL_MASK 0x00000011U

// GigE 0 Ref Clock Control
#define slcr_GEM0_CLK_CTRL_OFFSET 0x00000140U
#define slcr_GEM0_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_GEM0_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_GEM0_CLK_CTRL_DIVISOR1_LSHIFT 0x00000014U
#define slcr_GEM0_CLK_CTRL_DIVISOR1_MASK 0x03f00000U
#define slcr_GEM0_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_GEM0_CLK_CTRL_RESERVED_1_MASK 0x000fc000U
#define slcr_GEM0_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_GEM0_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_GEM0_CLK_CTRL_RESERVED_2_LSHIFT 0x00000007U
#define slcr_GEM0_CLK_CTRL_RESERVED_2       0x80U
#define slcr_GEM0_CLK_CTRL_RESERVED_2_MASK 0x00000080U
#define slcr_GEM0_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_GEM0_CLK_CTRL_SRCSEL_MASK 0x00000070U
#define slcr_GEM0_CLK_CTRL_RESERVED_3_LSHIFT 0x00000001U
#define slcr_GEM0_CLK_CTRL_RESERVED_3_MASK 0x0000000eU
#define slcr_GEM0_CLK_CTRL_CLKACT_LSHIFT 0x00000000U
#define slcr_GEM0_CLK_CTRL_CLKACT        0x1U
#define slcr_GEM0_CLK_CTRL_CLKACT_MASK 0x00000001U
#define slcr_GEM0_CLK_CTRL_MASK 0x03f03f71U

// GigE 1 Ref Clock Control
#define slcr_GEM1_CLK_CTRL_OFFSET 0x00000144U
#define slcr_GEM1_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_GEM1_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_GEM1_CLK_CTRL_DIVISOR1_LSHIFT 0x00000014U
#define slcr_GEM1_CLK_CTRL_DIVISOR1_MASK 0x03f00000U
#define slcr_GEM1_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_GEM1_CLK_CTRL_RESERVED_1_MASK 0x000fc000U
#define slcr_GEM1_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_GEM1_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_GEM1_CLK_CTRL_RESERVED_2_LSHIFT 0x00000007U
#define slcr_GEM1_CLK_CTRL_RESERVED_2       0x80U
#define slcr_GEM1_CLK_CTRL_RESERVED_2_MASK 0x00000080U
#define slcr_GEM1_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_GEM1_CLK_CTRL_SRCSEL_MASK 0x00000070U
#define slcr_GEM1_CLK_CTRL_RESERVED_3_LSHIFT 0x00000001U
#define slcr_GEM1_CLK_CTRL_RESERVED_3_MASK 0x0000000eU
#define slcr_GEM1_CLK_CTRL_CLKACT_LSHIFT 0x00000000U
#define slcr_GEM1_CLK_CTRL_CLKACT        0x1U
#define slcr_GEM1_CLK_CTRL_CLKACT_MASK 0x00000001U
#define slcr_GEM1_CLK_CTRL_MASK 0x03f03f71U

// SMC Ref Clock Control
#define slcr_SMC_CLK_CTRL_OFFSET 0x00000148U
#define slcr_SMC_CLK_CTRL_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_SMC_CLK_CTRL_RESERVED_0_MASK 0xffffc000U
#define slcr_SMC_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_SMC_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_SMC_CLK_CTRL_RESERVED_1_LSHIFT 0x00000006U
#define slcr_SMC_CLK_CTRL_RESERVED_1_MASK 0x000000c0U
#define slcr_SMC_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_SMC_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_SMC_CLK_CTRL_RESERVED_2_LSHIFT 0x00000001U
#define slcr_SMC_CLK_CTRL_RESERVED_2_MASK 0x0000000eU
#define slcr_SMC_CLK_CTRL_CLKACT_LSHIFT 0x00000000U
#define slcr_SMC_CLK_CTRL_CLKACT        0x1U
#define slcr_SMC_CLK_CTRL_CLKACT_MASK 0x00000001U
#define slcr_SMC_CLK_CTRL_MASK 0x00003f31U

// Quad SPI Ref Clock Control
#define slcr_LQSPI_CLK_CTRL_OFFSET 0x0000014cU
#define slcr_LQSPI_CLK_CTRL_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_LQSPI_CLK_CTRL_RESERVED_0_MASK 0xffffc000U
#define slcr_LQSPI_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_LQSPI_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_LQSPI_CLK_CTRL_RESERVED_1_LSHIFT 0x00000006U
#define slcr_LQSPI_CLK_CTRL_RESERVED_1_MASK 0x000000c0U
#define slcr_LQSPI_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_LQSPI_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_LQSPI_CLK_CTRL_RESERVED_2_LSHIFT 0x00000001U
#define slcr_LQSPI_CLK_CTRL_RESERVED_2_MASK 0x0000000eU
#define slcr_LQSPI_CLK_CTRL_CLKACT_LSHIFT 0x00000000U
#define slcr_LQSPI_CLK_CTRL_CLKACT        0x1U
#define slcr_LQSPI_CLK_CTRL_CLKACT_MASK 0x00000001U
#define slcr_LQSPI_CLK_CTRL_MASK 0x00003f31U

// SDIO Ref Clock Control
#define slcr_SDIO_CLK_CTRL_OFFSET 0x00000150U
#define slcr_SDIO_CLK_CTRL_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_SDIO_CLK_CTRL_RESERVED_0_MASK 0xffffc000U
#define slcr_SDIO_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_SDIO_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_SDIO_CLK_CTRL_RESERVED_1_LSHIFT 0x00000006U
#define slcr_SDIO_CLK_CTRL_RESERVED_1_MASK 0x000000c0U
#define slcr_SDIO_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_SDIO_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_SDIO_CLK_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_SDIO_CLK_CTRL_RESERVED_2_MASK 0x0000000cU
#define slcr_SDIO_CLK_CTRL_CLKACT1_LSHIFT 0x00000001U
#define slcr_SDIO_CLK_CTRL_CLKACT1        0x2U
#define slcr_SDIO_CLK_CTRL_CLKACT1_MASK 0x00000002U
#define slcr_SDIO_CLK_CTRL_CLKACT0_LSHIFT 0x00000000U
#define slcr_SDIO_CLK_CTRL_CLKACT0        0x1U
#define slcr_SDIO_CLK_CTRL_CLKACT0_MASK 0x00000001U
#define slcr_SDIO_CLK_CTRL_MASK 0x00003f33U

// UART Ref Clock Control
#define slcr_UART_CLK_CTRL_OFFSET 0x00000154U
#define slcr_UART_CLK_CTRL_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_UART_CLK_CTRL_RESERVED_0_MASK 0xffffc000U
#define slcr_UART_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_UART_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_UART_CLK_CTRL_RESERVED_1_LSHIFT 0x00000006U
#define slcr_UART_CLK_CTRL_RESERVED_1_MASK 0x000000c0U
#define slcr_UART_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_UART_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_UART_CLK_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_UART_CLK_CTRL_RESERVED_2_MASK 0x0000000cU
#define slcr_UART_CLK_CTRL_CLKACT1_LSHIFT 0x00000001U
#define slcr_UART_CLK_CTRL_CLKACT1        0x2U
#define slcr_UART_CLK_CTRL_CLKACT1_MASK 0x00000002U
#define slcr_UART_CLK_CTRL_CLKACT0_LSHIFT 0x00000000U
#define slcr_UART_CLK_CTRL_CLKACT0        0x1U
#define slcr_UART_CLK_CTRL_CLKACT0_MASK 0x00000001U
#define slcr_UART_CLK_CTRL_MASK 0x00003f33U

// SPI Ref Clock Control
#define slcr_SPI_CLK_CTRL_OFFSET 0x00000158U
#define slcr_SPI_CLK_CTRL_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_SPI_CLK_CTRL_RESERVED_0_MASK 0xffffc000U
#define slcr_SPI_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_SPI_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_SPI_CLK_CTRL_RESERVED_1_LSHIFT 0x00000006U
#define slcr_SPI_CLK_CTRL_RESERVED_1_MASK 0x000000c0U
#define slcr_SPI_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_SPI_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_SPI_CLK_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_SPI_CLK_CTRL_RESERVED_2_MASK 0x0000000cU
#define slcr_SPI_CLK_CTRL_CLKACT1_LSHIFT 0x00000001U
#define slcr_SPI_CLK_CTRL_CLKACT1        0x2U
#define slcr_SPI_CLK_CTRL_CLKACT1_MASK 0x00000002U
#define slcr_SPI_CLK_CTRL_CLKACT0_LSHIFT 0x00000000U
#define slcr_SPI_CLK_CTRL_CLKACT0        0x1U
#define slcr_SPI_CLK_CTRL_CLKACT0_MASK 0x00000001U
#define slcr_SPI_CLK_CTRL_MASK 0x00003f33U

// CAN Ref Clock Control
#define slcr_CAN_CLK_CTRL_OFFSET 0x0000015cU
#define slcr_CAN_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_CAN_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_CAN_CLK_CTRL_DIVISOR1_LSHIFT 0x00000014U
#define slcr_CAN_CLK_CTRL_DIVISOR1_MASK 0x03f00000U
#define slcr_CAN_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_CAN_CLK_CTRL_RESERVED_1_MASK 0x000fc000U
#define slcr_CAN_CLK_CTRL_DIVISOR0_LSHIFT 0x00000008U
#define slcr_CAN_CLK_CTRL_DIVISOR0_MASK 0x00003f00U
#define slcr_CAN_CLK_CTRL_RESERVED_2_LSHIFT 0x00000006U
#define slcr_CAN_CLK_CTRL_RESERVED_2_MASK 0x000000c0U
#define slcr_CAN_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_CAN_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_CAN_CLK_CTRL_RESERVED_3_LSHIFT 0x00000002U
#define slcr_CAN_CLK_CTRL_RESERVED_3_MASK 0x0000000cU
#define slcr_CAN_CLK_CTRL_CLKACT1_LSHIFT 0x00000001U
#define slcr_CAN_CLK_CTRL_CLKACT1        0x2U
#define slcr_CAN_CLK_CTRL_CLKACT1_MASK 0x00000002U
#define slcr_CAN_CLK_CTRL_CLKACT0_LSHIFT 0x00000000U
#define slcr_CAN_CLK_CTRL_CLKACT0        0x1U
#define slcr_CAN_CLK_CTRL_CLKACT0_MASK 0x00000001U
#define slcr_CAN_CLK_CTRL_MASK 0x03f03f33U

// CAN MIO Clock Control
#define slcr_CAN_MIOCLK_CTRL_OFFSET 0x00000160U
#define slcr_CAN_MIOCLK_CTRL_RESERVED_0_LSHIFT 0x00000017U
#define slcr_CAN_MIOCLK_CTRL_RESERVED_0_MASK 0xff800000U
#define slcr_CAN_MIOCLK_CTRL_CAN1_REF_SEL_LSHIFT 0x00000016U
#define slcr_CAN_MIOCLK_CTRL_CAN1_REF_SEL   0x400000U
#define slcr_CAN_MIOCLK_CTRL_CAN1_REF_SEL_MASK 0x00400000U
#define slcr_CAN_MIOCLK_CTRL_CAN1_MUX_LSHIFT 0x00000010U
#define slcr_CAN_MIOCLK_CTRL_CAN1_MUX_MASK 0x003f0000U
#define slcr_CAN_MIOCLK_CTRL_RESERVED_1_LSHIFT 0x00000007U
#define slcr_CAN_MIOCLK_CTRL_RESERVED_1_MASK 0x0000ff80U
#define slcr_CAN_MIOCLK_CTRL_CAN0_REF_SEL_LSHIFT 0x00000006U
#define slcr_CAN_MIOCLK_CTRL_CAN0_REF_SEL       0x40U
#define slcr_CAN_MIOCLK_CTRL_CAN0_REF_SEL_MASK 0x00000040U
#define slcr_CAN_MIOCLK_CTRL_CAN0_MUX_LSHIFT 0x00000000U
#define slcr_CAN_MIOCLK_CTRL_CAN0_MUX_MASK 0x0000003fU
#define slcr_CAN_MIOCLK_CTRL_MASK 0x007f007fU

// SoC Debug Clock Control
#define slcr_DBG_CLK_CTRL_OFFSET 0x00000164U
#define slcr_DBG_CLK_CTRL_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_DBG_CLK_CTRL_RESERVED_0_MASK 0xffffc000U
#define slcr_DBG_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_DBG_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_DBG_CLK_CTRL_RESERVED_1_LSHIFT 0x00000007U
#define slcr_DBG_CLK_CTRL_RESERVED_1       0x80U
#define slcr_DBG_CLK_CTRL_RESERVED_1_MASK 0x00000080U
#define slcr_DBG_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_DBG_CLK_CTRL_SRCSEL_MASK 0x00000070U
#define slcr_DBG_CLK_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_DBG_CLK_CTRL_RESERVED_2_MASK 0x0000000cU
#define slcr_DBG_CLK_CTRL_CPU_1XCLKACT_LSHIFT 0x00000001U
#define slcr_DBG_CLK_CTRL_CPU_1XCLKACT        0x2U
#define slcr_DBG_CLK_CTRL_CPU_1XCLKACT_MASK 0x00000002U
#define slcr_DBG_CLK_CTRL_CLKACT_TRC_LSHIFT 0x00000000U
#define slcr_DBG_CLK_CTRL_CLKACT_TRC        0x1U
#define slcr_DBG_CLK_CTRL_CLKACT_TRC_MASK 0x00000001U
#define slcr_DBG_CLK_CTRL_MASK 0x00003f73U

// PCAP Clock Control
#define slcr_PCAP_CLK_CTRL_OFFSET 0x00000168U
#define slcr_PCAP_CLK_CTRL_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_PCAP_CLK_CTRL_RESERVED_0_MASK 0xffffc000U
#define slcr_PCAP_CLK_CTRL_DIVISOR_LSHIFT 0x00000008U
#define slcr_PCAP_CLK_CTRL_DIVISOR_MASK 0x00003f00U
#define slcr_PCAP_CLK_CTRL_RESERVED_1_LSHIFT 0x00000006U
#define slcr_PCAP_CLK_CTRL_RESERVED_1_MASK 0x000000c0U
#define slcr_PCAP_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_PCAP_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_PCAP_CLK_CTRL_RESERVED_2_LSHIFT 0x00000001U
#define slcr_PCAP_CLK_CTRL_RESERVED_2_MASK 0x0000000eU
#define slcr_PCAP_CLK_CTRL_CLKACT_LSHIFT 0x00000000U
#define slcr_PCAP_CLK_CTRL_CLKACT        0x1U
#define slcr_PCAP_CLK_CTRL_CLKACT_MASK 0x00000001U
#define slcr_PCAP_CLK_CTRL_MASK 0x00003f31U

// Central Interconnect Clock Control
#define slcr_TOPSW_CLK_CTRL_OFFSET 0x0000016cU
#define slcr_TOPSW_CLK_CTRL_RESERVED_0_LSHIFT 0x00000001U
#define slcr_TOPSW_CLK_CTRL_RESERVED_0_MASK 0xfffffffeU
#define slcr_TOPSW_CLK_CTRL_CLK_DIS_LSHIFT 0x00000000U
#define slcr_TOPSW_CLK_CTRL_CLK_DIS        0x1U
#define slcr_TOPSW_CLK_CTRL_CLK_DIS_MASK 0x00000001U
#define slcr_TOPSW_CLK_CTRL_MASK 0x00000001U

// PL Clock 0 Output control
#define slcr_FPGA0_CLK_CTRL_OFFSET 0x00000170U
#define slcr_FPGA0_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_FPGA0_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_FPGA0_CLK_CTRL_DIVISOR1_LSHIFT 0x00000014U
#define slcr_FPGA0_CLK_CTRL_DIVISOR1_MASK 0x03f00000U
#define slcr_FPGA0_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_FPGA0_CLK_CTRL_RESERVED_1_MASK 0x000fc000U
#define slcr_FPGA0_CLK_CTRL_DIVISOR0_LSHIFT 0x00000008U
#define slcr_FPGA0_CLK_CTRL_DIVISOR0_MASK 0x00003f00U
#define slcr_FPGA0_CLK_CTRL_RESERVED_2_LSHIFT 0x00000006U
#define slcr_FPGA0_CLK_CTRL_RESERVED_2_MASK 0x000000c0U
#define slcr_FPGA0_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_FPGA0_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_FPGA0_CLK_CTRL_RESERVED_3_LSHIFT 0x00000000U
#define slcr_FPGA0_CLK_CTRL_RESERVED_3_MASK 0x0000000fU
#define slcr_FPGA0_CLK_CTRL_MASK 0x03f03f30U

// PL Clock 0 Throttle control
#define slcr_FPGA0_THR_CTRL_OFFSET 0x00000174U
#define slcr_FPGA0_THR_CTRL_RESERVED_0_LSHIFT 0x00000004U
#define slcr_FPGA0_THR_CTRL_RESERVED_0_MASK 0xfffffff0U
#define slcr_FPGA0_THR_CTRL_RESERVED_1_LSHIFT 0x00000003U
#define slcr_FPGA0_THR_CTRL_RESERVED_1        0x8U
#define slcr_FPGA0_THR_CTRL_RESERVED_1_MASK 0x00000008U
#define slcr_FPGA0_THR_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_FPGA0_THR_CTRL_RESERVED_2        0x4U
#define slcr_FPGA0_THR_CTRL_RESERVED_2_MASK 0x00000004U
#define slcr_FPGA0_THR_CTRL_CNT_RST_LSHIFT 0x00000001U
#define slcr_FPGA0_THR_CTRL_CNT_RST        0x2U
#define slcr_FPGA0_THR_CTRL_CNT_RST_MASK 0x00000002U
#define slcr_FPGA0_THR_CTRL_CPU_START_LSHIFT 0x00000000U
#define slcr_FPGA0_THR_CTRL_CPU_START        0x1U
#define slcr_FPGA0_THR_CTRL_CPU_START_MASK 0x00000001U
#define slcr_FPGA0_THR_CTRL_MASK 0x00000003U

// PL Clock 0 Throttle Count control
#define slcr_FPGA0_THR_CNT_OFFSET 0x00000178U
#define slcr_FPGA0_THR_CNT_RESERVED_0_LSHIFT 0x00000014U
#define slcr_FPGA0_THR_CNT_RESERVED_0_MASK 0xfff00000U
#define slcr_FPGA0_THR_CNT_RESERVED_1_LSHIFT 0x00000010U
#define slcr_FPGA0_THR_CNT_RESERVED_1_MASK 0x000f0000U
#define slcr_FPGA0_THR_CNT_LAST_CNT_LSHIFT 0x00000000U
#define slcr_FPGA0_THR_CNT_LAST_CNT_MASK 0x0000ffffU
#define slcr_FPGA0_THR_CNT_MASK 0x0000ffffU

// PL Clock 0 Throttle Status read
#define slcr_FPGA0_THR_STA_OFFSET 0x0000017cU
#define slcr_FPGA0_THR_STA_RESERVED_0_LSHIFT 0x00000011U
#define slcr_FPGA0_THR_STA_RESERVED_0_MASK 0xfffe0000U
#define slcr_FPGA0_THR_STA_RUNNING_LSHIFT 0x00000010U
#define slcr_FPGA0_THR_STA_RUNNING    0x10000U
#define slcr_FPGA0_THR_STA_RUNNING_MASK 0x00010000U
#define slcr_FPGA0_THR_STA_CURR_VAL_LSHIFT 0x00000000U
#define slcr_FPGA0_THR_STA_CURR_VAL_MASK 0x0000ffffU
#define slcr_FPGA0_THR_STA_MASK 0x0001ffffU

// PL Clock 1 Output control
#define slcr_FPGA1_CLK_CTRL_OFFSET 0x00000180U
#define slcr_FPGA1_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_FPGA1_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_FPGA1_CLK_CTRL_DIVISOR1_LSHIFT 0x00000014U
#define slcr_FPGA1_CLK_CTRL_DIVISOR1_MASK 0x03f00000U
#define slcr_FPGA1_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_FPGA1_CLK_CTRL_RESERVED_1_MASK 0x000fc000U
#define slcr_FPGA1_CLK_CTRL_DIVISOR0_LSHIFT 0x00000008U
#define slcr_FPGA1_CLK_CTRL_DIVISOR0_MASK 0x00003f00U
#define slcr_FPGA1_CLK_CTRL_RESERVED_2_LSHIFT 0x00000006U
#define slcr_FPGA1_CLK_CTRL_RESERVED_2_MASK 0x000000c0U
#define slcr_FPGA1_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_FPGA1_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_FPGA1_CLK_CTRL_RESERVED_3_LSHIFT 0x00000000U
#define slcr_FPGA1_CLK_CTRL_RESERVED_3_MASK 0x0000000fU
#define slcr_FPGA1_CLK_CTRL_MASK 0x03f03f30U

// PL Clock 1 Throttle control
#define slcr_FPGA1_THR_CTRL_OFFSET 0x00000184U
#define slcr_FPGA1_THR_CTRL_RESERVED_0_LSHIFT 0x00000004U
#define slcr_FPGA1_THR_CTRL_RESERVED_0_MASK 0xfffffff0U
#define slcr_FPGA1_THR_CTRL_RESERVED_1_LSHIFT 0x00000003U
#define slcr_FPGA1_THR_CTRL_RESERVED_1        0x8U
#define slcr_FPGA1_THR_CTRL_RESERVED_1_MASK 0x00000008U
#define slcr_FPGA1_THR_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_FPGA1_THR_CTRL_RESERVED_2        0x4U
#define slcr_FPGA1_THR_CTRL_RESERVED_2_MASK 0x00000004U
#define slcr_FPGA1_THR_CTRL_CNT_RST_LSHIFT 0x00000001U
#define slcr_FPGA1_THR_CTRL_CNT_RST        0x2U
#define slcr_FPGA1_THR_CTRL_CNT_RST_MASK 0x00000002U
#define slcr_FPGA1_THR_CTRL_CPU_START_LSHIFT 0x00000000U
#define slcr_FPGA1_THR_CTRL_CPU_START        0x1U
#define slcr_FPGA1_THR_CTRL_CPU_START_MASK 0x00000001U
#define slcr_FPGA1_THR_CTRL_MASK 0x00000003U

// PL Clock 1 Throttle Count
#define slcr_FPGA1_THR_CNT_OFFSET 0x00000188U
#define slcr_FPGA1_THR_CNT_RESERVED_0_LSHIFT 0x00000014U
#define slcr_FPGA1_THR_CNT_RESERVED_0_MASK 0xfff00000U
#define slcr_FPGA1_THR_CNT_RESERVED_1_LSHIFT 0x00000010U
#define slcr_FPGA1_THR_CNT_RESERVED_1_MASK 0x000f0000U
#define slcr_FPGA1_THR_CNT_LAST_CNT_LSHIFT 0x00000000U
#define slcr_FPGA1_THR_CNT_LAST_CNT_MASK 0x0000ffffU
#define slcr_FPGA1_THR_CNT_MASK 0x0000ffffU

// PL Clock 1 Throttle Status control
#define slcr_FPGA1_THR_STA_OFFSET 0x0000018cU
#define slcr_FPGA1_THR_STA_RESERVED_0_LSHIFT 0x00000011U
#define slcr_FPGA1_THR_STA_RESERVED_0_MASK 0xfffe0000U
#define slcr_FPGA1_THR_STA_RUNNING_LSHIFT 0x00000010U
#define slcr_FPGA1_THR_STA_RUNNING    0x10000U
#define slcr_FPGA1_THR_STA_RUNNING_MASK 0x00010000U
#define slcr_FPGA1_THR_STA_CURR_VAL_LSHIFT 0x00000000U
#define slcr_FPGA1_THR_STA_CURR_VAL_MASK 0x0000ffffU
#define slcr_FPGA1_THR_STA_MASK 0x0001ffffU

// PL Clock 2 output control
#define slcr_FPGA2_CLK_CTRL_OFFSET 0x00000190U
#define slcr_FPGA2_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_FPGA2_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_FPGA2_CLK_CTRL_DIVISOR1_LSHIFT 0x00000014U
#define slcr_FPGA2_CLK_CTRL_DIVISOR1_MASK 0x03f00000U
#define slcr_FPGA2_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_FPGA2_CLK_CTRL_RESERVED_1_MASK 0x000fc000U
#define slcr_FPGA2_CLK_CTRL_DIVISOR0_LSHIFT 0x00000008U
#define slcr_FPGA2_CLK_CTRL_DIVISOR0_MASK 0x00003f00U
#define slcr_FPGA2_CLK_CTRL_RESERVED_2_LSHIFT 0x00000006U
#define slcr_FPGA2_CLK_CTRL_RESERVED_2_MASK 0x000000c0U
#define slcr_FPGA2_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_FPGA2_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_FPGA2_CLK_CTRL_RESERVED_3_LSHIFT 0x00000000U
#define slcr_FPGA2_CLK_CTRL_RESERVED_3_MASK 0x0000000fU
#define slcr_FPGA2_CLK_CTRL_MASK 0x03f03f30U

// PL Clock 2 Throttle Control
#define slcr_FPGA2_THR_CTRL_OFFSET 0x00000194U
#define slcr_FPGA2_THR_CTRL_RESERVED_0_LSHIFT 0x00000004U
#define slcr_FPGA2_THR_CTRL_RESERVED_0_MASK 0xfffffff0U
#define slcr_FPGA2_THR_CTRL_RESERVED_1_LSHIFT 0x00000003U
#define slcr_FPGA2_THR_CTRL_RESERVED_1        0x8U
#define slcr_FPGA2_THR_CTRL_RESERVED_1_MASK 0x00000008U
#define slcr_FPGA2_THR_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_FPGA2_THR_CTRL_RESERVED_2        0x4U
#define slcr_FPGA2_THR_CTRL_RESERVED_2_MASK 0x00000004U
#define slcr_FPGA2_THR_CTRL_CNT_RST_LSHIFT 0x00000001U
#define slcr_FPGA2_THR_CTRL_CNT_RST        0x2U
#define slcr_FPGA2_THR_CTRL_CNT_RST_MASK 0x00000002U
#define slcr_FPGA2_THR_CTRL_CPU_START_LSHIFT 0x00000000U
#define slcr_FPGA2_THR_CTRL_CPU_START        0x1U
#define slcr_FPGA2_THR_CTRL_CPU_START_MASK 0x00000001U
#define slcr_FPGA2_THR_CTRL_MASK 0x00000003U

// PL Clock 2 Throttle Count
#define slcr_FPGA2_THR_CNT_OFFSET 0x00000198U
#define slcr_FPGA2_THR_CNT_RESERVED_0_LSHIFT 0x00000014U
#define slcr_FPGA2_THR_CNT_RESERVED_0_MASK 0xfff00000U
#define slcr_FPGA2_THR_CNT_RESERVED_1_LSHIFT 0x00000010U
#define slcr_FPGA2_THR_CNT_RESERVED_1_MASK 0x000f0000U
#define slcr_FPGA2_THR_CNT_LAST_CNT_LSHIFT 0x00000000U
#define slcr_FPGA2_THR_CNT_LAST_CNT_MASK 0x0000ffffU
#define slcr_FPGA2_THR_CNT_MASK 0x0000ffffU

// PL Clock 2 Throttle Status
#define slcr_FPGA2_THR_STA_OFFSET 0x0000019cU
#define slcr_FPGA2_THR_STA_RESERVED_0_LSHIFT 0x00000011U
#define slcr_FPGA2_THR_STA_RESERVED_0_MASK 0xfffe0000U
#define slcr_FPGA2_THR_STA_RUNNING_LSHIFT 0x00000010U
#define slcr_FPGA2_THR_STA_RUNNING    0x10000U
#define slcr_FPGA2_THR_STA_RUNNING_MASK 0x00010000U
#define slcr_FPGA2_THR_STA_CURR_VAL_LSHIFT 0x00000000U
#define slcr_FPGA2_THR_STA_CURR_VAL_MASK 0x0000ffffU
#define slcr_FPGA2_THR_STA_MASK 0x0001ffffU

// PL Clock 3 output control
#define slcr_FPGA3_CLK_CTRL_OFFSET 0x000001a0U
#define slcr_FPGA3_CLK_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_FPGA3_CLK_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_FPGA3_CLK_CTRL_DIVISOR1_LSHIFT 0x00000014U
#define slcr_FPGA3_CLK_CTRL_DIVISOR1_MASK 0x03f00000U
#define slcr_FPGA3_CLK_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_FPGA3_CLK_CTRL_RESERVED_1_MASK 0x000fc000U
#define slcr_FPGA3_CLK_CTRL_DIVISOR0_LSHIFT 0x00000008U
#define slcr_FPGA3_CLK_CTRL_DIVISOR0_MASK 0x00003f00U
#define slcr_FPGA3_CLK_CTRL_RESERVED_2_LSHIFT 0x00000006U
#define slcr_FPGA3_CLK_CTRL_RESERVED_2_MASK 0x000000c0U
#define slcr_FPGA3_CLK_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_FPGA3_CLK_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_FPGA3_CLK_CTRL_RESERVED_3_LSHIFT 0x00000000U
#define slcr_FPGA3_CLK_CTRL_RESERVED_3_MASK 0x0000000fU
#define slcr_FPGA3_CLK_CTRL_MASK 0x03f03f30U

// PL Clock 3 Throttle Control
#define slcr_FPGA3_THR_CTRL_OFFSET 0x000001a4U
#define slcr_FPGA3_THR_CTRL_RESERVED_0_LSHIFT 0x0000001aU
#define slcr_FPGA3_THR_CTRL_RESERVED_0_MASK 0xfc000000U
#define slcr_FPGA3_THR_CTRL_DIVISOR1_LSHIFT 0x00000014U
#define slcr_FPGA3_THR_CTRL_DIVISOR1_MASK 0x03f00000U
#define slcr_FPGA3_THR_CTRL_RESERVED_1_LSHIFT 0x0000000eU
#define slcr_FPGA3_THR_CTRL_RESERVED_1_MASK 0x000fc000U
#define slcr_FPGA3_THR_CTRL_DIVISOR0_LSHIFT 0x00000008U
#define slcr_FPGA3_THR_CTRL_DIVISOR0_MASK 0x00003f00U
#define slcr_FPGA3_THR_CTRL_RESERVED_2_LSHIFT 0x00000006U
#define slcr_FPGA3_THR_CTRL_RESERVED_2_MASK 0x000000c0U
#define slcr_FPGA3_THR_CTRL_SRCSEL_LSHIFT 0x00000004U
#define slcr_FPGA3_THR_CTRL_SRCSEL_MASK 0x00000030U
#define slcr_FPGA3_THR_CTRL_RESERVED_3_LSHIFT 0x00000000U
#define slcr_FPGA3_THR_CTRL_RESERVED_3_MASK 0x0000000fU
#define slcr_FPGA3_THR_CTRL_MASK 0x03f03f30U

// PL Clock 3 Throttle Count
#define slcr_FPGA3_THR_CNT_OFFSET 0x000001a8U
#define slcr_FPGA3_THR_CNT_RESERVED_0_LSHIFT 0x00000014U
#define slcr_FPGA3_THR_CNT_RESERVED_0_MASK 0xfff00000U
#define slcr_FPGA3_THR_CNT_RESERVED_1_LSHIFT 0x00000010U
#define slcr_FPGA3_THR_CNT_RESERVED_1_MASK 0x000f0000U
#define slcr_FPGA3_THR_CNT_LAST_CNT_LSHIFT 0x00000000U
#define slcr_FPGA3_THR_CNT_LAST_CNT_MASK 0x0000ffffU
#define slcr_FPGA3_THR_CNT_MASK 0x0000ffffU

// PL Clock 3 Throttle Status
#define slcr_FPGA3_THR_STA_OFFSET 0x000001acU
#define slcr_FPGA3_THR_STA_RESERVED_0_LSHIFT 0x00000011U
#define slcr_FPGA3_THR_STA_RESERVED_0_MASK 0xfffe0000U
#define slcr_FPGA3_THR_STA_RUNNING_LSHIFT 0x00000010U
#define slcr_FPGA3_THR_STA_RUNNING    0x10000U
#define slcr_FPGA3_THR_STA_RUNNING_MASK 0x00010000U
#define slcr_FPGA3_THR_STA_CURR_VAL_LSHIFT 0x00000000U
#define slcr_FPGA3_THR_STA_CURR_VAL_MASK 0x0000ffffU
#define slcr_FPGA3_THR_STA_MASK 0x0001ffffU

// CPU Clock Ratio Mode select
#define slcr_CLK_621_TRUE_OFFSET 0x000001c4U
#define slcr_CLK_621_TRUE_RESERVED_0_LSHIFT 0x00000001U
#define slcr_CLK_621_TRUE_RESERVED_0_MASK 0xfffffffeU
#define slcr_CLK_621_TRUE_CLK_621_TRUE_LSHIFT 0x00000000U
#define slcr_CLK_621_TRUE_CLK_621_TRUE        0x1U
#define slcr_CLK_621_TRUE_CLK_621_TRUE_MASK 0x00000001U
#define slcr_CLK_621_TRUE_MASK 0x00000001U

// PS Software Reset Control
#define slcr_PSS_RST_CTRL_OFFSET 0x00000200U
#define slcr_PSS_RST_CTRL_RESERVED_0_LSHIFT 0x00000001U
#define slcr_PSS_RST_CTRL_RESERVED_0_MASK 0xfffffffeU
#define slcr_PSS_RST_CTRL_SOFT_RST_LSHIFT 0x00000000U
#define slcr_PSS_RST_CTRL_SOFT_RST        0x1U
#define slcr_PSS_RST_CTRL_SOFT_RST_MASK 0x00000001U
#define slcr_PSS_RST_CTRL_MASK 0x00000001U

// DDR Software Reset Control
#define slcr_DDR_RST_CTRL_OFFSET 0x00000204U
#define slcr_DDR_RST_CTRL_RESERVED_0_LSHIFT 0x00000001U
#define slcr_DDR_RST_CTRL_RESERVED_0_MASK 0xfffffffeU
#define slcr_DDR_RST_CTRL_DDR_RST_LSHIFT 0x00000000U
#define slcr_DDR_RST_CTRL_DDR_RST        0x1U
#define slcr_DDR_RST_CTRL_DDR_RST_MASK 0x00000001U
#define slcr_DDR_RST_CTRL_MASK 0x00000001U

// Central Interconnect Reset Control
#define slcr_TOPSW_RST_CTRL_OFFSET 0x00000208U
#define slcr_TOPSW_RST_CTRL_RESERVED_0_LSHIFT 0x00000001U
#define slcr_TOPSW_RST_CTRL_RESERVED_0_MASK 0xfffffffeU
#define slcr_TOPSW_RST_CTRL_TOPSW_RST_LSHIFT 0x00000000U
#define slcr_TOPSW_RST_CTRL_TOPSW_RST        0x1U
#define slcr_TOPSW_RST_CTRL_TOPSW_RST_MASK 0x00000001U
#define slcr_TOPSW_RST_CTRL_MASK 0x00000001U

// DMAC Software Reset Control
#define slcr_DMAC_RST_CTRL_OFFSET 0x0000020cU
#define slcr_DMAC_RST_CTRL_RESERVED_0_LSHIFT 0x00000001U
#define slcr_DMAC_RST_CTRL_RESERVED_0_MASK 0xfffffffeU
#define slcr_DMAC_RST_CTRL_DMAC_RST_LSHIFT 0x00000000U
#define slcr_DMAC_RST_CTRL_DMAC_RST        0x1U
#define slcr_DMAC_RST_CTRL_DMAC_RST_MASK 0x00000001U
#define slcr_DMAC_RST_CTRL_MASK 0x00000001U

// USB Software Reset Control
#define slcr_USB_RST_CTRL_OFFSET 0x00000210U
#define slcr_USB_RST_CTRL_RESERVED_0_LSHIFT 0x00000002U
#define slcr_USB_RST_CTRL_RESERVED_0_MASK 0xfffffffcU
#define slcr_USB_RST_CTRL_USB1_CPU1X_RST_LSHIFT 0x00000001U
#define slcr_USB_RST_CTRL_USB1_CPU1X_RST        0x2U
#define slcr_USB_RST_CTRL_USB1_CPU1X_RST_MASK 0x00000002U
#define slcr_USB_RST_CTRL_USB0_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_USB_RST_CTRL_USB0_CPU1X_RST        0x1U
#define slcr_USB_RST_CTRL_USB0_CPU1X_RST_MASK 0x00000001U
#define slcr_USB_RST_CTRL_MASK 0x00000003U

// Gigabit Ethernet SW Reset Control
#define slcr_GEM_RST_CTRL_OFFSET 0x00000214U
#define slcr_GEM_RST_CTRL_RESERVED_0_LSHIFT 0x00000008U
#define slcr_GEM_RST_CTRL_RESERVED_0_MASK 0xffffff00U
#define slcr_GEM_RST_CTRL_GEM1_REF_RST_LSHIFT 0x00000007U
#define slcr_GEM_RST_CTRL_GEM1_REF_RST       0x80U
#define slcr_GEM_RST_CTRL_GEM1_REF_RST_MASK 0x00000080U
#define slcr_GEM_RST_CTRL_GEM0_REF_RST_LSHIFT 0x00000006U
#define slcr_GEM_RST_CTRL_GEM0_REF_RST       0x40U
#define slcr_GEM_RST_CTRL_GEM0_REF_RST_MASK 0x00000040U
#define slcr_GEM_RST_CTRL_GEM1_RX_RST_LSHIFT 0x00000005U
#define slcr_GEM_RST_CTRL_GEM1_RX_RST       0x20U
#define slcr_GEM_RST_CTRL_GEM1_RX_RST_MASK 0x00000020U
#define slcr_GEM_RST_CTRL_GEM0_RX_RST_LSHIFT 0x00000004U
#define slcr_GEM_RST_CTRL_GEM0_RX_RST       0x10U
#define slcr_GEM_RST_CTRL_GEM0_RX_RST_MASK 0x00000010U
#define slcr_GEM_RST_CTRL_RESERVED_1_LSHIFT 0x00000002U
#define slcr_GEM_RST_CTRL_RESERVED_1_MASK 0x0000000cU
#define slcr_GEM_RST_CTRL_GEM1_CPU1X_RST_LSHIFT 0x00000001U
#define slcr_GEM_RST_CTRL_GEM1_CPU1X_RST        0x2U
#define slcr_GEM_RST_CTRL_GEM1_CPU1X_RST_MASK 0x00000002U
#define slcr_GEM_RST_CTRL_GEM0_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_GEM_RST_CTRL_GEM0_CPU1X_RST        0x1U
#define slcr_GEM_RST_CTRL_GEM0_CPU1X_RST_MASK 0x00000001U
#define slcr_GEM_RST_CTRL_MASK 0x000000f3U

// SDIO Software Reset Control
#define slcr_SDIO_RST_CTRL_OFFSET 0x00000218U
#define slcr_SDIO_RST_CTRL_RESERVED_0_LSHIFT 0x00000006U
#define slcr_SDIO_RST_CTRL_RESERVED_0_MASK 0xffffffc0U
#define slcr_SDIO_RST_CTRL_SDIO1_REF_RST_LSHIFT 0x00000005U
#define slcr_SDIO_RST_CTRL_SDIO1_REF_RST       0x20U
#define slcr_SDIO_RST_CTRL_SDIO1_REF_RST_MASK 0x00000020U
#define slcr_SDIO_RST_CTRL_SDIO0_REF_RST_LSHIFT 0x00000004U
#define slcr_SDIO_RST_CTRL_SDIO0_REF_RST       0x10U
#define slcr_SDIO_RST_CTRL_SDIO0_REF_RST_MASK 0x00000010U
#define slcr_SDIO_RST_CTRL_RESERVED_1_LSHIFT 0x00000002U
#define slcr_SDIO_RST_CTRL_RESERVED_1_MASK 0x0000000cU
#define slcr_SDIO_RST_CTRL_SDIO1_CPU1X_RST_LSHIFT 0x00000001U
#define slcr_SDIO_RST_CTRL_SDIO1_CPU1X_RST        0x2U
#define slcr_SDIO_RST_CTRL_SDIO1_CPU1X_RST_MASK 0x00000002U
#define slcr_SDIO_RST_CTRL_SDIO0_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_SDIO_RST_CTRL_SDIO0_CPU1X_RST        0x1U
#define slcr_SDIO_RST_CTRL_SDIO0_CPU1X_RST_MASK 0x00000001U
#define slcr_SDIO_RST_CTRL_MASK 0x00000033U

// SPI Software Reset Control
#define slcr_SPI_RST_CTRL_OFFSET 0x0000021cU
#define slcr_SPI_RST_CTRL_RESERVED_0_LSHIFT 0x00000004U
#define slcr_SPI_RST_CTRL_RESERVED_0_MASK 0xfffffff0U
#define slcr_SPI_RST_CTRL_SPI1_REF_RST_LSHIFT 0x00000003U
#define slcr_SPI_RST_CTRL_SPI1_REF_RST        0x8U
#define slcr_SPI_RST_CTRL_SPI1_REF_RST_MASK 0x00000008U
#define slcr_SPI_RST_CTRL_SPI0_REF_RST_LSHIFT 0x00000002U
#define slcr_SPI_RST_CTRL_SPI0_REF_RST        0x4U
#define slcr_SPI_RST_CTRL_SPI0_REF_RST_MASK 0x00000004U
#define slcr_SPI_RST_CTRL_SPI1_CPU1X_RST_LSHIFT 0x00000001U
#define slcr_SPI_RST_CTRL_SPI1_CPU1X_RST        0x2U
#define slcr_SPI_RST_CTRL_SPI1_CPU1X_RST_MASK 0x00000002U
#define slcr_SPI_RST_CTRL_SPI0_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_SPI_RST_CTRL_SPI0_CPU1X_RST        0x1U
#define slcr_SPI_RST_CTRL_SPI0_CPU1X_RST_MASK 0x00000001U
#define slcr_SPI_RST_CTRL_MASK 0x0000000fU

// CAN Software Reset Control
#define slcr_CAN_RST_CTRL_OFFSET 0x00000220U
#define slcr_CAN_RST_CTRL_RESERVED_0_LSHIFT 0x00000004U
#define slcr_CAN_RST_CTRL_RESERVED_0_MASK 0xfffffff0U
#define slcr_CAN_RST_CTRL_RESERVED_1_LSHIFT 0x00000003U
#define slcr_CAN_RST_CTRL_RESERVED_1        0x8U
#define slcr_CAN_RST_CTRL_RESERVED_1_MASK 0x00000008U
#define slcr_CAN_RST_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_CAN_RST_CTRL_RESERVED_2        0x4U
#define slcr_CAN_RST_CTRL_RESERVED_2_MASK 0x00000004U
#define slcr_CAN_RST_CTRL_CAN1_CPU1X_RST_LSHIFT 0x00000001U
#define slcr_CAN_RST_CTRL_CAN1_CPU1X_RST        0x2U
#define slcr_CAN_RST_CTRL_CAN1_CPU1X_RST_MASK 0x00000002U
#define slcr_CAN_RST_CTRL_CAN0_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_CAN_RST_CTRL_CAN0_CPU1X_RST        0x1U
#define slcr_CAN_RST_CTRL_CAN0_CPU1X_RST_MASK 0x00000001U
#define slcr_CAN_RST_CTRL_MASK 0x00000003U

// I2C Software Reset Control
#define slcr_I2C_RST_CTRL_OFFSET 0x00000224U
#define slcr_I2C_RST_CTRL_RESERVED_0_LSHIFT 0x00000002U
#define slcr_I2C_RST_CTRL_RESERVED_0_MASK 0xfffffffcU
#define slcr_I2C_RST_CTRL_I2C1_CPU1X_RST_LSHIFT 0x00000001U
#define slcr_I2C_RST_CTRL_I2C1_CPU1X_RST        0x2U
#define slcr_I2C_RST_CTRL_I2C1_CPU1X_RST_MASK 0x00000002U
#define slcr_I2C_RST_CTRL_I2C0_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_I2C_RST_CTRL_I2C0_CPU1X_RST        0x1U
#define slcr_I2C_RST_CTRL_I2C0_CPU1X_RST_MASK 0x00000001U
#define slcr_I2C_RST_CTRL_MASK 0x00000003U

// UART Software Reset Control
#define slcr_UART_RST_CTRL_OFFSET 0x00000228U
#define slcr_UART_RST_CTRL_RESERVED_0_LSHIFT 0x00000004U
#define slcr_UART_RST_CTRL_RESERVED_0_MASK 0xfffffff0U
#define slcr_UART_RST_CTRL_UART1_REF_RST_LSHIFT 0x00000003U
#define slcr_UART_RST_CTRL_UART1_REF_RST        0x8U
#define slcr_UART_RST_CTRL_UART1_REF_RST_MASK 0x00000008U
#define slcr_UART_RST_CTRL_UART0_REF_RST_LSHIFT 0x00000002U
#define slcr_UART_RST_CTRL_UART0_REF_RST        0x4U
#define slcr_UART_RST_CTRL_UART0_REF_RST_MASK 0x00000004U
#define slcr_UART_RST_CTRL_UART1_CPU1X_RST_LSHIFT 0x00000001U
#define slcr_UART_RST_CTRL_UART1_CPU1X_RST        0x2U
#define slcr_UART_RST_CTRL_UART1_CPU1X_RST_MASK 0x00000002U
#define slcr_UART_RST_CTRL_UART0_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_UART_RST_CTRL_UART0_CPU1X_RST        0x1U
#define slcr_UART_RST_CTRL_UART0_CPU1X_RST_MASK 0x00000001U
#define slcr_UART_RST_CTRL_MASK 0x0000000fU

// GPIO Software Reset Control
#define slcr_GPIO_RST_CTRL_OFFSET 0x0000022cU
#define slcr_GPIO_RST_CTRL_RESERVED_0_LSHIFT 0x00000001U
#define slcr_GPIO_RST_CTRL_RESERVED_0_MASK 0xfffffffeU
#define slcr_GPIO_RST_CTRL_GPIO_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_GPIO_RST_CTRL_GPIO_CPU1X_RST        0x1U
#define slcr_GPIO_RST_CTRL_GPIO_CPU1X_RST_MASK 0x00000001U
#define slcr_GPIO_RST_CTRL_MASK 0x00000001U

// Quad SPI Software Reset Control
#define slcr_LQSPI_RST_CTRL_OFFSET 0x00000230U
#define slcr_LQSPI_RST_CTRL_RESERVED_0_LSHIFT 0x00000002U
#define slcr_LQSPI_RST_CTRL_RESERVED_0_MASK 0xfffffffcU
#define slcr_LQSPI_RST_CTRL_QSPI_REF_RST_LSHIFT 0x00000001U
#define slcr_LQSPI_RST_CTRL_QSPI_REF_RST        0x2U
#define slcr_LQSPI_RST_CTRL_QSPI_REF_RST_MASK 0x00000002U
#define slcr_LQSPI_RST_CTRL_LQSPI_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_LQSPI_RST_CTRL_LQSPI_CPU1X_RST        0x1U
#define slcr_LQSPI_RST_CTRL_LQSPI_CPU1X_RST_MASK 0x00000001U
#define slcr_LQSPI_RST_CTRL_MASK 0x00000003U

// SMC Software Reset Control
#define slcr_SMC_RST_CTRL_OFFSET 0x00000234U
#define slcr_SMC_RST_CTRL_RESERVED_0_LSHIFT 0x00000002U
#define slcr_SMC_RST_CTRL_RESERVED_0_MASK 0xfffffffcU
#define slcr_SMC_RST_CTRL_SMC_REF_RST_LSHIFT 0x00000001U
#define slcr_SMC_RST_CTRL_SMC_REF_RST        0x2U
#define slcr_SMC_RST_CTRL_SMC_REF_RST_MASK 0x00000002U
#define slcr_SMC_RST_CTRL_SMC_CPU1X_RST_LSHIFT 0x00000000U
#define slcr_SMC_RST_CTRL_SMC_CPU1X_RST        0x1U
#define slcr_SMC_RST_CTRL_SMC_CPU1X_RST_MASK 0x00000001U
#define slcr_SMC_RST_CTRL_MASK 0x00000003U

// OCM Software Reset Control
#define slcr_OCM_RST_CTRL_OFFSET 0x00000238U
#define slcr_OCM_RST_CTRL_RESERVED_0_LSHIFT 0x00000001U
#define slcr_OCM_RST_CTRL_RESERVED_0_MASK 0xfffffffeU
#define slcr_OCM_RST_CTRL_OCM_RST_LSHIFT 0x00000000U
#define slcr_OCM_RST_CTRL_OCM_RST        0x1U
#define slcr_OCM_RST_CTRL_OCM_RST_MASK 0x00000001U
#define slcr_OCM_RST_CTRL_MASK 0x00000001U

// FPGA Software Reset Control
#define slcr_FPGA_RST_CTRL_OFFSET 0x00000240U
#define slcr_FPGA_RST_CTRL_RESERVED_0_LSHIFT 0x00000019U
#define slcr_FPGA_RST_CTRL_RESERVED_0_MASK 0xfe000000U
#define slcr_FPGA_RST_CTRL_RESERVED_1_LSHIFT 0x00000018U
#define slcr_FPGA_RST_CTRL_RESERVED_1  0x1000000U
#define slcr_FPGA_RST_CTRL_RESERVED_1_MASK 0x01000000U
#define slcr_FPGA_RST_CTRL_RESERVED_2_LSHIFT 0x00000017U
#define slcr_FPGA_RST_CTRL_RESERVED_2   0x800000U
#define slcr_FPGA_RST_CTRL_RESERVED_2_MASK 0x00800000U
#define slcr_FPGA_RST_CTRL_RESERVED_3_LSHIFT 0x00000016U
#define slcr_FPGA_RST_CTRL_RESERVED_3   0x400000U
#define slcr_FPGA_RST_CTRL_RESERVED_3_MASK 0x00400000U
#define slcr_FPGA_RST_CTRL_RESERVED_4_LSHIFT 0x00000015U
#define slcr_FPGA_RST_CTRL_RESERVED_4   0x200000U
#define slcr_FPGA_RST_CTRL_RESERVED_4_MASK 0x00200000U
#define slcr_FPGA_RST_CTRL_RESERVED_5_LSHIFT 0x00000014U
#define slcr_FPGA_RST_CTRL_RESERVED_5   0x100000U
#define slcr_FPGA_RST_CTRL_RESERVED_5_MASK 0x00100000U
#define slcr_FPGA_RST_CTRL_RESERVED_6_LSHIFT 0x00000012U
#define slcr_FPGA_RST_CTRL_RESERVED_6_MASK 0x000c0000U
#define slcr_FPGA_RST_CTRL_RESERVED_7_LSHIFT 0x00000011U
#define slcr_FPGA_RST_CTRL_RESERVED_7    0x20000U
#define slcr_FPGA_RST_CTRL_RESERVED_7_MASK 0x00020000U
#define slcr_FPGA_RST_CTRL_RESERVED_8_LSHIFT 0x00000010U
#define slcr_FPGA_RST_CTRL_RESERVED_8    0x10000U
#define slcr_FPGA_RST_CTRL_RESERVED_8_MASK 0x00010000U
#define slcr_FPGA_RST_CTRL_RESERVED_9_LSHIFT 0x0000000eU
#define slcr_FPGA_RST_CTRL_RESERVED_9_MASK 0x0000c000U
#define slcr_FPGA_RST_CTRL_RESERVED_10_LSHIFT 0x0000000dU
#define slcr_FPGA_RST_CTRL_RESERVED_10     0x2000U
#define slcr_FPGA_RST_CTRL_RESERVED_10_MASK 0x00002000U
#define slcr_FPGA_RST_CTRL_RESERVED_11_LSHIFT 0x0000000cU
#define slcr_FPGA_RST_CTRL_RESERVED_11     0x1000U
#define slcr_FPGA_RST_CTRL_RESERVED_11_MASK 0x00001000U
#define slcr_FPGA_RST_CTRL_RESERVED_12_LSHIFT 0x0000000bU
#define slcr_FPGA_RST_CTRL_RESERVED_12      0x800U
#define slcr_FPGA_RST_CTRL_RESERVED_12_MASK 0x00000800U
#define slcr_FPGA_RST_CTRL_RESERVED_13_LSHIFT 0x0000000aU
#define slcr_FPGA_RST_CTRL_RESERVED_13      0x400U
#define slcr_FPGA_RST_CTRL_RESERVED_13_MASK 0x00000400U
#define slcr_FPGA_RST_CTRL_RESERVED_14_LSHIFT 0x00000009U
#define slcr_FPGA_RST_CTRL_RESERVED_14      0x200U
#define slcr_FPGA_RST_CTRL_RESERVED_14_MASK 0x00000200U
#define slcr_FPGA_RST_CTRL_RESERVED_15_LSHIFT 0x00000008U
#define slcr_FPGA_RST_CTRL_RESERVED_15      0x100U
#define slcr_FPGA_RST_CTRL_RESERVED_15_MASK 0x00000100U
#define slcr_FPGA_RST_CTRL_RESERVED_16_LSHIFT 0x00000004U
#define slcr_FPGA_RST_CTRL_RESERVED_16_MASK 0x000000f0U
#define slcr_FPGA_RST_CTRL_FPGA3_OUT_RST_LSHIFT 0x00000003U
#define slcr_FPGA_RST_CTRL_FPGA3_OUT_RST        0x8U
#define slcr_FPGA_RST_CTRL_FPGA3_OUT_RST_MASK 0x00000008U
#define slcr_FPGA_RST_CTRL_FPGA2_OUT_RST_LSHIFT 0x00000002U
#define slcr_FPGA_RST_CTRL_FPGA2_OUT_RST        0x4U
#define slcr_FPGA_RST_CTRL_FPGA2_OUT_RST_MASK 0x00000004U
#define slcr_FPGA_RST_CTRL_FPGA1_OUT_RST_LSHIFT 0x00000001U
#define slcr_FPGA_RST_CTRL_FPGA1_OUT_RST        0x2U
#define slcr_FPGA_RST_CTRL_FPGA1_OUT_RST_MASK 0x00000002U
#define slcr_FPGA_RST_CTRL_FPGA0_OUT_RST_LSHIFT 0x00000000U
#define slcr_FPGA_RST_CTRL_FPGA0_OUT_RST        0x1U
#define slcr_FPGA_RST_CTRL_FPGA0_OUT_RST_MASK 0x00000001U
#define slcr_FPGA_RST_CTRL_MASK 0x0000000fU

// CPU Reset and Clock control
#define slcr_A9_CPU_RST_CTRL_OFFSET 0x00000244U
#define slcr_A9_CPU_RST_CTRL_RESERVED_0_LSHIFT 0x00000009U
#define slcr_A9_CPU_RST_CTRL_RESERVED_0_MASK 0xfffffe00U
#define slcr_A9_CPU_RST_CTRL_PERI_RST_LSHIFT 0x00000008U
#define slcr_A9_CPU_RST_CTRL_PERI_RST      0x100U
#define slcr_A9_CPU_RST_CTRL_PERI_RST_MASK 0x00000100U
#define slcr_A9_CPU_RST_CTRL_RESERVED_1_LSHIFT 0x00000006U
#define slcr_A9_CPU_RST_CTRL_RESERVED_1_MASK 0x000000c0U
#define slcr_A9_CPU_RST_CTRL_A9_CLKSTOP1_LSHIFT 0x00000005U
#define slcr_A9_CPU_RST_CTRL_A9_CLKSTOP1       0x20U
#define slcr_A9_CPU_RST_CTRL_A9_CLKSTOP1_MASK 0x00000020U
#define slcr_A9_CPU_RST_CTRL_A9_CLKSTOP0_LSHIFT 0x00000004U
#define slcr_A9_CPU_RST_CTRL_A9_CLKSTOP0       0x10U
#define slcr_A9_CPU_RST_CTRL_A9_CLKSTOP0_MASK 0x00000010U
#define slcr_A9_CPU_RST_CTRL_RESERVED_2_LSHIFT 0x00000002U
#define slcr_A9_CPU_RST_CTRL_RESERVED_2_MASK 0x0000000cU
#define slcr_A9_CPU_RST_CTRL_A9_RST1_LSHIFT 0x00000001U
#define slcr_A9_CPU_RST_CTRL_A9_RST1        0x2U
#define slcr_A9_CPU_RST_CTRL_A9_RST1_MASK 0x00000002U
#define slcr_A9_CPU_RST_CTRL_A9_RST0_LSHIFT 0x00000000U
#define slcr_A9_CPU_RST_CTRL_A9_RST0        0x1U
#define slcr_A9_CPU_RST_CTRL_A9_RST0_MASK 0x00000001U
#define slcr_A9_CPU_RST_CTRL_MASK 0x00000133U

// Watchdog Timer Reset Control
#define slcr_RS_AWDT_CTRL_OFFSET 0x0000024cU
#define slcr_RS_AWDT_CTRL_RESERVED_0_LSHIFT 0x00000002U
#define slcr_RS_AWDT_CTRL_RESERVED_0_MASK 0xfffffffcU
#define slcr_RS_AWDT_CTRL_CTRL1_LSHIFT 0x00000001U
#define slcr_RS_AWDT_CTRL_CTRL1        0x2U
#define slcr_RS_AWDT_CTRL_CTRL1_MASK 0x00000002U
#define slcr_RS_AWDT_CTRL_CTRL0_LSHIFT 0x00000000U
#define slcr_RS_AWDT_CTRL_CTRL0        0x1U
#define slcr_RS_AWDT_CTRL_CTRL0_MASK 0x00000001U
#define slcr_RS_AWDT_CTRL_MASK 0x00000003U

// Reboot Status, persistent
#define slcr_REBOOT_STATUS_OFFSET 0x00000258U
#define slcr_REBOOT_STATUS_REBOOT_STATE_LSHIFT 0x00000018U
#define slcr_REBOOT_STATUS_REBOOT_STATE_MASK 0xff000000U
#define slcr_REBOOT_STATUS_RESERVED_0_LSHIFT 0x00000017U
#define slcr_REBOOT_STATUS_RESERVED_0   0x800000U
#define slcr_REBOOT_STATUS_RESERVED_0_MASK 0x00800000U
#define slcr_REBOOT_STATUS_POR_LSHIFT 0x00000016U
#define slcr_REBOOT_STATUS_POR   0x400000U
#define slcr_REBOOT_STATUS_POR_MASK 0x00400000U
#define slcr_REBOOT_STATUS_SRST_B_LSHIFT 0x00000015U
#define slcr_REBOOT_STATUS_SRST_B   0x200000U
#define slcr_REBOOT_STATUS_SRST_B_MASK 0x00200000U
#define slcr_REBOOT_STATUS_DBG_RST_LSHIFT 0x00000014U
#define slcr_REBOOT_STATUS_DBG_RST   0x100000U
#define slcr_REBOOT_STATUS_DBG_RST_MASK 0x00100000U
#define slcr_REBOOT_STATUS_SLC_RST_LSHIFT 0x00000013U
#define slcr_REBOOT_STATUS_SLC_RST    0x80000U
#define slcr_REBOOT_STATUS_SLC_RST_MASK 0x00080000U
#define slcr_REBOOT_STATUS_AWDT1_RST_LSHIFT 0x00000012U
#define slcr_REBOOT_STATUS_AWDT1_RST    0x40000U
#define slcr_REBOOT_STATUS_AWDT1_RST_MASK 0x00040000U
#define slcr_REBOOT_STATUS_AWDT0_RST_LSHIFT 0x00000011U
#define slcr_REBOOT_STATUS_AWDT0_RST    0x20000U
#define slcr_REBOOT_STATUS_AWDT0_RST_MASK 0x00020000U
#define slcr_REBOOT_STATUS_SWDT_RST_LSHIFT 0x00000010U
#define slcr_REBOOT_STATUS_SWDT_RST    0x10000U
#define slcr_REBOOT_STATUS_SWDT_RST_MASK 0x00010000U
#define slcr_REBOOT_STATUS_BOOTROM_ERROR_CODE_LSHIFT 0x00000000U
#define slcr_REBOOT_STATUS_BOOTROM_ERROR_CODE_MASK 0x0000ffffU
#define slcr_REBOOT_STATUS_MASK 0xff7fffffU

// Boot Mode Strapping Pins
#define slcr_BOOT_MODE_OFFSET 0x0000025cU
#define slcr_BOOT_MODE_RESERVED_0_LSHIFT 0x00000005U
#define slcr_BOOT_MODE_RESERVED_0_MASK 0xffffffe0U
#define slcr_BOOT_MODE_PLL_BYPASS_LSHIFT 0x00000004U
#define slcr_BOOT_MODE_PLL_BYPASS       0x10U
#define slcr_BOOT_MODE_PLL_BYPASS_MASK 0x00000010U
#define slcr_BOOT_MODE_BOOT_MODE_LSHIFT 0x00000000U
#define slcr_BOOT_MODE_BOOT_MODE_MASK 0x0000000fU
#define slcr_BOOT_MODE_MASK 0x0000001fU

// APU Control
#define slcr_APU_CTRL_OFFSET 0x00000300U
#define slcr_APU_CTRL_RESERVED_0_LSHIFT 0x00000003U
#define slcr_APU_CTRL_RESERVED_0_MASK 0xfffffff8U
#define slcr_APU_CTRL_CFGSDISABLE_LSHIFT 0x00000002U
#define slcr_APU_CTRL_CFGSDISABLE        0x4U
#define slcr_APU_CTRL_CFGSDISABLE_MASK 0x00000004U
#define slcr_APU_CTRL_CP15SDISABLE_LSHIFT 0x00000000U
#define slcr_APU_CTRL_CP15SDISABLE_MASK 0x00000003U
#define slcr_APU_CTRL_MASK 0x00000007U

// SWDT clock source select
#define slcr_WDT_CLK_SEL_OFFSET 0x00000304U
#define slcr_WDT_CLK_SEL_RESERVED_0_LSHIFT 0x00000001U
#define slcr_WDT_CLK_SEL_RESERVED_0_MASK 0xfffffffeU
#define slcr_WDT_CLK_SEL_SEL_LSHIFT 0x00000000U
#define slcr_WDT_CLK_SEL_SEL        0x1U
#define slcr_WDT_CLK_SEL_SEL_MASK 0x00000001U
#define slcr_WDT_CLK_SEL_MASK 0x00000001U

// DMAC TrustZone Config
#define slcr_TZ_DMA_NS_OFFSET 0x00000440U
#define slcr_TZ_DMA_NS_RESERVED_0_LSHIFT 0x00000001U
#define slcr_TZ_DMA_NS_RESERVED_0_MASK 0xfffffffeU
#define slcr_TZ_DMA_NS_DMAC_NS_LSHIFT 0x00000000U
#define slcr_TZ_DMA_NS_DMAC_NS        0x1U
#define slcr_TZ_DMA_NS_DMAC_NS_MASK 0x00000001U
#define slcr_TZ_DMA_NS_MASK 0x00000001U

// DMAC TrustZone Config for Interrupts
#define slcr_TZ_DMA_IRQ_NS_OFFSET 0x00000444U
#define slcr_TZ_DMA_IRQ_NS_RESERVED_0_LSHIFT 0x00000010U
#define slcr_TZ_DMA_IRQ_NS_RESERVED_0_MASK 0xffff0000U
#define slcr_TZ_DMA_IRQ_NS_DMA_IRQ_NS_LSHIFT 0x00000000U
#define slcr_TZ_DMA_IRQ_NS_DMA_IRQ_NS_MASK 0x0000ffffU
#define slcr_TZ_DMA_IRQ_NS_MASK 0x0000ffffU

// DMAC TrustZone Config for Peripherals
#define slcr_TZ_DMA_PERIPH_NS_OFFSET 0x00000448U
#define slcr_TZ_DMA_PERIPH_NS_RESERVED_1_LSHIFT 0x00000004U
#define slcr_TZ_DMA_PERIPH_NS_RESERVED_1_MASK 0xfffffff0U
#define slcr_TZ_DMA_PERIPH_NS_DMAC_PERIPH_NS_LSHIFT 0x00000000U
#define slcr_TZ_DMA_PERIPH_NS_DMAC_PERIPH_NS_MASK 0x0000000fU
#define slcr_TZ_DMA_PERIPH_NS_MASK 0x0000000fU

// PS IDCODE
#define slcr_PSS_IDCODE_OFFSET 0x00000530U
#define slcr_PSS_IDCODE_REVISION_LSHIFT 0x0000001cU
#define slcr_PSS_IDCODE_REVISION_MASK 0xf0000000U
#define slcr_PSS_IDCODE_FAMILY_LSHIFT 0x00000015U
#define slcr_PSS_IDCODE_FAMILY_MASK 0x0fe00000U
#define slcr_PSS_IDCODE_SUBFAMILY_LSHIFT 0x00000011U
#define slcr_PSS_IDCODE_SUBFAMILY_MASK 0x001e0000U
#define slcr_PSS_IDCODE_DEVICE_LSHIFT 0x0000000cU
#define slcr_PSS_IDCODE_DEVICE_MASK 0x0001f000U
#define slcr_PSS_IDCODE_MANUFACTURER_ID_LSHIFT 0x00000001U
#define slcr_PSS_IDCODE_MANUFACTURER_ID_MASK 0x00000ffeU
#define slcr_PSS_IDCODE_RESERVED_0_LSHIFT 0x00000000U
#define slcr_PSS_IDCODE_RESERVED_0        0x1U
#define slcr_PSS_IDCODE_RESERVED_0_MASK 0x00000001U
#define slcr_PSS_IDCODE_MASK 0xfffffffeU

// DDR Urgent Control
#define slcr_DDR_URGENT_OFFSET 0x00000600U
#define slcr_DDR_URGENT_RESERVED_0_LSHIFT 0x00000008U
#define slcr_DDR_URGENT_RESERVED_0_MASK 0xffffff00U
#define slcr_DDR_URGENT_S3_ARURGENT_LSHIFT 0x00000007U
#define slcr_DDR_URGENT_S3_ARURGENT       0x80U
#define slcr_DDR_URGENT_S3_ARURGENT_MASK 0x00000080U
#define slcr_DDR_URGENT_S2_ARURGENT_LSHIFT 0x00000006U
#define slcr_DDR_URGENT_S2_ARURGENT       0x40U
#define slcr_DDR_URGENT_S2_ARURGENT_MASK 0x00000040U
#define slcr_DDR_URGENT_S1_ARURGENT_LSHIFT 0x00000005U
#define slcr_DDR_URGENT_S1_ARURGENT       0x20U
#define slcr_DDR_URGENT_S1_ARURGENT_MASK 0x00000020U
#define slcr_DDR_URGENT_S0_ARURGENT_LSHIFT 0x00000004U
#define slcr_DDR_URGENT_S0_ARURGENT       0x10U
#define slcr_DDR_URGENT_S0_ARURGENT_MASK 0x00000010U
#define slcr_DDR_URGENT_S3_AWURGENT_LSHIFT 0x00000003U
#define slcr_DDR_URGENT_S3_AWURGENT        0x8U
#define slcr_DDR_URGENT_S3_AWURGENT_MASK 0x00000008U
#define slcr_DDR_URGENT_S2_AWURGENT_LSHIFT 0x00000002U
#define slcr_DDR_URGENT_S2_AWURGENT        0x4U
#define slcr_DDR_URGENT_S2_AWURGENT_MASK 0x00000004U
#define slcr_DDR_URGENT_S1_AWURGENT_LSHIFT 0x00000001U
#define slcr_DDR_URGENT_S1_AWURGENT        0x2U
#define slcr_DDR_URGENT_S1_AWURGENT_MASK 0x00000002U
#define slcr_DDR_URGENT_S0_AWURGENT_LSHIFT 0x00000000U
#define slcr_DDR_URGENT_S0_AWURGENT        0x1U
#define slcr_DDR_URGENT_S0_AWURGENT_MASK 0x00000001U
#define slcr_DDR_URGENT_MASK 0x000000ffU

// DDR Calibration Start Triggers
#define slcr_DDR_CAL_START_OFFSET 0x0000060cU
#define slcr_DDR_CAL_START_RESERVED_0_LSHIFT 0x00000002U
#define slcr_DDR_CAL_START_RESERVED_0_MASK 0xfffffffcU
#define slcr_DDR_CAL_START_START_CAL_DLL_LSHIFT 0x00000001U
#define slcr_DDR_CAL_START_START_CAL_DLL        0x2U
#define slcr_DDR_CAL_START_START_CAL_DLL_MASK 0x00000002U
#define slcr_DDR_CAL_START_START_CAL_SHORT_LSHIFT 0x00000000U
#define slcr_DDR_CAL_START_START_CAL_SHORT        0x1U
#define slcr_DDR_CAL_START_START_CAL_SHORT_MASK 0x00000001U
#define slcr_DDR_CAL_START_MASK 0x00000003U

// DDR Refresh Start Triggers
#define slcr_DDR_REF_START_OFFSET 0x00000614U
#define slcr_DDR_REF_START_RESERVED_0_LSHIFT 0x00000001U
#define slcr_DDR_REF_START_RESERVED_0_MASK 0xfffffffeU
#define slcr_DDR_REF_START_START_REF_LSHIFT 0x00000000U
#define slcr_DDR_REF_START_START_REF        0x1U
#define slcr_DDR_REF_START_START_REF_MASK 0x00000001U
#define slcr_DDR_REF_START_MASK 0x00000001U

// DDR Command Store Status
#define slcr_DDR_CMD_STA_OFFSET 0x00000618U
#define slcr_DDR_CMD_STA_RESERVED_0_LSHIFT 0x00000001U
#define slcr_DDR_CMD_STA_RESERVED_0_MASK 0xfffffffeU
#define slcr_DDR_CMD_STA_CMD_Q_NEMPTY_LSHIFT 0x00000000U
#define slcr_DDR_CMD_STA_CMD_Q_NEMPTY        0x1U
#define slcr_DDR_CMD_STA_CMD_Q_NEMPTY_MASK 0x00000001U
#define slcr_DDR_CMD_STA_MASK 0x00000001U

// DDR Urgent Select
#define slcr_DDR_URGENT_SEL_OFFSET 0x0000061cU
#define slcr_DDR_URGENT_SEL_RESERVED_0_LSHIFT 0x00000010U
#define slcr_DDR_URGENT_SEL_RESERVED_0_MASK 0xffff0000U
#define slcr_DDR_URGENT_SEL_S3_ARQOS_MODE_LSHIFT 0x0000000eU
#define slcr_DDR_URGENT_SEL_S3_ARQOS_MODE_MASK 0x0000c000U
#define slcr_DDR_URGENT_SEL_S2_ARQOS_MODE_LSHIFT 0x0000000cU
#define slcr_DDR_URGENT_SEL_S2_ARQOS_MODE_MASK 0x00003000U
#define slcr_DDR_URGENT_SEL_S1_ARQOS_MODE_LSHIFT 0x0000000aU
#define slcr_DDR_URGENT_SEL_S1_ARQOS_MODE_MASK 0x00000c00U
#define slcr_DDR_URGENT_SEL_S0_ARQOS_MODE_LSHIFT 0x00000008U
#define slcr_DDR_URGENT_SEL_S0_ARQOS_MODE_MASK 0x00000300U
#define slcr_DDR_URGENT_SEL_S3_AWQOS_MODE_LSHIFT 0x00000006U
#define slcr_DDR_URGENT_SEL_S3_AWQOS_MODE_MASK 0x000000c0U
#define slcr_DDR_URGENT_SEL_S2_AWQOS_MODE_LSHIFT 0x00000004U
#define slcr_DDR_URGENT_SEL_S2_AWQOS_MODE_MASK 0x00000030U
#define slcr_DDR_URGENT_SEL_S1_AWQOS_MODE_LSHIFT 0x00000002U
#define slcr_DDR_URGENT_SEL_S1_AWQOS_MODE_MASK 0x0000000cU
#define slcr_DDR_URGENT_SEL_S0_AWQOS_MODE_LSHIFT 0x00000000U
#define slcr_DDR_URGENT_SEL_S0_AWQOS_MODE_MASK 0x00000003U
#define slcr_DDR_URGENT_SEL_MASK 0x0000ffffU

// DDR DFI status
#define slcr_DDR_DFI_STATUS_OFFSET 0x00000620U
#define slcr_DDR_DFI_STATUS_RESERVED_0_LSHIFT 0x00000001U
#define slcr_DDR_DFI_STATUS_RESERVED_0_MASK 0xfffffffeU
#define slcr_DDR_DFI_STATUS_DFI_CAL_ST_LSHIFT 0x00000000U
#define slcr_DDR_DFI_STATUS_DFI_CAL_ST        0x1U
#define slcr_DDR_DFI_STATUS_DFI_CAL_ST_MASK 0x00000001U
#define slcr_DDR_DFI_STATUS_MASK 0x00000001U

// MIO Pin 0 Control
#define slcr_MIO_PIN_00_OFFSET 0x00000700U
#define slcr_MIO_PIN_00_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_00_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_00_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_00_DisableRcvr     0x2000U
#define slcr_MIO_PIN_00_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_00_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_00_PULLUP     0x1000U
#define slcr_MIO_PIN_00_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_00_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_00_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_00_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_00_Speed      0x100U
#define slcr_MIO_PIN_00_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_00_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_00_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_00_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_00_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_00_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_00_L1_SEL        0x4U
#define slcr_MIO_PIN_00_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_00_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_00_L0_SEL        0x2U
#define slcr_MIO_PIN_00_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_00_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_00_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_00_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_00_MASK 0x00003fffU

// MIO Pin 1 Control
#define slcr_MIO_PIN_01_OFFSET 0x00000704U
#define slcr_MIO_PIN_01_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_01_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_01_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_01_DisableRcvr     0x2000U
#define slcr_MIO_PIN_01_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_01_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_01_PULLUP     0x1000U
#define slcr_MIO_PIN_01_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_01_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_01_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_01_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_01_Speed      0x100U
#define slcr_MIO_PIN_01_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_01_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_01_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_01_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_01_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_01_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_01_L1_SEL        0x4U
#define slcr_MIO_PIN_01_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_01_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_01_L0_SEL        0x2U
#define slcr_MIO_PIN_01_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_01_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_01_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_01_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_01_MASK 0x00003fffU

// MIO Pin 2 Control
#define slcr_MIO_PIN_02_OFFSET 0x00000708U
#define slcr_MIO_PIN_02_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_02_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_02_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_02_DisableRcvr     0x2000U
#define slcr_MIO_PIN_02_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_02_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_02_PULLUP     0x1000U
#define slcr_MIO_PIN_02_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_02_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_02_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_02_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_02_Speed      0x100U
#define slcr_MIO_PIN_02_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_02_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_02_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_02_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_02_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_02_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_02_L1_SEL        0x4U
#define slcr_MIO_PIN_02_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_02_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_02_L0_SEL        0x2U
#define slcr_MIO_PIN_02_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_02_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_02_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_02_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_02_MASK 0x00003fffU

// MIO Pin 3 Control
#define slcr_MIO_PIN_03_OFFSET 0x0000070cU
#define slcr_MIO_PIN_03_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_03_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_03_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_03_DisableRcvr     0x2000U
#define slcr_MIO_PIN_03_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_03_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_03_PULLUP     0x1000U
#define slcr_MIO_PIN_03_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_03_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_03_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_03_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_03_Speed      0x100U
#define slcr_MIO_PIN_03_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_03_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_03_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_03_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_03_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_03_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_03_L1_SEL        0x4U
#define slcr_MIO_PIN_03_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_03_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_03_L0_SEL        0x2U
#define slcr_MIO_PIN_03_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_03_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_03_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_03_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_03_MASK 0x00003fffU

// MIO Pin 4 Control
#define slcr_MIO_PIN_04_OFFSET 0x00000710U
#define slcr_MIO_PIN_04_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_04_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_04_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_04_DisableRcvr     0x2000U
#define slcr_MIO_PIN_04_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_04_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_04_PULLUP     0x1000U
#define slcr_MIO_PIN_04_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_04_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_04_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_04_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_04_Speed      0x100U
#define slcr_MIO_PIN_04_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_04_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_04_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_04_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_04_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_04_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_04_L1_SEL        0x4U
#define slcr_MIO_PIN_04_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_04_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_04_L0_SEL        0x2U
#define slcr_MIO_PIN_04_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_04_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_04_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_04_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_04_MASK 0x00003fffU

// MIO Pin 5 Control
#define slcr_MIO_PIN_05_OFFSET 0x00000714U
#define slcr_MIO_PIN_05_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_05_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_05_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_05_DisableRcvr     0x2000U
#define slcr_MIO_PIN_05_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_05_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_05_PULLUP     0x1000U
#define slcr_MIO_PIN_05_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_05_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_05_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_05_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_05_Speed      0x100U
#define slcr_MIO_PIN_05_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_05_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_05_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_05_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_05_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_05_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_05_L1_SEL        0x4U
#define slcr_MIO_PIN_05_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_05_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_05_L0_SEL        0x2U
#define slcr_MIO_PIN_05_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_05_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_05_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_05_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_05_MASK 0x00003fffU

// MIO Pin 6 Control
#define slcr_MIO_PIN_06_OFFSET 0x00000718U
#define slcr_MIO_PIN_06_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_06_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_06_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_06_DisableRcvr     0x2000U
#define slcr_MIO_PIN_06_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_06_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_06_PULLUP     0x1000U
#define slcr_MIO_PIN_06_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_06_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_06_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_06_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_06_Speed      0x100U
#define slcr_MIO_PIN_06_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_06_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_06_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_06_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_06_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_06_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_06_L1_SEL        0x4U
#define slcr_MIO_PIN_06_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_06_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_06_L0_SEL        0x2U
#define slcr_MIO_PIN_06_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_06_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_06_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_06_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_06_MASK 0x00003fffU

// MIO Pin 7 Control
#define slcr_MIO_PIN_07_OFFSET 0x0000071cU
#define slcr_MIO_PIN_07_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_07_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_07_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_07_DisableRcvr     0x2000U
#define slcr_MIO_PIN_07_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_07_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_07_PULLUP     0x1000U
#define slcr_MIO_PIN_07_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_07_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_07_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_07_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_07_Speed      0x100U
#define slcr_MIO_PIN_07_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_07_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_07_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_07_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_07_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_07_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_07_L1_SEL        0x4U
#define slcr_MIO_PIN_07_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_07_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_07_L0_SEL        0x2U
#define slcr_MIO_PIN_07_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_07_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_07_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_07_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_07_MASK 0x00003fffU

// MIO Pin 8 Control
#define slcr_MIO_PIN_08_OFFSET 0x00000720U
#define slcr_MIO_PIN_08_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_08_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_08_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_08_DisableRcvr     0x2000U
#define slcr_MIO_PIN_08_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_08_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_08_PULLUP     0x1000U
#define slcr_MIO_PIN_08_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_08_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_08_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_08_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_08_Speed      0x100U
#define slcr_MIO_PIN_08_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_08_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_08_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_08_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_08_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_08_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_08_L1_SEL        0x4U
#define slcr_MIO_PIN_08_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_08_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_08_L0_SEL        0x2U
#define slcr_MIO_PIN_08_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_08_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_08_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_08_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_08_MASK 0x00003fffU

// MIO Pin 9 Control
#define slcr_MIO_PIN_09_OFFSET 0x00000724U
#define slcr_MIO_PIN_09_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_09_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_09_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_09_DisableRcvr     0x2000U
#define slcr_MIO_PIN_09_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_09_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_09_PULLUP     0x1000U
#define slcr_MIO_PIN_09_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_09_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_09_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_09_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_09_Speed      0x100U
#define slcr_MIO_PIN_09_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_09_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_09_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_09_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_09_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_09_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_09_L1_SEL        0x4U
#define slcr_MIO_PIN_09_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_09_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_09_L0_SEL        0x2U
#define slcr_MIO_PIN_09_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_09_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_09_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_09_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_09_MASK 0x00003fffU

// MIO Pin 10 Control
#define slcr_MIO_PIN_10_OFFSET 0x00000728U
#define slcr_MIO_PIN_10_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_10_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_10_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_10_DisableRcvr     0x2000U
#define slcr_MIO_PIN_10_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_10_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_10_PULLUP     0x1000U
#define slcr_MIO_PIN_10_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_10_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_10_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_10_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_10_Speed      0x100U
#define slcr_MIO_PIN_10_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_10_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_10_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_10_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_10_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_10_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_10_L1_SEL        0x4U
#define slcr_MIO_PIN_10_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_10_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_10_L0_SEL        0x2U
#define slcr_MIO_PIN_10_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_10_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_10_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_10_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_10_MASK 0x00003fffU

// MIO Pin 11 Control
#define slcr_MIO_PIN_11_OFFSET 0x0000072cU
#define slcr_MIO_PIN_11_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_11_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_11_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_11_DisableRcvr     0x2000U
#define slcr_MIO_PIN_11_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_11_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_11_PULLUP     0x1000U
#define slcr_MIO_PIN_11_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_11_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_11_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_11_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_11_Speed      0x100U
#define slcr_MIO_PIN_11_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_11_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_11_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_11_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_11_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_11_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_11_L1_SEL        0x4U
#define slcr_MIO_PIN_11_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_11_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_11_L0_SEL        0x2U
#define slcr_MIO_PIN_11_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_11_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_11_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_11_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_11_MASK 0x00003fffU

// MIO Pin 12 Control
#define slcr_MIO_PIN_12_OFFSET 0x00000730U
#define slcr_MIO_PIN_12_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_12_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_12_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_12_DisableRcvr     0x2000U
#define slcr_MIO_PIN_12_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_12_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_12_PULLUP     0x1000U
#define slcr_MIO_PIN_12_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_12_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_12_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_12_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_12_Speed      0x100U
#define slcr_MIO_PIN_12_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_12_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_12_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_12_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_12_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_12_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_12_L1_SEL        0x4U
#define slcr_MIO_PIN_12_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_12_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_12_L0_SEL        0x2U
#define slcr_MIO_PIN_12_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_12_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_12_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_12_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_12_MASK 0x00003fffU

// MIO Pin 13 Control
#define slcr_MIO_PIN_13_OFFSET 0x00000734U
#define slcr_MIO_PIN_13_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_13_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_13_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_13_DisableRcvr     0x2000U
#define slcr_MIO_PIN_13_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_13_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_13_PULLUP     0x1000U
#define slcr_MIO_PIN_13_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_13_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_13_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_13_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_13_Speed      0x100U
#define slcr_MIO_PIN_13_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_13_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_13_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_13_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_13_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_13_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_13_L1_SEL        0x4U
#define slcr_MIO_PIN_13_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_13_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_13_L0_SEL        0x2U
#define slcr_MIO_PIN_13_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_13_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_13_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_13_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_13_MASK 0x00003fffU

// MIO Pin 14 Control
#define slcr_MIO_PIN_14_OFFSET 0x00000738U
#define slcr_MIO_PIN_14_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_14_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_14_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_14_DisableRcvr     0x2000U
#define slcr_MIO_PIN_14_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_14_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_14_PULLUP     0x1000U
#define slcr_MIO_PIN_14_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_14_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_14_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_14_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_14_Speed      0x100U
#define slcr_MIO_PIN_14_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_14_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_14_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_14_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_14_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_14_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_14_L1_SEL        0x4U
#define slcr_MIO_PIN_14_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_14_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_14_L0_SEL        0x2U
#define slcr_MIO_PIN_14_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_14_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_14_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_14_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_14_MASK 0x00003fffU

// MIO Pin 15 Control
#define slcr_MIO_PIN_15_OFFSET 0x0000073cU
#define slcr_MIO_PIN_15_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_15_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_15_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_15_DisableRcvr     0x2000U
#define slcr_MIO_PIN_15_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_15_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_15_PULLUP     0x1000U
#define slcr_MIO_PIN_15_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_15_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_15_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_15_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_15_Speed      0x100U
#define slcr_MIO_PIN_15_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_15_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_15_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_15_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_15_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_15_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_15_L1_SEL        0x4U
#define slcr_MIO_PIN_15_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_15_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_15_L0_SEL        0x2U
#define slcr_MIO_PIN_15_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_15_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_15_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_15_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_15_MASK 0x00003fffU

// MIO Pin 16 Control
#define slcr_MIO_PIN_16_OFFSET 0x00000740U
#define slcr_MIO_PIN_16_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_16_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_16_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_16_DisableRcvr     0x2000U
#define slcr_MIO_PIN_16_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_16_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_16_PULLUP     0x1000U
#define slcr_MIO_PIN_16_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_16_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_16_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_16_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_16_Speed      0x100U
#define slcr_MIO_PIN_16_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_16_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_16_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_16_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_16_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_16_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_16_L1_SEL        0x4U
#define slcr_MIO_PIN_16_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_16_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_16_L0_SEL        0x2U
#define slcr_MIO_PIN_16_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_16_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_16_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_16_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_16_MASK 0x00003fffU

// MIO Pin 17 Control
#define slcr_MIO_PIN_17_OFFSET 0x00000744U
#define slcr_MIO_PIN_17_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_17_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_17_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_17_DisableRcvr     0x2000U
#define slcr_MIO_PIN_17_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_17_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_17_PULLUP     0x1000U
#define slcr_MIO_PIN_17_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_17_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_17_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_17_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_17_Speed      0x100U
#define slcr_MIO_PIN_17_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_17_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_17_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_17_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_17_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_17_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_17_L1_SEL        0x4U
#define slcr_MIO_PIN_17_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_17_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_17_L0_SEL        0x2U
#define slcr_MIO_PIN_17_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_17_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_17_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_17_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_17_MASK 0x00003fffU

// MIO Pin 18 Control
#define slcr_MIO_PIN_18_OFFSET 0x00000748U
#define slcr_MIO_PIN_18_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_18_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_18_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_18_DisableRcvr     0x2000U
#define slcr_MIO_PIN_18_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_18_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_18_PULLUP     0x1000U
#define slcr_MIO_PIN_18_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_18_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_18_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_18_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_18_Speed      0x100U
#define slcr_MIO_PIN_18_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_18_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_18_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_18_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_18_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_18_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_18_L1_SEL        0x4U
#define slcr_MIO_PIN_18_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_18_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_18_L0_SEL        0x2U
#define slcr_MIO_PIN_18_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_18_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_18_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_18_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_18_MASK 0x00003fffU

// MIO Pin 19 Control
#define slcr_MIO_PIN_19_OFFSET 0x0000074cU
#define slcr_MIO_PIN_19_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_19_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_19_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_19_DisableRcvr     0x2000U
#define slcr_MIO_PIN_19_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_19_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_19_PULLUP     0x1000U
#define slcr_MIO_PIN_19_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_19_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_19_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_19_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_19_Speed      0x100U
#define slcr_MIO_PIN_19_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_19_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_19_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_19_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_19_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_19_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_19_L1_SEL        0x4U
#define slcr_MIO_PIN_19_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_19_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_19_L0_SEL        0x2U
#define slcr_MIO_PIN_19_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_19_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_19_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_19_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_19_MASK 0x00003fffU

// MIO Pin 20 Control
#define slcr_MIO_PIN_20_OFFSET 0x00000750U
#define slcr_MIO_PIN_20_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_20_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_20_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_20_DisableRcvr     0x2000U
#define slcr_MIO_PIN_20_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_20_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_20_PULLUP     0x1000U
#define slcr_MIO_PIN_20_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_20_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_20_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_20_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_20_Speed      0x100U
#define slcr_MIO_PIN_20_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_20_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_20_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_20_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_20_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_20_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_20_L1_SEL        0x4U
#define slcr_MIO_PIN_20_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_20_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_20_L0_SEL        0x2U
#define slcr_MIO_PIN_20_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_20_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_20_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_20_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_20_MASK 0x00003fffU

// MIO Pin 21 Control
#define slcr_MIO_PIN_21_OFFSET 0x00000754U
#define slcr_MIO_PIN_21_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_21_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_21_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_21_DisableRcvr     0x2000U
#define slcr_MIO_PIN_21_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_21_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_21_PULLUP     0x1000U
#define slcr_MIO_PIN_21_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_21_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_21_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_21_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_21_Speed      0x100U
#define slcr_MIO_PIN_21_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_21_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_21_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_21_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_21_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_21_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_21_L1_SEL        0x4U
#define slcr_MIO_PIN_21_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_21_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_21_L0_SEL        0x2U
#define slcr_MIO_PIN_21_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_21_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_21_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_21_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_21_MASK 0x00003fffU

// MIO Pin 22 Control
#define slcr_MIO_PIN_22_OFFSET 0x00000758U
#define slcr_MIO_PIN_22_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_22_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_22_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_22_DisableRcvr     0x2000U
#define slcr_MIO_PIN_22_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_22_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_22_PULLUP     0x1000U
#define slcr_MIO_PIN_22_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_22_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_22_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_22_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_22_Speed      0x100U
#define slcr_MIO_PIN_22_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_22_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_22_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_22_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_22_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_22_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_22_L1_SEL        0x4U
#define slcr_MIO_PIN_22_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_22_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_22_L0_SEL        0x2U
#define slcr_MIO_PIN_22_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_22_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_22_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_22_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_22_MASK 0x00003fffU

// MIO Pin 23 Control
#define slcr_MIO_PIN_23_OFFSET 0x0000075cU
#define slcr_MIO_PIN_23_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_23_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_23_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_23_DisableRcvr     0x2000U
#define slcr_MIO_PIN_23_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_23_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_23_PULLUP     0x1000U
#define slcr_MIO_PIN_23_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_23_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_23_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_23_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_23_Speed      0x100U
#define slcr_MIO_PIN_23_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_23_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_23_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_23_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_23_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_23_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_23_L1_SEL        0x4U
#define slcr_MIO_PIN_23_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_23_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_23_L0_SEL        0x2U
#define slcr_MIO_PIN_23_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_23_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_23_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_23_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_23_MASK 0x00003fffU

// MIO Pin 24 Control
#define slcr_MIO_PIN_24_OFFSET 0x00000760U
#define slcr_MIO_PIN_24_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_24_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_24_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_24_DisableRcvr     0x2000U
#define slcr_MIO_PIN_24_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_24_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_24_PULLUP     0x1000U
#define slcr_MIO_PIN_24_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_24_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_24_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_24_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_24_Speed      0x100U
#define slcr_MIO_PIN_24_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_24_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_24_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_24_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_24_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_24_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_24_L1_SEL        0x4U
#define slcr_MIO_PIN_24_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_24_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_24_L0_SEL        0x2U
#define slcr_MIO_PIN_24_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_24_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_24_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_24_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_24_MASK 0x00003fffU

// MIO Pin 25 Control
#define slcr_MIO_PIN_25_OFFSET 0x00000764U
#define slcr_MIO_PIN_25_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_25_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_25_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_25_DisableRcvr     0x2000U
#define slcr_MIO_PIN_25_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_25_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_25_PULLUP     0x1000U
#define slcr_MIO_PIN_25_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_25_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_25_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_25_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_25_Speed      0x100U
#define slcr_MIO_PIN_25_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_25_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_25_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_25_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_25_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_25_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_25_L1_SEL        0x4U
#define slcr_MIO_PIN_25_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_25_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_25_L0_SEL        0x2U
#define slcr_MIO_PIN_25_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_25_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_25_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_25_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_25_MASK 0x00003fffU

// MIO Pin 26 Control
#define slcr_MIO_PIN_26_OFFSET 0x00000768U
#define slcr_MIO_PIN_26_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_26_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_26_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_26_DisableRcvr     0x2000U
#define slcr_MIO_PIN_26_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_26_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_26_PULLUP     0x1000U
#define slcr_MIO_PIN_26_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_26_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_26_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_26_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_26_Speed      0x100U
#define slcr_MIO_PIN_26_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_26_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_26_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_26_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_26_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_26_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_26_L1_SEL        0x4U
#define slcr_MIO_PIN_26_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_26_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_26_L0_SEL        0x2U
#define slcr_MIO_PIN_26_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_26_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_26_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_26_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_26_MASK 0x00003fffU

// MIO Pin 27 Control
#define slcr_MIO_PIN_27_OFFSET 0x0000076cU
#define slcr_MIO_PIN_27_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_27_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_27_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_27_DisableRcvr     0x2000U
#define slcr_MIO_PIN_27_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_27_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_27_PULLUP     0x1000U
#define slcr_MIO_PIN_27_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_27_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_27_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_27_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_27_Speed      0x100U
#define slcr_MIO_PIN_27_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_27_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_27_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_27_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_27_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_27_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_27_L1_SEL        0x4U
#define slcr_MIO_PIN_27_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_27_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_27_L0_SEL        0x2U
#define slcr_MIO_PIN_27_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_27_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_27_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_27_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_27_MASK 0x00003fffU

// MIO Pin 28 Control
#define slcr_MIO_PIN_28_OFFSET 0x00000770U
#define slcr_MIO_PIN_28_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_28_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_28_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_28_DisableRcvr     0x2000U
#define slcr_MIO_PIN_28_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_28_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_28_PULLUP     0x1000U
#define slcr_MIO_PIN_28_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_28_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_28_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_28_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_28_Speed      0x100U
#define slcr_MIO_PIN_28_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_28_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_28_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_28_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_28_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_28_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_28_L1_SEL        0x4U
#define slcr_MIO_PIN_28_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_28_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_28_L0_SEL        0x2U
#define slcr_MIO_PIN_28_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_28_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_28_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_28_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_28_MASK 0x00003fffU

// MIO Pin 29 Control
#define slcr_MIO_PIN_29_OFFSET 0x00000774U
#define slcr_MIO_PIN_29_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_29_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_29_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_29_DisableRcvr     0x2000U
#define slcr_MIO_PIN_29_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_29_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_29_PULLUP     0x1000U
#define slcr_MIO_PIN_29_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_29_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_29_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_29_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_29_Speed      0x100U
#define slcr_MIO_PIN_29_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_29_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_29_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_29_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_29_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_29_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_29_L1_SEL        0x4U
#define slcr_MIO_PIN_29_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_29_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_29_L0_SEL        0x2U
#define slcr_MIO_PIN_29_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_29_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_29_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_29_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_29_MASK 0x00003fffU

// MIO Pin 30 Control
#define slcr_MIO_PIN_30_OFFSET 0x00000778U
#define slcr_MIO_PIN_30_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_30_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_30_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_30_DisableRcvr     0x2000U
#define slcr_MIO_PIN_30_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_30_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_30_PULLUP     0x1000U
#define slcr_MIO_PIN_30_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_30_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_30_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_30_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_30_Speed      0x100U
#define slcr_MIO_PIN_30_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_30_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_30_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_30_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_30_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_30_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_30_L1_SEL        0x4U
#define slcr_MIO_PIN_30_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_30_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_30_L0_SEL        0x2U
#define slcr_MIO_PIN_30_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_30_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_30_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_30_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_30_MASK 0x00003fffU

// MIO Pin 31 Control
#define slcr_MIO_PIN_31_OFFSET 0x0000077cU
#define slcr_MIO_PIN_31_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_31_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_31_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_31_DisableRcvr     0x2000U
#define slcr_MIO_PIN_31_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_31_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_31_PULLUP     0x1000U
#define slcr_MIO_PIN_31_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_31_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_31_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_31_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_31_Speed      0x100U
#define slcr_MIO_PIN_31_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_31_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_31_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_31_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_31_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_31_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_31_L1_SEL        0x4U
#define slcr_MIO_PIN_31_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_31_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_31_L0_SEL        0x2U
#define slcr_MIO_PIN_31_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_31_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_31_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_31_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_31_MASK 0x00003fffU

// MIO Pin 32 Control
#define slcr_MIO_PIN_32_OFFSET 0x00000780U
#define slcr_MIO_PIN_32_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_32_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_32_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_32_DisableRcvr     0x2000U
#define slcr_MIO_PIN_32_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_32_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_32_PULLUP     0x1000U
#define slcr_MIO_PIN_32_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_32_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_32_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_32_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_32_Speed      0x100U
#define slcr_MIO_PIN_32_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_32_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_32_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_32_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_32_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_32_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_32_L1_SEL        0x4U
#define slcr_MIO_PIN_32_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_32_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_32_L0_SEL        0x2U
#define slcr_MIO_PIN_32_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_32_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_32_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_32_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_32_MASK 0x00003fffU

// MIO Pin 33 Control
#define slcr_MIO_PIN_33_OFFSET 0x00000784U
#define slcr_MIO_PIN_33_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_33_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_33_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_33_DisableRcvr     0x2000U
#define slcr_MIO_PIN_33_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_33_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_33_PULLUP     0x1000U
#define slcr_MIO_PIN_33_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_33_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_33_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_33_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_33_Speed      0x100U
#define slcr_MIO_PIN_33_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_33_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_33_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_33_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_33_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_33_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_33_L1_SEL        0x4U
#define slcr_MIO_PIN_33_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_33_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_33_L0_SEL        0x2U
#define slcr_MIO_PIN_33_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_33_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_33_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_33_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_33_MASK 0x00003fffU

// MIO Pin 34 Control
#define slcr_MIO_PIN_34_OFFSET 0x00000788U
#define slcr_MIO_PIN_34_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_34_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_34_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_34_DisableRcvr     0x2000U
#define slcr_MIO_PIN_34_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_34_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_34_PULLUP     0x1000U
#define slcr_MIO_PIN_34_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_34_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_34_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_34_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_34_Speed      0x100U
#define slcr_MIO_PIN_34_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_34_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_34_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_34_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_34_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_34_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_34_L1_SEL        0x4U
#define slcr_MIO_PIN_34_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_34_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_34_L0_SEL        0x2U
#define slcr_MIO_PIN_34_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_34_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_34_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_34_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_34_MASK 0x00003fffU

// MIO Pin 35 Control
#define slcr_MIO_PIN_35_OFFSET 0x0000078cU
#define slcr_MIO_PIN_35_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_35_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_35_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_35_DisableRcvr     0x2000U
#define slcr_MIO_PIN_35_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_35_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_35_PULLUP     0x1000U
#define slcr_MIO_PIN_35_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_35_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_35_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_35_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_35_Speed      0x100U
#define slcr_MIO_PIN_35_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_35_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_35_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_35_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_35_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_35_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_35_L1_SEL        0x4U
#define slcr_MIO_PIN_35_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_35_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_35_L0_SEL        0x2U
#define slcr_MIO_PIN_35_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_35_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_35_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_35_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_35_MASK 0x00003fffU

// MIO Pin 36 Control
#define slcr_MIO_PIN_36_OFFSET 0x00000790U
#define slcr_MIO_PIN_36_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_36_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_36_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_36_DisableRcvr     0x2000U
#define slcr_MIO_PIN_36_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_36_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_36_PULLUP     0x1000U
#define slcr_MIO_PIN_36_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_36_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_36_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_36_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_36_Speed      0x100U
#define slcr_MIO_PIN_36_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_36_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_36_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_36_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_36_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_36_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_36_L1_SEL        0x4U
#define slcr_MIO_PIN_36_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_36_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_36_L0_SEL        0x2U
#define slcr_MIO_PIN_36_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_36_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_36_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_36_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_36_MASK 0x00003fffU

// MIO Pin 37 Control
#define slcr_MIO_PIN_37_OFFSET 0x00000794U
#define slcr_MIO_PIN_37_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_37_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_37_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_37_DisableRcvr     0x2000U
#define slcr_MIO_PIN_37_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_37_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_37_PULLUP     0x1000U
#define slcr_MIO_PIN_37_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_37_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_37_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_37_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_37_Speed      0x100U
#define slcr_MIO_PIN_37_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_37_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_37_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_37_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_37_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_37_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_37_L1_SEL        0x4U
#define slcr_MIO_PIN_37_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_37_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_37_L0_SEL        0x2U
#define slcr_MIO_PIN_37_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_37_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_37_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_37_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_37_MASK 0x00003fffU

// MIO Pin 38 Control
#define slcr_MIO_PIN_38_OFFSET 0x00000798U
#define slcr_MIO_PIN_38_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_38_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_38_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_38_DisableRcvr     0x2000U
#define slcr_MIO_PIN_38_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_38_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_38_PULLUP     0x1000U
#define slcr_MIO_PIN_38_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_38_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_38_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_38_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_38_Speed      0x100U
#define slcr_MIO_PIN_38_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_38_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_38_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_38_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_38_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_38_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_38_L1_SEL        0x4U
#define slcr_MIO_PIN_38_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_38_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_38_L0_SEL        0x2U
#define slcr_MIO_PIN_38_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_38_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_38_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_38_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_38_MASK 0x00003fffU

// MIO Pin 39 Control
#define slcr_MIO_PIN_39_OFFSET 0x0000079cU
#define slcr_MIO_PIN_39_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_39_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_39_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_39_DisableRcvr     0x2000U
#define slcr_MIO_PIN_39_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_39_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_39_PULLUP     0x1000U
#define slcr_MIO_PIN_39_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_39_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_39_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_39_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_39_Speed      0x100U
#define slcr_MIO_PIN_39_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_39_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_39_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_39_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_39_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_39_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_39_L1_SEL        0x4U
#define slcr_MIO_PIN_39_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_39_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_39_L0_SEL        0x2U
#define slcr_MIO_PIN_39_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_39_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_39_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_39_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_39_MASK 0x00003fffU

// MIO Pin 40 Control
#define slcr_MIO_PIN_40_OFFSET 0x000007a0U
#define slcr_MIO_PIN_40_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_40_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_40_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_40_DisableRcvr     0x2000U
#define slcr_MIO_PIN_40_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_40_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_40_PULLUP     0x1000U
#define slcr_MIO_PIN_40_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_40_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_40_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_40_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_40_Speed      0x100U
#define slcr_MIO_PIN_40_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_40_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_40_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_40_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_40_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_40_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_40_L1_SEL        0x4U
#define slcr_MIO_PIN_40_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_40_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_40_L0_SEL        0x2U
#define slcr_MIO_PIN_40_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_40_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_40_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_40_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_40_MASK 0x00003fffU

// MIO Pin 41 Control
#define slcr_MIO_PIN_41_OFFSET 0x000007a4U
#define slcr_MIO_PIN_41_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_41_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_41_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_41_DisableRcvr     0x2000U
#define slcr_MIO_PIN_41_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_41_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_41_PULLUP     0x1000U
#define slcr_MIO_PIN_41_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_41_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_41_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_41_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_41_Speed      0x100U
#define slcr_MIO_PIN_41_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_41_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_41_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_41_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_41_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_41_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_41_L1_SEL        0x4U
#define slcr_MIO_PIN_41_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_41_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_41_L0_SEL        0x2U
#define slcr_MIO_PIN_41_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_41_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_41_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_41_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_41_MASK 0x00003fffU

// MIO Pin 42 Control
#define slcr_MIO_PIN_42_OFFSET 0x000007a8U
#define slcr_MIO_PIN_42_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_42_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_42_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_42_DisableRcvr     0x2000U
#define slcr_MIO_PIN_42_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_42_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_42_PULLUP     0x1000U
#define slcr_MIO_PIN_42_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_42_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_42_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_42_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_42_Speed      0x100U
#define slcr_MIO_PIN_42_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_42_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_42_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_42_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_42_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_42_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_42_L1_SEL        0x4U
#define slcr_MIO_PIN_42_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_42_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_42_L0_SEL        0x2U
#define slcr_MIO_PIN_42_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_42_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_42_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_42_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_42_MASK 0x00003fffU

// MIO Pin 43 Control
#define slcr_MIO_PIN_43_OFFSET 0x000007acU
#define slcr_MIO_PIN_43_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_43_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_43_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_43_DisableRcvr     0x2000U
#define slcr_MIO_PIN_43_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_43_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_43_PULLUP     0x1000U
#define slcr_MIO_PIN_43_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_43_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_43_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_43_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_43_Speed      0x100U
#define slcr_MIO_PIN_43_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_43_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_43_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_43_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_43_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_43_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_43_L1_SEL        0x4U
#define slcr_MIO_PIN_43_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_43_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_43_L0_SEL        0x2U
#define slcr_MIO_PIN_43_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_43_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_43_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_43_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_43_MASK 0x00003fffU

// MIO Pin 44 Control
#define slcr_MIO_PIN_44_OFFSET 0x000007b0U
#define slcr_MIO_PIN_44_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_44_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_44_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_44_DisableRcvr     0x2000U
#define slcr_MIO_PIN_44_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_44_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_44_PULLUP     0x1000U
#define slcr_MIO_PIN_44_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_44_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_44_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_44_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_44_Speed      0x100U
#define slcr_MIO_PIN_44_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_44_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_44_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_44_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_44_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_44_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_44_L1_SEL        0x4U
#define slcr_MIO_PIN_44_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_44_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_44_L0_SEL        0x2U
#define slcr_MIO_PIN_44_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_44_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_44_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_44_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_44_MASK 0x00003fffU

// MIO Pin 45 Control
#define slcr_MIO_PIN_45_OFFSET 0x000007b4U
#define slcr_MIO_PIN_45_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_45_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_45_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_45_DisableRcvr     0x2000U
#define slcr_MIO_PIN_45_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_45_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_45_PULLUP     0x1000U
#define slcr_MIO_PIN_45_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_45_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_45_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_45_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_45_Speed      0x100U
#define slcr_MIO_PIN_45_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_45_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_45_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_45_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_45_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_45_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_45_L1_SEL        0x4U
#define slcr_MIO_PIN_45_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_45_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_45_L0_SEL        0x2U
#define slcr_MIO_PIN_45_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_45_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_45_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_45_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_45_MASK 0x00003fffU

// MIO Pin 46 Control
#define slcr_MIO_PIN_46_OFFSET 0x000007b8U
#define slcr_MIO_PIN_46_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_46_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_46_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_46_DisableRcvr     0x2000U
#define slcr_MIO_PIN_46_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_46_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_46_PULLUP     0x1000U
#define slcr_MIO_PIN_46_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_46_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_46_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_46_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_46_Speed      0x100U
#define slcr_MIO_PIN_46_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_46_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_46_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_46_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_46_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_46_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_46_L1_SEL        0x4U
#define slcr_MIO_PIN_46_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_46_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_46_L0_SEL        0x2U
#define slcr_MIO_PIN_46_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_46_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_46_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_46_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_46_MASK 0x00003fffU

// MIO Pin 47 Control
#define slcr_MIO_PIN_47_OFFSET 0x000007bcU
#define slcr_MIO_PIN_47_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_47_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_47_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_47_DisableRcvr     0x2000U
#define slcr_MIO_PIN_47_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_47_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_47_PULLUP     0x1000U
#define slcr_MIO_PIN_47_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_47_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_47_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_47_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_47_Speed      0x100U
#define slcr_MIO_PIN_47_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_47_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_47_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_47_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_47_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_47_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_47_L1_SEL        0x4U
#define slcr_MIO_PIN_47_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_47_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_47_L0_SEL        0x2U
#define slcr_MIO_PIN_47_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_47_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_47_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_47_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_47_MASK 0x00003fffU

// MIO Pin 48 Control
#define slcr_MIO_PIN_48_OFFSET 0x000007c0U
#define slcr_MIO_PIN_48_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_48_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_48_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_48_DisableRcvr     0x2000U
#define slcr_MIO_PIN_48_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_48_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_48_PULLUP     0x1000U
#define slcr_MIO_PIN_48_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_48_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_48_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_48_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_48_Speed      0x100U
#define slcr_MIO_PIN_48_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_48_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_48_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_48_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_48_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_48_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_48_L1_SEL        0x4U
#define slcr_MIO_PIN_48_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_48_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_48_L0_SEL        0x2U
#define slcr_MIO_PIN_48_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_48_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_48_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_48_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_48_MASK 0x00003fffU

// MIO Pin 49 Control
#define slcr_MIO_PIN_49_OFFSET 0x000007c4U
#define slcr_MIO_PIN_49_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_49_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_49_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_49_DisableRcvr     0x2000U
#define slcr_MIO_PIN_49_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_49_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_49_PULLUP     0x1000U
#define slcr_MIO_PIN_49_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_49_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_49_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_49_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_49_Speed      0x100U
#define slcr_MIO_PIN_49_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_49_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_49_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_49_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_49_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_49_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_49_L1_SEL        0x4U
#define slcr_MIO_PIN_49_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_49_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_49_L0_SEL        0x2U
#define slcr_MIO_PIN_49_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_49_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_49_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_49_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_49_MASK 0x00003fffU

// MIO Pin 50 Control
#define slcr_MIO_PIN_50_OFFSET 0x000007c8U
#define slcr_MIO_PIN_50_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_50_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_50_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_50_DisableRcvr     0x2000U
#define slcr_MIO_PIN_50_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_50_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_50_PULLUP     0x1000U
#define slcr_MIO_PIN_50_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_50_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_50_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_50_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_50_Speed      0x100U
#define slcr_MIO_PIN_50_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_50_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_50_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_50_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_50_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_50_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_50_L1_SEL        0x4U
#define slcr_MIO_PIN_50_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_50_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_50_L0_SEL        0x2U
#define slcr_MIO_PIN_50_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_50_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_50_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_50_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_50_MASK 0x00003fffU

// MIO Pin 51 Control
#define slcr_MIO_PIN_51_OFFSET 0x000007ccU
#define slcr_MIO_PIN_51_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_51_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_51_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_51_DisableRcvr     0x2000U
#define slcr_MIO_PIN_51_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_51_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_51_PULLUP     0x1000U
#define slcr_MIO_PIN_51_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_51_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_51_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_51_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_51_Speed      0x100U
#define slcr_MIO_PIN_51_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_51_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_51_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_51_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_51_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_51_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_51_L1_SEL        0x4U
#define slcr_MIO_PIN_51_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_51_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_51_L0_SEL        0x2U
#define slcr_MIO_PIN_51_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_51_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_51_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_51_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_51_MASK 0x00003fffU

// MIO Pin 52 Control
#define slcr_MIO_PIN_52_OFFSET 0x000007d0U
#define slcr_MIO_PIN_52_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_52_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_52_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_52_DisableRcvr     0x2000U
#define slcr_MIO_PIN_52_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_52_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_52_PULLUP     0x1000U
#define slcr_MIO_PIN_52_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_52_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_52_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_52_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_52_Speed      0x100U
#define slcr_MIO_PIN_52_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_52_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_52_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_52_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_52_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_52_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_52_L1_SEL        0x4U
#define slcr_MIO_PIN_52_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_52_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_52_L0_SEL        0x2U
#define slcr_MIO_PIN_52_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_52_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_52_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_52_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_52_MASK 0x00003fffU

// MIO Pin 53 Control
#define slcr_MIO_PIN_53_OFFSET 0x000007d4U
#define slcr_MIO_PIN_53_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_MIO_PIN_53_RESERVED_0_MASK 0xffffc000U
#define slcr_MIO_PIN_53_DisableRcvr_LSHIFT 0x0000000dU
#define slcr_MIO_PIN_53_DisableRcvr     0x2000U
#define slcr_MIO_PIN_53_DisableRcvr_MASK 0x00002000U
#define slcr_MIO_PIN_53_PULLUP_LSHIFT 0x0000000cU
#define slcr_MIO_PIN_53_PULLUP     0x1000U
#define slcr_MIO_PIN_53_PULLUP_MASK 0x00001000U
#define slcr_MIO_PIN_53_IO_Type_LSHIFT 0x00000009U
#define slcr_MIO_PIN_53_IO_Type_MASK 0x00000e00U
#define slcr_MIO_PIN_53_Speed_LSHIFT 0x00000008U
#define slcr_MIO_PIN_53_Speed      0x100U
#define slcr_MIO_PIN_53_Speed_MASK 0x00000100U
#define slcr_MIO_PIN_53_L3_SEL_LSHIFT 0x00000005U
#define slcr_MIO_PIN_53_L3_SEL_MASK 0x000000e0U
#define slcr_MIO_PIN_53_L2_SEL_LSHIFT 0x00000003U
#define slcr_MIO_PIN_53_L2_SEL_MASK 0x00000018U
#define slcr_MIO_PIN_53_L1_SEL_LSHIFT 0x00000002U
#define slcr_MIO_PIN_53_L1_SEL        0x4U
#define slcr_MIO_PIN_53_L1_SEL_MASK 0x00000004U
#define slcr_MIO_PIN_53_L0_SEL_LSHIFT 0x00000001U
#define slcr_MIO_PIN_53_L0_SEL        0x2U
#define slcr_MIO_PIN_53_L0_SEL_MASK 0x00000002U
#define slcr_MIO_PIN_53_TRI_ENABLE_LSHIFT 0x00000000U
#define slcr_MIO_PIN_53_TRI_ENABLE        0x1U
#define slcr_MIO_PIN_53_TRI_ENABLE_MASK 0x00000001U
#define slcr_MIO_PIN_53_MASK 0x00003fffU

// Loopback function within MIO
#define slcr_MIO_LOOPBACK_OFFSET 0x00000804U
#define slcr_MIO_LOOPBACK_RESERVED_0_LSHIFT 0x00000004U
#define slcr_MIO_LOOPBACK_RESERVED_0_MASK 0xfffffff0U
#define slcr_MIO_LOOPBACK_I2C0_LOOP_I2C1_LSHIFT 0x00000003U
#define slcr_MIO_LOOPBACK_I2C0_LOOP_I2C1        0x8U
#define slcr_MIO_LOOPBACK_I2C0_LOOP_I2C1_MASK 0x00000008U
#define slcr_MIO_LOOPBACK_CAN0_LOOP_CAN1_LSHIFT 0x00000002U
#define slcr_MIO_LOOPBACK_CAN0_LOOP_CAN1        0x4U
#define slcr_MIO_LOOPBACK_CAN0_LOOP_CAN1_MASK 0x00000004U
#define slcr_MIO_LOOPBACK_UA0_LOOP_UA1_LSHIFT 0x00000001U
#define slcr_MIO_LOOPBACK_UA0_LOOP_UA1        0x2U
#define slcr_MIO_LOOPBACK_UA0_LOOP_UA1_MASK 0x00000002U
#define slcr_MIO_LOOPBACK_SPI0_LOOP_SPI1_LSHIFT 0x00000000U
#define slcr_MIO_LOOPBACK_SPI0_LOOP_SPI1        0x1U
#define slcr_MIO_LOOPBACK_SPI0_LOOP_SPI1_MASK 0x00000001U
#define slcr_MIO_LOOPBACK_MASK 0x0000000fU

// MIO pin Tri-state Enables, 31:0
#define slcr_MIO_MST_TRI0_OFFSET 0x0000080cU
#define slcr_MIO_MST_TRI0_PIN_31_TRI_LSHIFT 0x0000001fU
#define slcr_MIO_MST_TRI0_PIN_31_TRI 0x80000000U
#define slcr_MIO_MST_TRI0_PIN_31_TRI_MASK 0x80000000U
#define slcr_MIO_MST_TRI0_PIN_30_TRI_LSHIFT 0x0000001eU
#define slcr_MIO_MST_TRI0_PIN_30_TRI 0x40000000U
#define slcr_MIO_MST_TRI0_PIN_30_TRI_MASK 0x40000000U
#define slcr_MIO_MST_TRI0_PIN_29_TRI_LSHIFT 0x0000001dU
#define slcr_MIO_MST_TRI0_PIN_29_TRI 0x20000000U
#define slcr_MIO_MST_TRI0_PIN_29_TRI_MASK 0x20000000U
#define slcr_MIO_MST_TRI0_PIN_28_TRI_LSHIFT 0x0000001cU
#define slcr_MIO_MST_TRI0_PIN_28_TRI 0x10000000U
#define slcr_MIO_MST_TRI0_PIN_28_TRI_MASK 0x10000000U
#define slcr_MIO_MST_TRI0_PIN_27_TRI_LSHIFT 0x0000001bU
#define slcr_MIO_MST_TRI0_PIN_27_TRI  0x8000000U
#define slcr_MIO_MST_TRI0_PIN_27_TRI_MASK 0x08000000U
#define slcr_MIO_MST_TRI0_PIN_26_TRI_LSHIFT 0x0000001aU
#define slcr_MIO_MST_TRI0_PIN_26_TRI  0x4000000U
#define slcr_MIO_MST_TRI0_PIN_26_TRI_MASK 0x04000000U
#define slcr_MIO_MST_TRI0_PIN_25_TRI_LSHIFT 0x00000019U
#define slcr_MIO_MST_TRI0_PIN_25_TRI  0x2000000U
#define slcr_MIO_MST_TRI0_PIN_25_TRI_MASK 0x02000000U
#define slcr_MIO_MST_TRI0_PIN_24_TRI_LSHIFT 0x00000018U
#define slcr_MIO_MST_TRI0_PIN_24_TRI  0x1000000U
#define slcr_MIO_MST_TRI0_PIN_24_TRI_MASK 0x01000000U
#define slcr_MIO_MST_TRI0_PIN_23_TRI_LSHIFT 0x00000017U
#define slcr_MIO_MST_TRI0_PIN_23_TRI   0x800000U
#define slcr_MIO_MST_TRI0_PIN_23_TRI_MASK 0x00800000U
#define slcr_MIO_MST_TRI0_PIN_22_TRI_LSHIFT 0x00000016U
#define slcr_MIO_MST_TRI0_PIN_22_TRI   0x400000U
#define slcr_MIO_MST_TRI0_PIN_22_TRI_MASK 0x00400000U
#define slcr_MIO_MST_TRI0_PIN_21_TRI_LSHIFT 0x00000015U
#define slcr_MIO_MST_TRI0_PIN_21_TRI   0x200000U
#define slcr_MIO_MST_TRI0_PIN_21_TRI_MASK 0x00200000U
#define slcr_MIO_MST_TRI0_PIN_20_TRI_LSHIFT 0x00000014U
#define slcr_MIO_MST_TRI0_PIN_20_TRI   0x100000U
#define slcr_MIO_MST_TRI0_PIN_20_TRI_MASK 0x00100000U
#define slcr_MIO_MST_TRI0_PIN_19_TRI_LSHIFT 0x00000013U
#define slcr_MIO_MST_TRI0_PIN_19_TRI    0x80000U
#define slcr_MIO_MST_TRI0_PIN_19_TRI_MASK 0x00080000U
#define slcr_MIO_MST_TRI0_PIN_18_TRI_LSHIFT 0x00000012U
#define slcr_MIO_MST_TRI0_PIN_18_TRI    0x40000U
#define slcr_MIO_MST_TRI0_PIN_18_TRI_MASK 0x00040000U
#define slcr_MIO_MST_TRI0_PIN_17_TRI_LSHIFT 0x00000011U
#define slcr_MIO_MST_TRI0_PIN_17_TRI    0x20000U
#define slcr_MIO_MST_TRI0_PIN_17_TRI_MASK 0x00020000U
#define slcr_MIO_MST_TRI0_PIN_16_TRI_LSHIFT 0x00000010U
#define slcr_MIO_MST_TRI0_PIN_16_TRI    0x10000U
#define slcr_MIO_MST_TRI0_PIN_16_TRI_MASK 0x00010000U
#define slcr_MIO_MST_TRI0_PIN_15_TRI_LSHIFT 0x0000000fU
#define slcr_MIO_MST_TRI0_PIN_15_TRI     0x8000U
#define slcr_MIO_MST_TRI0_PIN_15_TRI_MASK 0x00008000U
#define slcr_MIO_MST_TRI0_PIN_14_TRI_LSHIFT 0x0000000eU
#define slcr_MIO_MST_TRI0_PIN_14_TRI     0x4000U
#define slcr_MIO_MST_TRI0_PIN_14_TRI_MASK 0x00004000U
#define slcr_MIO_MST_TRI0_PIN_13_TRI_LSHIFT 0x0000000dU
#define slcr_MIO_MST_TRI0_PIN_13_TRI     0x2000U
#define slcr_MIO_MST_TRI0_PIN_13_TRI_MASK 0x00002000U
#define slcr_MIO_MST_TRI0_PIN_12_TRI_LSHIFT 0x0000000cU
#define slcr_MIO_MST_TRI0_PIN_12_TRI     0x1000U
#define slcr_MIO_MST_TRI0_PIN_12_TRI_MASK 0x00001000U
#define slcr_MIO_MST_TRI0_PIN_11_TRI_LSHIFT 0x0000000bU
#define slcr_MIO_MST_TRI0_PIN_11_TRI      0x800U
#define slcr_MIO_MST_TRI0_PIN_11_TRI_MASK 0x00000800U
#define slcr_MIO_MST_TRI0_PIN_10_TRI_LSHIFT 0x0000000aU
#define slcr_MIO_MST_TRI0_PIN_10_TRI      0x400U
#define slcr_MIO_MST_TRI0_PIN_10_TRI_MASK 0x00000400U
#define slcr_MIO_MST_TRI0_PIN_09_TRI_LSHIFT 0x00000009U
#define slcr_MIO_MST_TRI0_PIN_09_TRI      0x200U
#define slcr_MIO_MST_TRI0_PIN_09_TRI_MASK 0x00000200U
#define slcr_MIO_MST_TRI0_PIN_08_TRI_LSHIFT 0x00000008U
#define slcr_MIO_MST_TRI0_PIN_08_TRI      0x100U
#define slcr_MIO_MST_TRI0_PIN_08_TRI_MASK 0x00000100U
#define slcr_MIO_MST_TRI0_PIN_07_TRI_LSHIFT 0x00000007U
#define slcr_MIO_MST_TRI0_PIN_07_TRI       0x80U
#define slcr_MIO_MST_TRI0_PIN_07_TRI_MASK 0x00000080U
#define slcr_MIO_MST_TRI0_PIN_06_TRI_LSHIFT 0x00000006U
#define slcr_MIO_MST_TRI0_PIN_06_TRI       0x40U
#define slcr_MIO_MST_TRI0_PIN_06_TRI_MASK 0x00000040U
#define slcr_MIO_MST_TRI0_PIN_05_TRI_LSHIFT 0x00000005U
#define slcr_MIO_MST_TRI0_PIN_05_TRI       0x20U
#define slcr_MIO_MST_TRI0_PIN_05_TRI_MASK 0x00000020U
#define slcr_MIO_MST_TRI0_PIN_04_TRI_LSHIFT 0x00000004U
#define slcr_MIO_MST_TRI0_PIN_04_TRI       0x10U
#define slcr_MIO_MST_TRI0_PIN_04_TRI_MASK 0x00000010U
#define slcr_MIO_MST_TRI0_PIN_03_TRI_LSHIFT 0x00000003U
#define slcr_MIO_MST_TRI0_PIN_03_TRI        0x8U
#define slcr_MIO_MST_TRI0_PIN_03_TRI_MASK 0x00000008U
#define slcr_MIO_MST_TRI0_PIN_02_TRI_LSHIFT 0x00000002U
#define slcr_MIO_MST_TRI0_PIN_02_TRI        0x4U
#define slcr_MIO_MST_TRI0_PIN_02_TRI_MASK 0x00000004U
#define slcr_MIO_MST_TRI0_PIN_01_TRI_LSHIFT 0x00000001U
#define slcr_MIO_MST_TRI0_PIN_01_TRI        0x2U
#define slcr_MIO_MST_TRI0_PIN_01_TRI_MASK 0x00000002U
#define slcr_MIO_MST_TRI0_PIN_00_TRI_LSHIFT 0x00000000U
#define slcr_MIO_MST_TRI0_PIN_00_TRI        0x1U
#define slcr_MIO_MST_TRI0_PIN_00_TRI_MASK 0x00000001U
#define slcr_MIO_MST_TRI0_MASK 0xffffffffU

// MIO pin Tri-state Enables, 53:32
#define slcr_MIO_MST_TRI1_OFFSET 0x00000810U
#define slcr_MIO_MST_TRI1_RESERVED_0_LSHIFT 0x00000016U
#define slcr_MIO_MST_TRI1_RESERVED_0_MASK 0xffc00000U
#define slcr_MIO_MST_TRI1_PIN_53_TRI_LSHIFT 0x00000015U
#define slcr_MIO_MST_TRI1_PIN_53_TRI   0x200000U
#define slcr_MIO_MST_TRI1_PIN_53_TRI_MASK 0x00200000U
#define slcr_MIO_MST_TRI1_PIN_52_TRI_LSHIFT 0x00000014U
#define slcr_MIO_MST_TRI1_PIN_52_TRI   0x100000U
#define slcr_MIO_MST_TRI1_PIN_52_TRI_MASK 0x00100000U
#define slcr_MIO_MST_TRI1_PIN_51_TRI_LSHIFT 0x00000013U
#define slcr_MIO_MST_TRI1_PIN_51_TRI    0x80000U
#define slcr_MIO_MST_TRI1_PIN_51_TRI_MASK 0x00080000U
#define slcr_MIO_MST_TRI1_PIN_50_TRI_LSHIFT 0x00000012U
#define slcr_MIO_MST_TRI1_PIN_50_TRI    0x40000U
#define slcr_MIO_MST_TRI1_PIN_50_TRI_MASK 0x00040000U
#define slcr_MIO_MST_TRI1_PIN_49_TRI_LSHIFT 0x00000011U
#define slcr_MIO_MST_TRI1_PIN_49_TRI    0x20000U
#define slcr_MIO_MST_TRI1_PIN_49_TRI_MASK 0x00020000U
#define slcr_MIO_MST_TRI1_PIN_48_TRI_LSHIFT 0x00000010U
#define slcr_MIO_MST_TRI1_PIN_48_TRI    0x10000U
#define slcr_MIO_MST_TRI1_PIN_48_TRI_MASK 0x00010000U
#define slcr_MIO_MST_TRI1_PIN_47_TRI_LSHIFT 0x0000000fU
#define slcr_MIO_MST_TRI1_PIN_47_TRI     0x8000U
#define slcr_MIO_MST_TRI1_PIN_47_TRI_MASK 0x00008000U
#define slcr_MIO_MST_TRI1_PIN_46_TRI_LSHIFT 0x0000000eU
#define slcr_MIO_MST_TRI1_PIN_46_TRI     0x4000U
#define slcr_MIO_MST_TRI1_PIN_46_TRI_MASK 0x00004000U
#define slcr_MIO_MST_TRI1_PIN_45_TRI_LSHIFT 0x0000000dU
#define slcr_MIO_MST_TRI1_PIN_45_TRI     0x2000U
#define slcr_MIO_MST_TRI1_PIN_45_TRI_MASK 0x00002000U
#define slcr_MIO_MST_TRI1_PIN_44_TRI_LSHIFT 0x0000000cU
#define slcr_MIO_MST_TRI1_PIN_44_TRI     0x1000U
#define slcr_MIO_MST_TRI1_PIN_44_TRI_MASK 0x00001000U
#define slcr_MIO_MST_TRI1_PIN_43_TRI_LSHIFT 0x0000000bU
#define slcr_MIO_MST_TRI1_PIN_43_TRI      0x800U
#define slcr_MIO_MST_TRI1_PIN_43_TRI_MASK 0x00000800U
#define slcr_MIO_MST_TRI1_PIN_42_TRI_LSHIFT 0x0000000aU
#define slcr_MIO_MST_TRI1_PIN_42_TRI      0x400U
#define slcr_MIO_MST_TRI1_PIN_42_TRI_MASK 0x00000400U
#define slcr_MIO_MST_TRI1_PIN_41_TRI_LSHIFT 0x00000009U
#define slcr_MIO_MST_TRI1_PIN_41_TRI      0x200U
#define slcr_MIO_MST_TRI1_PIN_41_TRI_MASK 0x00000200U
#define slcr_MIO_MST_TRI1_PIN_40_TRI_LSHIFT 0x00000008U
#define slcr_MIO_MST_TRI1_PIN_40_TRI      0x100U
#define slcr_MIO_MST_TRI1_PIN_40_TRI_MASK 0x00000100U
#define slcr_MIO_MST_TRI1_PIN_39_TRI_LSHIFT 0x00000007U
#define slcr_MIO_MST_TRI1_PIN_39_TRI       0x80U
#define slcr_MIO_MST_TRI1_PIN_39_TRI_MASK 0x00000080U
#define slcr_MIO_MST_TRI1_PIN_38_TRI_LSHIFT 0x00000006U
#define slcr_MIO_MST_TRI1_PIN_38_TRI       0x40U
#define slcr_MIO_MST_TRI1_PIN_38_TRI_MASK 0x00000040U
#define slcr_MIO_MST_TRI1_PIN_37_TRI_LSHIFT 0x00000005U
#define slcr_MIO_MST_TRI1_PIN_37_TRI       0x20U
#define slcr_MIO_MST_TRI1_PIN_37_TRI_MASK 0x00000020U
#define slcr_MIO_MST_TRI1_PIN_36_TRI_LSHIFT 0x00000004U
#define slcr_MIO_MST_TRI1_PIN_36_TRI       0x10U
#define slcr_MIO_MST_TRI1_PIN_36_TRI_MASK 0x00000010U
#define slcr_MIO_MST_TRI1_PIN_35_TRI_LSHIFT 0x00000003U
#define slcr_MIO_MST_TRI1_PIN_35_TRI        0x8U
#define slcr_MIO_MST_TRI1_PIN_35_TRI_MASK 0x00000008U
#define slcr_MIO_MST_TRI1_PIN_34_TRI_LSHIFT 0x00000002U
#define slcr_MIO_MST_TRI1_PIN_34_TRI        0x4U
#define slcr_MIO_MST_TRI1_PIN_34_TRI_MASK 0x00000004U
#define slcr_MIO_MST_TRI1_PIN_33_TRI_LSHIFT 0x00000001U
#define slcr_MIO_MST_TRI1_PIN_33_TRI        0x2U
#define slcr_MIO_MST_TRI1_PIN_33_TRI_MASK 0x00000002U
#define slcr_MIO_MST_TRI1_PIN_32_TRI_LSHIFT 0x00000000U
#define slcr_MIO_MST_TRI1_PIN_32_TRI        0x1U
#define slcr_MIO_MST_TRI1_PIN_32_TRI_MASK 0x00000001U
#define slcr_MIO_MST_TRI1_MASK 0x003fffffU

// SDIO 0 WP CD select
#define slcr_SD0_WP_CD_SEL_OFFSET 0x00000830U
#define slcr_SD0_WP_CD_SEL_RESERVED_0_LSHIFT 0x00000016U
#define slcr_SD0_WP_CD_SEL_RESERVED_0_MASK 0xffc00000U
#define slcr_SD0_WP_CD_SEL_SDIO0_CD_SEL_LSHIFT 0x00000010U
#define slcr_SD0_WP_CD_SEL_SDIO0_CD_SEL_MASK 0x003f0000U
#define slcr_SD0_WP_CD_SEL_RESERVED_1_LSHIFT 0x00000006U
#define slcr_SD0_WP_CD_SEL_RESERVED_1_MASK 0x0000ffc0U
#define slcr_SD0_WP_CD_SEL_SDIO0_WP_SEL_LSHIFT 0x00000000U
#define slcr_SD0_WP_CD_SEL_SDIO0_WP_SEL_MASK 0x0000003fU
#define slcr_SD0_WP_CD_SEL_MASK 0x003f003fU

// SDIO 1 WP CD select
#define slcr_SD1_WP_CD_SEL_OFFSET 0x00000834U
#define slcr_SD1_WP_CD_SEL_RESERVED_2_LSHIFT 0x00000016U
#define slcr_SD1_WP_CD_SEL_RESERVED_2_MASK 0xffc00000U
#define slcr_SD1_WP_CD_SEL_SDIO1_CD_SEL_LSHIFT 0x00000010U
#define slcr_SD1_WP_CD_SEL_SDIO1_CD_SEL_MASK 0x003f0000U
#define slcr_SD1_WP_CD_SEL_RESERVED_3_LSHIFT 0x00000006U
#define slcr_SD1_WP_CD_SEL_RESERVED_3_MASK 0x0000ffc0U
#define slcr_SD1_WP_CD_SEL_SDIO1_WP_SEL_LSHIFT 0x00000000U
#define slcr_SD1_WP_CD_SEL_SDIO1_WP_SEL_MASK 0x0000003fU
#define slcr_SD1_WP_CD_SEL_MASK 0x003f003fU

// Level Shifters Enable
#define slcr_LVL_SHFTR_EN_OFFSET 0x00000900U
#define slcr_LVL_SHFTR_EN_RESERVED_0_LSHIFT 0x00000005U
#define slcr_LVL_SHFTR_EN_RESERVED_0_MASK 0xffffffe0U
#define slcr_LVL_SHFTR_EN_RESERVED_1_LSHIFT 0x00000004U
#define slcr_LVL_SHFTR_EN_RESERVED_1       0x10U
#define slcr_LVL_SHFTR_EN_RESERVED_1_MASK 0x00000010U
#define slcr_LVL_SHFTR_EN_USER_LVL_SHFTR_EN_LSHIFT 0x00000000U
#define slcr_LVL_SHFTR_EN_USER_LVL_SHFTR_EN_MASK 0x0000000fU
#define slcr_LVL_SHFTR_EN_MASK 0x0000000fU

// OCM Address Mapping
#define slcr_OCM_CFG_OFFSET 0x00000910U
#define slcr_OCM_CFG_RESERVED_0_LSHIFT 0x00000005U
#define slcr_OCM_CFG_RESERVED_0_MASK 0xffffffe0U
#define slcr_OCM_CFG_SWAP_LSHIFT 0x00000004U
#define slcr_OCM_CFG_SWAP       0x10U
#define slcr_OCM_CFG_SWAP_MASK 0x00000010U
#define slcr_OCM_CFG_RAM_HI_LSHIFT 0x00000000U
#define slcr_OCM_CFG_RAM_HI_MASK 0x0000000fU
#define slcr_OCM_CFG_MASK 0x0000001fU

// Reserved
#define slcr_Reserved_OFFSET 0x00000a1cU
#define slcr_Reserved_RESERVED_0_LSHIFT 0x00000000U
#define slcr_Reserved_RESERVED_0_MASK 0x00000000U

// PS IO Buffer Control
#define slcr_GPIOB_CTRL_OFFSET 0x00000b00U
#define slcr_GPIOB_CTRL_RESERVED_0_LSHIFT 0x0000000cU
#define slcr_GPIOB_CTRL_RESERVED_0_MASK 0xfffff000U
#define slcr_GPIOB_CTRL_VREF_SW_EN_LSHIFT 0x0000000bU
#define slcr_GPIOB_CTRL_VREF_SW_EN      0x800U
#define slcr_GPIOB_CTRL_VREF_SW_EN_MASK 0x00000800U
#define slcr_GPIOB_CTRL_RESERVED_1_LSHIFT 0x0000000aU
#define slcr_GPIOB_CTRL_RESERVED_1      0x400U
#define slcr_GPIOB_CTRL_RESERVED_1_MASK 0x00000400U
#define slcr_GPIOB_CTRL_RESERVED_2_LSHIFT 0x00000009U
#define slcr_GPIOB_CTRL_RESERVED_2      0x200U
#define slcr_GPIOB_CTRL_RESERVED_2_MASK 0x00000200U
#define slcr_GPIOB_CTRL_RESERVED_3_LSHIFT 0x00000008U
#define slcr_GPIOB_CTRL_RESERVED_3      0x100U
#define slcr_GPIOB_CTRL_RESERVED_3_MASK 0x00000100U
#define slcr_GPIOB_CTRL_RESERVED_4_LSHIFT 0x00000007U
#define slcr_GPIOB_CTRL_RESERVED_4       0x80U
#define slcr_GPIOB_CTRL_RESERVED_4_MASK 0x00000080U
#define slcr_GPIOB_CTRL_VREF_SEL_LSHIFT 0x00000004U
#define slcr_GPIOB_CTRL_VREF_SEL_MASK 0x00000070U
#define slcr_GPIOB_CTRL_RESERVED_5_LSHIFT 0x00000003U
#define slcr_GPIOB_CTRL_RESERVED_5        0x8U
#define slcr_GPIOB_CTRL_RESERVED_5_MASK 0x00000008U
#define slcr_GPIOB_CTRL_RESERVED_6_LSHIFT 0x00000002U
#define slcr_GPIOB_CTRL_RESERVED_6        0x4U
#define slcr_GPIOB_CTRL_RESERVED_6_MASK 0x00000004U
#define slcr_GPIOB_CTRL_RESERVED_7_LSHIFT 0x00000001U
#define slcr_GPIOB_CTRL_RESERVED_7        0x2U
#define slcr_GPIOB_CTRL_RESERVED_7_MASK 0x00000002U
#define slcr_GPIOB_CTRL_VREF_EN_LSHIFT 0x00000000U
#define slcr_GPIOB_CTRL_VREF_EN        0x1U
#define slcr_GPIOB_CTRL_VREF_EN_MASK 0x00000001U
#define slcr_GPIOB_CTRL_MASK 0x00000871U

// MIO GPIOB CMOS 1.8V config
#define slcr_GPIOB_CFG_CMOS18_OFFSET 0x00000b04U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_0_LSHIFT 0x0000001cU
#define slcr_GPIOB_CFG_CMOS18_RESERVED_0_MASK 0xf0000000U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_1_LSHIFT 0x00000019U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_1_MASK 0x0e000000U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_2_LSHIFT 0x00000016U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_2_MASK 0x01c00000U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_3_LSHIFT 0x00000013U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_3_MASK 0x00380000U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_4_LSHIFT 0x00000010U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_4_MASK 0x00070000U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_5_LSHIFT 0x0000000cU
#define slcr_GPIOB_CFG_CMOS18_RESERVED_5_MASK 0x0000f000U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_6_LSHIFT 0x00000008U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_6_MASK 0x00000f00U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_7_LSHIFT 0x00000004U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_7_MASK 0x000000f0U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_8_LSHIFT 0x00000000U
#define slcr_GPIOB_CFG_CMOS18_RESERVED_8_MASK 0x0000000fU

// MIO GPIOB CMOS 2.5V config
#define slcr_GPIOB_CFG_CMOS25_OFFSET 0x00000b08U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_0_LSHIFT 0x0000001cU
#define slcr_GPIOB_CFG_CMOS25_RESERVED_0_MASK 0xf0000000U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_1_LSHIFT 0x00000019U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_1_MASK 0x0e000000U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_2_LSHIFT 0x00000016U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_2_MASK 0x01c00000U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_3_LSHIFT 0x00000013U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_3_MASK 0x00380000U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_4_LSHIFT 0x00000010U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_4_MASK 0x00070000U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_5_LSHIFT 0x0000000cU
#define slcr_GPIOB_CFG_CMOS25_RESERVED_5_MASK 0x0000f000U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_6_LSHIFT 0x00000008U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_6_MASK 0x00000f00U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_7_LSHIFT 0x00000004U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_7_MASK 0x000000f0U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_8_LSHIFT 0x00000000U
#define slcr_GPIOB_CFG_CMOS25_RESERVED_8_MASK 0x0000000fU

// MIO GPIOB CMOS 3.3V config
#define slcr_GPIOB_CFG_CMOS33_OFFSET 0x00000b0cU
#define slcr_GPIOB_CFG_CMOS33_RESERVED_0_LSHIFT 0x0000001cU
#define slcr_GPIOB_CFG_CMOS33_RESERVED_0_MASK 0xf0000000U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_1_LSHIFT 0x00000019U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_1_MASK 0x0e000000U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_2_LSHIFT 0x00000016U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_2_MASK 0x01c00000U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_3_LSHIFT 0x00000013U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_3_MASK 0x00380000U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_4_LSHIFT 0x00000010U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_4_MASK 0x00070000U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_5_LSHIFT 0x0000000cU
#define slcr_GPIOB_CFG_CMOS33_RESERVED_5_MASK 0x0000f000U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_6_LSHIFT 0x00000008U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_6_MASK 0x00000f00U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_7_LSHIFT 0x00000004U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_7_MASK 0x000000f0U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_8_LSHIFT 0x00000000U
#define slcr_GPIOB_CFG_CMOS33_RESERVED_8_MASK 0x0000000fU

// MIO GPIOB HSTL config
#define slcr_GPIOB_CFG_HSTL_OFFSET 0x00000b14U
#define slcr_GPIOB_CFG_HSTL_RESERVED_0_LSHIFT 0x0000001cU
#define slcr_GPIOB_CFG_HSTL_RESERVED_0_MASK 0xf0000000U
#define slcr_GPIOB_CFG_HSTL_RESERVED_1_LSHIFT 0x00000019U
#define slcr_GPIOB_CFG_HSTL_RESERVED_1_MASK 0x0e000000U
#define slcr_GPIOB_CFG_HSTL_RESERVED_2_LSHIFT 0x00000016U
#define slcr_GPIOB_CFG_HSTL_RESERVED_2_MASK 0x01c00000U
#define slcr_GPIOB_CFG_HSTL_RESERVED_3_LSHIFT 0x00000013U
#define slcr_GPIOB_CFG_HSTL_RESERVED_3_MASK 0x00380000U
#define slcr_GPIOB_CFG_HSTL_RESERVED_4_LSHIFT 0x00000010U
#define slcr_GPIOB_CFG_HSTL_RESERVED_4_MASK 0x00070000U
#define slcr_GPIOB_CFG_HSTL_RESERVED_5_LSHIFT 0x0000000cU
#define slcr_GPIOB_CFG_HSTL_RESERVED_5_MASK 0x0000f000U
#define slcr_GPIOB_CFG_HSTL_RESERVED_6_LSHIFT 0x00000008U
#define slcr_GPIOB_CFG_HSTL_RESERVED_6_MASK 0x00000f00U
#define slcr_GPIOB_CFG_HSTL_RESERVED_7_LSHIFT 0x00000004U
#define slcr_GPIOB_CFG_HSTL_RESERVED_7_MASK 0x000000f0U
#define slcr_GPIOB_CFG_HSTL_RESERVED_8_LSHIFT 0x00000000U
#define slcr_GPIOB_CFG_HSTL_RESERVED_8_MASK 0x0000000fU

// MIO GPIOB Driver Bias Control
#define slcr_GPIOB_DRVR_BIAS_CTRL_OFFSET 0x00000b18U
#define slcr_GPIOB_DRVR_BIAS_CTRL_RB_VCFG_LSHIFT 0x0000001fU
#define slcr_GPIOB_DRVR_BIAS_CTRL_RB_VCFG 0x80000000U
#define slcr_GPIOB_DRVR_BIAS_CTRL_RB_VCFG_MASK 0x80000000U
#define slcr_GPIOB_DRVR_BIAS_CTRL_RB_DRVR_BIAS_LSHIFT 0x00000010U
#define slcr_GPIOB_DRVR_BIAS_CTRL_RB_DRVR_BIAS_MASK 0x7fff0000U
#define slcr_GPIOB_DRVR_BIAS_CTRL_LB_VCFG_LSHIFT 0x0000000fU
#define slcr_GPIOB_DRVR_BIAS_CTRL_LB_VCFG     0x8000U
#define slcr_GPIOB_DRVR_BIAS_CTRL_LB_VCFG_MASK 0x00008000U
#define slcr_GPIOB_DRVR_BIAS_CTRL_LB_DRVR_BIAS_LSHIFT 0x00000000U
#define slcr_GPIOB_DRVR_BIAS_CTRL_LB_DRVR_BIAS_MASK 0x00007fffU
#define slcr_GPIOB_DRVR_BIAS_CTRL_MASK 0xffffffffU

// DDR IOB Config for A[14:0], CKE and DRST_B
#define slcr_DDRIOB_ADDR0_OFFSET 0x00000b40U
#define slcr_DDRIOB_ADDR0_RESERVED_0_LSHIFT 0x0000000cU
#define slcr_DDRIOB_ADDR0_RESERVED_0_MASK 0xfffff000U
#define slcr_DDRIOB_ADDR0_PULLUP_EN_LSHIFT 0x0000000bU
#define slcr_DDRIOB_ADDR0_PULLUP_EN      0x800U
#define slcr_DDRIOB_ADDR0_PULLUP_EN_MASK 0x00000800U
#define slcr_DDRIOB_ADDR0_OUTPUT_EN_LSHIFT 0x00000009U
#define slcr_DDRIOB_ADDR0_OUTPUT_EN_MASK 0x00000600U
#define slcr_DDRIOB_ADDR0_TERM_DISABLE_MODE_LSHIFT 0x00000008U
#define slcr_DDRIOB_ADDR0_TERM_DISABLE_MODE      0x100U
#define slcr_DDRIOB_ADDR0_TERM_DISABLE_MODE_MASK 0x00000100U
#define slcr_DDRIOB_ADDR0_IBUF_DISABLE_MODE_LSHIFT 0x00000007U
#define slcr_DDRIOB_ADDR0_IBUF_DISABLE_MODE       0x80U
#define slcr_DDRIOB_ADDR0_IBUF_DISABLE_MODE_MASK 0x00000080U
#define slcr_DDRIOB_ADDR0_DCI_TYPE_LSHIFT 0x00000005U
#define slcr_DDRIOB_ADDR0_DCI_TYPE_MASK 0x00000060U
#define slcr_DDRIOB_ADDR0_TERM_EN_LSHIFT 0x00000004U
#define slcr_DDRIOB_ADDR0_TERM_EN       0x10U
#define slcr_DDRIOB_ADDR0_TERM_EN_MASK 0x00000010U
#define slcr_DDRIOB_ADDR0_DCI_UPDATE_B_LSHIFT 0x00000003U
#define slcr_DDRIOB_ADDR0_DCI_UPDATE_B        0x8U
#define slcr_DDRIOB_ADDR0_DCI_UPDATE_B_MASK 0x00000008U
#define slcr_DDRIOB_ADDR0_INP_TYPE_LSHIFT 0x00000001U
#define slcr_DDRIOB_ADDR0_INP_TYPE_MASK 0x00000006U
#define slcr_DDRIOB_ADDR0_RESERVED_INP_POWER_LSHIFT 0x00000000U
#define slcr_DDRIOB_ADDR0_RESERVED_INP_POWER        0x1U
#define slcr_DDRIOB_ADDR0_RESERVED_INP_POWER_MASK 0x00000001U
#define slcr_DDRIOB_ADDR0_MASK 0x00000ffeU

// DDR IOB Config for BA[2:0], ODT, CS_B, WE_B, RAS_B and CAS_B
#define slcr_DDRIOB_ADDR1_OFFSET 0x00000b44U
#define slcr_DDRIOB_ADDR1_RESERVED_0_LSHIFT 0x0000000cU
#define slcr_DDRIOB_ADDR1_RESERVED_0_MASK 0xfffff000U
#define slcr_DDRIOB_ADDR1_PULLUP_EN_LSHIFT 0x0000000bU
#define slcr_DDRIOB_ADDR1_PULLUP_EN      0x800U
#define slcr_DDRIOB_ADDR1_PULLUP_EN_MASK 0x00000800U
#define slcr_DDRIOB_ADDR1_OUTPUT_EN_LSHIFT 0x00000009U
#define slcr_DDRIOB_ADDR1_OUTPUT_EN_MASK 0x00000600U
#define slcr_DDRIOB_ADDR1_TERM_DISABLE_MODE_LSHIFT 0x00000008U
#define slcr_DDRIOB_ADDR1_TERM_DISABLE_MODE      0x100U
#define slcr_DDRIOB_ADDR1_TERM_DISABLE_MODE_MASK 0x00000100U
#define slcr_DDRIOB_ADDR1_IBUF_DISABLE_MODE_LSHIFT 0x00000007U
#define slcr_DDRIOB_ADDR1_IBUF_DISABLE_MODE       0x80U
#define slcr_DDRIOB_ADDR1_IBUF_DISABLE_MODE_MASK 0x00000080U
#define slcr_DDRIOB_ADDR1_DCI_TYPE_LSHIFT 0x00000005U
#define slcr_DDRIOB_ADDR1_DCI_TYPE_MASK 0x00000060U
#define slcr_DDRIOB_ADDR1_TERM_EN_LSHIFT 0x00000004U
#define slcr_DDRIOB_ADDR1_TERM_EN       0x10U
#define slcr_DDRIOB_ADDR1_TERM_EN_MASK 0x00000010U
#define slcr_DDRIOB_ADDR1_DCI_UPDATE_B_LSHIFT 0x00000003U
#define slcr_DDRIOB_ADDR1_DCI_UPDATE_B        0x8U
#define slcr_DDRIOB_ADDR1_DCI_UPDATE_B_MASK 0x00000008U
#define slcr_DDRIOB_ADDR1_INP_TYPE_LSHIFT 0x00000001U
#define slcr_DDRIOB_ADDR1_INP_TYPE_MASK 0x00000006U
#define slcr_DDRIOB_ADDR1_RESERVED_INP_POWER_LSHIFT 0x00000000U
#define slcr_DDRIOB_ADDR1_RESERVED_INP_POWER        0x1U
#define slcr_DDRIOB_ADDR1_RESERVED_INP_POWER_MASK 0x00000001U
#define slcr_DDRIOB_ADDR1_MASK 0x00000ffeU

// DDR IOB Config for Data 15:0
#define slcr_DDRIOB_DATA0_OFFSET 0x00000b48U
#define slcr_DDRIOB_DATA0_RESERVED_0_LSHIFT 0x0000000cU
#define slcr_DDRIOB_DATA0_RESERVED_0_MASK 0xfffff000U
#define slcr_DDRIOB_DATA0_PULLUP_EN_LSHIFT 0x0000000bU
#define slcr_DDRIOB_DATA0_PULLUP_EN      0x800U
#define slcr_DDRIOB_DATA0_PULLUP_EN_MASK 0x00000800U
#define slcr_DDRIOB_DATA0_OUTPUT_EN_LSHIFT 0x00000009U
#define slcr_DDRIOB_DATA0_OUTPUT_EN_MASK 0x00000600U
#define slcr_DDRIOB_DATA0_TERM_DISABLE_MODE_LSHIFT 0x00000008U
#define slcr_DDRIOB_DATA0_TERM_DISABLE_MODE      0x100U
#define slcr_DDRIOB_DATA0_TERM_DISABLE_MODE_MASK 0x00000100U
#define slcr_DDRIOB_DATA0_IBUF_DISABLE_MODE_LSHIFT 0x00000007U
#define slcr_DDRIOB_DATA0_IBUF_DISABLE_MODE       0x80U
#define slcr_DDRIOB_DATA0_IBUF_DISABLE_MODE_MASK 0x00000080U
#define slcr_DDRIOB_DATA0_DCI_TYPE_LSHIFT 0x00000005U
#define slcr_DDRIOB_DATA0_DCI_TYPE_MASK 0x00000060U
#define slcr_DDRIOB_DATA0_TERM_EN_LSHIFT 0x00000004U
#define slcr_DDRIOB_DATA0_TERM_EN       0x10U
#define slcr_DDRIOB_DATA0_TERM_EN_MASK 0x00000010U
#define slcr_DDRIOB_DATA0_DCI_UPDATE_B_LSHIFT 0x00000003U
#define slcr_DDRIOB_DATA0_DCI_UPDATE_B        0x8U
#define slcr_DDRIOB_DATA0_DCI_UPDATE_B_MASK 0x00000008U
#define slcr_DDRIOB_DATA0_INP_TYPE_LSHIFT 0x00000001U
#define slcr_DDRIOB_DATA0_INP_TYPE_MASK 0x00000006U
#define slcr_DDRIOB_DATA0_RESERVED_INP_POWER_LSHIFT 0x00000000U
#define slcr_DDRIOB_DATA0_RESERVED_INP_POWER        0x1U
#define slcr_DDRIOB_DATA0_RESERVED_INP_POWER_MASK 0x00000001U
#define slcr_DDRIOB_DATA0_MASK 0x00000ffeU

// DDR IOB Config for Data 31:16
#define slcr_DDRIOB_DATA1_OFFSET 0x00000b4cU
#define slcr_DDRIOB_DATA1_RESERVED_0_LSHIFT 0x0000000cU
#define slcr_DDRIOB_DATA1_RESERVED_0_MASK 0xfffff000U
#define slcr_DDRIOB_DATA1_PULLUP_EN_LSHIFT 0x0000000bU
#define slcr_DDRIOB_DATA1_PULLUP_EN      0x800U
#define slcr_DDRIOB_DATA1_PULLUP_EN_MASK 0x00000800U
#define slcr_DDRIOB_DATA1_OUTPUT_EN_LSHIFT 0x00000009U
#define slcr_DDRIOB_DATA1_OUTPUT_EN_MASK 0x00000600U
#define slcr_DDRIOB_DATA1_TERM_DISABLE_MODE_LSHIFT 0x00000008U
#define slcr_DDRIOB_DATA1_TERM_DISABLE_MODE      0x100U
#define slcr_DDRIOB_DATA1_TERM_DISABLE_MODE_MASK 0x00000100U
#define slcr_DDRIOB_DATA1_IBUF_DISABLE_MODE_LSHIFT 0x00000007U
#define slcr_DDRIOB_DATA1_IBUF_DISABLE_MODE       0x80U
#define slcr_DDRIOB_DATA1_IBUF_DISABLE_MODE_MASK 0x00000080U
#define slcr_DDRIOB_DATA1_DCI_TYPE_LSHIFT 0x00000005U
#define slcr_DDRIOB_DATA1_DCI_TYPE_MASK 0x00000060U
#define slcr_DDRIOB_DATA1_TERM_EN_LSHIFT 0x00000004U
#define slcr_DDRIOB_DATA1_TERM_EN       0x10U
#define slcr_DDRIOB_DATA1_TERM_EN_MASK 0x00000010U
#define slcr_DDRIOB_DATA1_DCI_UPDATE_B_LSHIFT 0x00000003U
#define slcr_DDRIOB_DATA1_DCI_UPDATE_B        0x8U
#define slcr_DDRIOB_DATA1_DCI_UPDATE_B_MASK 0x00000008U
#define slcr_DDRIOB_DATA1_INP_TYPE_LSHIFT 0x00000001U
#define slcr_DDRIOB_DATA1_INP_TYPE_MASK 0x00000006U
#define slcr_DDRIOB_DATA1_RESERVED_INP_POWER_LSHIFT 0x00000000U
#define slcr_DDRIOB_DATA1_RESERVED_INP_POWER        0x1U
#define slcr_DDRIOB_DATA1_RESERVED_INP_POWER_MASK 0x00000001U
#define slcr_DDRIOB_DATA1_MASK 0x00000ffeU

// DDR IOB Config for DQS 1:0
#define slcr_DDRIOB_DIFF0_OFFSET 0x00000b50U
#define slcr_DDRIOB_DIFF0_RESERVED_0_LSHIFT 0x0000000cU
#define slcr_DDRIOB_DIFF0_RESERVED_0_MASK 0xfffff000U
#define slcr_DDRIOB_DIFF0_PULLUP_EN_LSHIFT 0x0000000bU
#define slcr_DDRIOB_DIFF0_PULLUP_EN      0x800U
#define slcr_DDRIOB_DIFF0_PULLUP_EN_MASK 0x00000800U
#define slcr_DDRIOB_DIFF0_OUTPUT_EN_LSHIFT 0x00000009U
#define slcr_DDRIOB_DIFF0_OUTPUT_EN_MASK 0x00000600U
#define slcr_DDRIOB_DIFF0_TERM_DISABLE_MODE_LSHIFT 0x00000008U
#define slcr_DDRIOB_DIFF0_TERM_DISABLE_MODE      0x100U
#define slcr_DDRIOB_DIFF0_TERM_DISABLE_MODE_MASK 0x00000100U
#define slcr_DDRIOB_DIFF0_IBUF_DISABLE_MODE_LSHIFT 0x00000007U
#define slcr_DDRIOB_DIFF0_IBUF_DISABLE_MODE       0x80U
#define slcr_DDRIOB_DIFF0_IBUF_DISABLE_MODE_MASK 0x00000080U
#define slcr_DDRIOB_DIFF0_DCI_TYPE_LSHIFT 0x00000005U
#define slcr_DDRIOB_DIFF0_DCI_TYPE_MASK 0x00000060U
#define slcr_DDRIOB_DIFF0_TERM_EN_LSHIFT 0x00000004U
#define slcr_DDRIOB_DIFF0_TERM_EN       0x10U
#define slcr_DDRIOB_DIFF0_TERM_EN_MASK 0x00000010U
#define slcr_DDRIOB_DIFF0_DCI_UPDATE_B_LSHIFT 0x00000003U
#define slcr_DDRIOB_DIFF0_DCI_UPDATE_B        0x8U
#define slcr_DDRIOB_DIFF0_DCI_UPDATE_B_MASK 0x00000008U
#define slcr_DDRIOB_DIFF0_INP_TYPE_LSHIFT 0x00000001U
#define slcr_DDRIOB_DIFF0_INP_TYPE_MASK 0x00000006U
#define slcr_DDRIOB_DIFF0_RESERVED_INP_POWER_LSHIFT 0x00000000U
#define slcr_DDRIOB_DIFF0_RESERVED_INP_POWER        0x1U
#define slcr_DDRIOB_DIFF0_RESERVED_INP_POWER_MASK 0x00000001U
#define slcr_DDRIOB_DIFF0_MASK 0x00000ffeU

// DDR IOB Config for DQS 3:2
#define slcr_DDRIOB_DIFF1_OFFSET 0x00000b54U
#define slcr_DDRIOB_DIFF1_RESERVED_0_LSHIFT 0x0000000cU
#define slcr_DDRIOB_DIFF1_RESERVED_0_MASK 0xfffff000U
#define slcr_DDRIOB_DIFF1_PULLUP_EN_LSHIFT 0x0000000bU
#define slcr_DDRIOB_DIFF1_PULLUP_EN      0x800U
#define slcr_DDRIOB_DIFF1_PULLUP_EN_MASK 0x00000800U
#define slcr_DDRIOB_DIFF1_OUTPUT_EN_LSHIFT 0x00000009U
#define slcr_DDRIOB_DIFF1_OUTPUT_EN_MASK 0x00000600U
#define slcr_DDRIOB_DIFF1_TERM_DISABLE_MODE_LSHIFT 0x00000008U
#define slcr_DDRIOB_DIFF1_TERM_DISABLE_MODE      0x100U
#define slcr_DDRIOB_DIFF1_TERM_DISABLE_MODE_MASK 0x00000100U
#define slcr_DDRIOB_DIFF1_IBUF_DISABLE_MODE_LSHIFT 0x00000007U
#define slcr_DDRIOB_DIFF1_IBUF_DISABLE_MODE       0x80U
#define slcr_DDRIOB_DIFF1_IBUF_DISABLE_MODE_MASK 0x00000080U
#define slcr_DDRIOB_DIFF1_DCI_TYPE_LSHIFT 0x00000005U
#define slcr_DDRIOB_DIFF1_DCI_TYPE_MASK 0x00000060U
#define slcr_DDRIOB_DIFF1_TERM_EN_LSHIFT 0x00000004U
#define slcr_DDRIOB_DIFF1_TERM_EN       0x10U
#define slcr_DDRIOB_DIFF1_TERM_EN_MASK 0x00000010U
#define slcr_DDRIOB_DIFF1_DCI_UPDATE_B_LSHIFT 0x00000003U
#define slcr_DDRIOB_DIFF1_DCI_UPDATE_B        0x8U
#define slcr_DDRIOB_DIFF1_DCI_UPDATE_B_MASK 0x00000008U
#define slcr_DDRIOB_DIFF1_INP_TYPE_LSHIFT 0x00000001U
#define slcr_DDRIOB_DIFF1_INP_TYPE_MASK 0x00000006U
#define slcr_DDRIOB_DIFF1_RESERVED_INP_POWER_LSHIFT 0x00000000U
#define slcr_DDRIOB_DIFF1_RESERVED_INP_POWER        0x1U
#define slcr_DDRIOB_DIFF1_RESERVED_INP_POWER_MASK 0x00000001U
#define slcr_DDRIOB_DIFF1_MASK 0x00000ffeU

// DDR IOB Config for Clock Output
#define slcr_DDRIOB_CLOCK_OFFSET 0x00000b58U
#define slcr_DDRIOB_CLOCK_RESERVED_0_LSHIFT 0x0000000cU
#define slcr_DDRIOB_CLOCK_RESERVED_0_MASK 0xfffff000U
#define slcr_DDRIOB_CLOCK_PULLUP_EN_LSHIFT 0x0000000bU
#define slcr_DDRIOB_CLOCK_PULLUP_EN      0x800U
#define slcr_DDRIOB_CLOCK_PULLUP_EN_MASK 0x00000800U
#define slcr_DDRIOB_CLOCK_OUTPUT_EN_LSHIFT 0x00000009U
#define slcr_DDRIOB_CLOCK_OUTPUT_EN_MASK 0x00000600U
#define slcr_DDRIOB_CLOCK_TERM_DISABLE_MODE_LSHIFT 0x00000008U
#define slcr_DDRIOB_CLOCK_TERM_DISABLE_MODE      0x100U
#define slcr_DDRIOB_CLOCK_TERM_DISABLE_MODE_MASK 0x00000100U
#define slcr_DDRIOB_CLOCK_IBUF_DISABLE_MODE_LSHIFT 0x00000007U
#define slcr_DDRIOB_CLOCK_IBUF_DISABLE_MODE       0x80U
#define slcr_DDRIOB_CLOCK_IBUF_DISABLE_MODE_MASK 0x00000080U
#define slcr_DDRIOB_CLOCK_DCI_TYPE_LSHIFT 0x00000005U
#define slcr_DDRIOB_CLOCK_DCI_TYPE_MASK 0x00000060U
#define slcr_DDRIOB_CLOCK_TERM_EN_LSHIFT 0x00000004U
#define slcr_DDRIOB_CLOCK_TERM_EN       0x10U
#define slcr_DDRIOB_CLOCK_TERM_EN_MASK 0x00000010U
#define slcr_DDRIOB_CLOCK_DCI_UPDATE_B_LSHIFT 0x00000003U
#define slcr_DDRIOB_CLOCK_DCI_UPDATE_B        0x8U
#define slcr_DDRIOB_CLOCK_DCI_UPDATE_B_MASK 0x00000008U
#define slcr_DDRIOB_CLOCK_INP_TYPE_LSHIFT 0x00000001U
#define slcr_DDRIOB_CLOCK_INP_TYPE_MASK 0x00000006U
#define slcr_DDRIOB_CLOCK_RESERVED_INP_POWER_LSHIFT 0x00000000U
#define slcr_DDRIOB_CLOCK_RESERVED_INP_POWER        0x1U
#define slcr_DDRIOB_CLOCK_RESERVED_INP_POWER_MASK 0x00000001U
#define slcr_DDRIOB_CLOCK_MASK 0x00000ffeU

// Drive and Slew controls for Address and Command pins of the DDR Interface
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_OFFSET 0x00000b5cU
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_RTERM_LSHIFT 0x0000001bU
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_RTERM_MASK 0xf8000000U
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_GTL_LSHIFT 0x00000018U
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_GTL_MASK 0x07000000U
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_SLEW_N_LSHIFT 0x00000013U
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_SLEW_N_MASK 0x00f80000U
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_SLEW_P_LSHIFT 0x0000000eU
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_SLEW_P_MASK 0x0007c000U
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_DRIVE_N_LSHIFT 0x00000007U
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_DRIVE_N_MASK 0x00003f80U
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_DRIVE_P_LSHIFT 0x00000000U
#define slcr_DDRIOB_DRIVE_SLEW_ADDR_RESERVED_DRIVE_P_MASK 0x0000007fU

// Drive and Slew controls for DQ pins of the DDR Interface
#define slcr_DDRIOB_DRIVE_SLEW_DATA_OFFSET 0x00000b60U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_RTERM_LSHIFT 0x0000001bU
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_RTERM_MASK 0xf8000000U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_GTL_LSHIFT 0x00000018U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_GTL_MASK 0x07000000U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_SLEW_N_LSHIFT 0x00000013U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_SLEW_N_MASK 0x00f80000U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_SLEW_P_LSHIFT 0x0000000eU
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_SLEW_P_MASK 0x0007c000U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_DRIVE_N_LSHIFT 0x00000007U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_DRIVE_N_MASK 0x00003f80U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_DRIVE_P_LSHIFT 0x00000000U
#define slcr_DDRIOB_DRIVE_SLEW_DATA_RESERVED_DRIVE_P_MASK 0x0000007fU

// Drive and Slew controls for DQS pins of the DDR Interface
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_OFFSET 0x00000b64U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_RTERM_LSHIFT 0x0000001bU
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_RTERM_MASK 0xf8000000U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_GTL_LSHIFT 0x00000018U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_GTL_MASK 0x07000000U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_SLEW_N_LSHIFT 0x00000013U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_SLEW_N_MASK 0x00f80000U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_SLEW_P_LSHIFT 0x0000000eU
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_SLEW_P_MASK 0x0007c000U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_DRIVE_N_LSHIFT 0x00000007U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_DRIVE_N_MASK 0x00003f80U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_DRIVE_P_LSHIFT 0x00000000U
#define slcr_DDRIOB_DRIVE_SLEW_DIFF_RESERVED_DRIVE_P_MASK 0x0000007fU

// Drive and Slew controls for Clock pins of the DDR Interface
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_OFFSET 0x00000b68U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_RTERM_LSHIFT 0x0000001bU
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_RTERM_MASK 0xf8000000U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_GTL_LSHIFT 0x00000018U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_GTL_MASK 0x07000000U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_SLEW_N_LSHIFT 0x00000013U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_SLEW_N_MASK 0x00f80000U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_SLEW_P_LSHIFT 0x0000000eU
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_SLEW_P_MASK 0x0007c000U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_DRIVE_N_LSHIFT 0x00000007U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_DRIVE_N_MASK 0x00003f80U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_DRIVE_P_LSHIFT 0x00000000U
#define slcr_DDRIOB_DRIVE_SLEW_CLOCK_RESERVED_DRIVE_P_MASK 0x0000007fU

// DDR IOB Buffer Control Register Name Address Width
#define slcr_DDRIOB_DDR_CTRL_OFFSET 0x00000b6cU
#define slcr_DDRIOB_DDR_CTRL_RESERVED_0_LSHIFT 0x0000000fU
#define slcr_DDRIOB_DDR_CTRL_RESERVED_0_MASK 0xffff8000U
#define slcr_DDRIOB_DDR_CTRL_RESERVED_CKE_PULLUP_EN_LSHIFT 0x0000000eU
#define slcr_DDRIOB_DDR_CTRL_RESERVED_CKE_PULLUP_EN     0x4000U
#define slcr_DDRIOB_DDR_CTRL_RESERVED_CKE_PULLUP_EN_MASK 0x00004000U
#define slcr_DDRIOB_DDR_CTRL_RESERVED_DRST_B_PULLUP_EN_LSHIFT 0x0000000dU
#define slcr_DDRIOB_DDR_CTRL_RESERVED_DRST_B_PULLUP_EN     0x2000U
#define slcr_DDRIOB_DDR_CTRL_RESERVED_DRST_B_PULLUP_EN_MASK 0x00002000U
#define slcr_DDRIOB_DDR_CTRL_RESERVED_REFIO_PULLUP_EN_LSHIFT 0x0000000cU
#define slcr_DDRIOB_DDR_CTRL_RESERVED_REFIO_PULLUP_EN     0x1000U
#define slcr_DDRIOB_DDR_CTRL_RESERVED_REFIO_PULLUP_EN_MASK 0x00001000U
#define slcr_DDRIOB_DDR_CTRL_RESERVED_REFIO_TEST_LSHIFT 0x0000000aU
#define slcr_DDRIOB_DDR_CTRL_RESERVED_REFIO_TEST_MASK 0x00000c00U
#define slcr_DDRIOB_DDR_CTRL_REFIO_EN_LSHIFT 0x00000009U
#define slcr_DDRIOB_DDR_CTRL_REFIO_EN      0x200U
#define slcr_DDRIOB_DDR_CTRL_REFIO_EN_MASK 0x00000200U
#define slcr_DDRIOB_DDR_CTRL_RESERVED_VREF_PULLUP_EN_LSHIFT 0x00000007U
#define slcr_DDRIOB_DDR_CTRL_RESERVED_VREF_PULLUP_EN_MASK 0x00000180U
#define slcr_DDRIOB_DDR_CTRL_VREF_EXT_EN_LSHIFT 0x00000005U
#define slcr_DDRIOB_DDR_CTRL_VREF_EXT_EN_MASK 0x00000060U
#define slcr_DDRIOB_DDR_CTRL_VREF_SEL_LSHIFT 0x00000001U
#define slcr_DDRIOB_DDR_CTRL_VREF_SEL_MASK 0x0000001eU
#define slcr_DDRIOB_DDR_CTRL_VREF_INT_EN_LSHIFT 0x00000000U
#define slcr_DDRIOB_DDR_CTRL_VREF_INT_EN        0x1U
#define slcr_DDRIOB_DDR_CTRL_VREF_INT_EN_MASK 0x00000001U
#define slcr_DDRIOB_DDR_CTRL_MASK 0x0000027fU

// DDR IOB DCI Config
#define slcr_DDRIOB_DCI_CTRL_OFFSET 0x00000b70U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_0_LSHIFT 0x0000001cU
#define slcr_DDRIOB_DCI_CTRL_RESERVED_0_MASK 0xf0000000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_1_LSHIFT 0x0000001bU
#define slcr_DDRIOB_DCI_CTRL_RESERVED_1  0x8000000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_1_MASK 0x08000000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_INT_DCI_EN_LSHIFT 0x0000001aU
#define slcr_DDRIOB_DCI_CTRL_RESERVED_INT_DCI_EN  0x4000000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_INT_DCI_EN_MASK 0x04000000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_RST_LSHIFT 0x00000019U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_RST  0x2000000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_RST_MASK 0x02000000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_HLP_LSHIFT 0x00000018U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_HLP  0x1000000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_HLP_MASK 0x01000000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_HLN_LSHIFT 0x00000017U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_HLN   0x800000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_HLN_MASK 0x00800000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_CLK_LSHIFT 0x00000016U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_CLK   0x400000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_TST_CLK_MASK 0x00400000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_INIT_COMPLETE_LSHIFT 0x00000015U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_INIT_COMPLETE   0x200000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_INIT_COMPLETE_MASK 0x00200000U
#define slcr_DDRIOB_DCI_CTRL_UPDATE_CONTROL_LSHIFT 0x00000014U
#define slcr_DDRIOB_DCI_CTRL_UPDATE_CONTROL   0x100000U
#define slcr_DDRIOB_DCI_CTRL_UPDATE_CONTROL_MASK 0x00100000U
#define slcr_DDRIOB_DCI_CTRL_PREF_OPT2_LSHIFT 0x00000011U
#define slcr_DDRIOB_DCI_CTRL_PREF_OPT2_MASK 0x000e0000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_8_LSHIFT 0x00000010U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_8    0x10000U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_8_MASK 0x00010000U
#define slcr_DDRIOB_DCI_CTRL_PREF_OPT1_LSHIFT 0x0000000eU
#define slcr_DDRIOB_DCI_CTRL_PREF_OPT1_MASK 0x0000c000U
#define slcr_DDRIOB_DCI_CTRL_NREF_OPT4_LSHIFT 0x0000000bU
#define slcr_DDRIOB_DCI_CTRL_NREF_OPT4_MASK 0x00003800U
#define slcr_DDRIOB_DCI_CTRL_NREF_OPT2_LSHIFT 0x00000008U
#define slcr_DDRIOB_DCI_CTRL_NREF_OPT2_MASK 0x00000700U
#define slcr_DDRIOB_DCI_CTRL_NREF_OPT1_LSHIFT 0x00000006U
#define slcr_DDRIOB_DCI_CTRL_NREF_OPT1_MASK 0x000000c0U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRN_OUT_LSHIFT 0x00000005U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRN_OUT       0x20U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRN_OUT_MASK 0x00000020U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRP_OUT_LSHIFT 0x00000004U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRP_OUT       0x10U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRP_OUT_MASK 0x00000010U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRN_TRI_LSHIFT 0x00000003U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRN_TRI        0x8U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRN_TRI_MASK 0x00000008U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRP_TRI_LSHIFT 0x00000002U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRP_TRI        0x4U
#define slcr_DDRIOB_DCI_CTRL_RESERVED_VRP_TRI_MASK 0x00000004U
#define slcr_DDRIOB_DCI_CTRL_ENABLE_LSHIFT 0x00000001U
#define slcr_DDRIOB_DCI_CTRL_ENABLE        0x2U
#define slcr_DDRIOB_DCI_CTRL_ENABLE_MASK 0x00000002U
#define slcr_DDRIOB_DCI_CTRL_RESET_LSHIFT 0x00000000U
#define slcr_DDRIOB_DCI_CTRL_RESET        0x1U
#define slcr_DDRIOB_DCI_CTRL_RESET_MASK 0x00000001U
#define slcr_DDRIOB_DCI_CTRL_MASK 0x001effc3U

// DDR IO Buffer DCI Status
#define slcr_DDRIOB_DCI_STATUS_OFFSET 0x00000b74U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_0_LSHIFT 0x0000000eU
#define slcr_DDRIOB_DCI_STATUS_RESERVED_0_MASK 0xffffc000U
#define slcr_DDRIOB_DCI_STATUS_DONE_LSHIFT 0x0000000dU
#define slcr_DDRIOB_DCI_STATUS_DONE     0x2000U
#define slcr_DDRIOB_DCI_STATUS_DONE_MASK 0x00002000U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_1_LSHIFT 0x0000000cU
#define slcr_DDRIOB_DCI_STATUS_RESERVED_1     0x1000U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_1_MASK 0x00001000U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_2_LSHIFT 0x0000000bU
#define slcr_DDRIOB_DCI_STATUS_RESERVED_2      0x800U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_2_MASK 0x00000800U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_3_LSHIFT 0x0000000aU
#define slcr_DDRIOB_DCI_STATUS_RESERVED_3      0x400U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_3_MASK 0x00000400U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_4_LSHIFT 0x00000009U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_4      0x200U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_4_MASK 0x00000200U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_5_LSHIFT 0x00000008U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_5      0x100U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_5_MASK 0x00000100U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_6_LSHIFT 0x00000007U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_6       0x80U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_6_MASK 0x00000080U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_7_LSHIFT 0x00000006U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_7       0x40U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_7_MASK 0x00000040U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_8_LSHIFT 0x00000005U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_8       0x20U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_8_MASK 0x00000020U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_9_LSHIFT 0x00000003U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_9_MASK 0x00000018U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_10_LSHIFT 0x00000002U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_10        0x4U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_10_MASK 0x00000004U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_11_LSHIFT 0x00000001U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_11        0x2U
#define slcr_DDRIOB_DCI_STATUS_RESERVED_11_MASK 0x00000002U
#define slcr_DDRIOB_DCI_STATUS_LOCK_LSHIFT 0x00000000U
#define slcr_DDRIOB_DCI_STATUS_LOCK        0x1U
#define slcr_DDRIOB_DCI_STATUS_LOCK_MASK 0x00000001U
#define slcr_DDRIOB_DCI_STATUS_MASK 0x00002001U
