
PLL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007540  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  08007710  08007710  00017710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b48  08007b48  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08007b48  08007b48  00017b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b50  08007b50  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b50  08007b50  00017b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b54  08007b54  00017b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08007b58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004178  20000080  08007bd8  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200041f8  08007bd8  000241f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012536  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002932  00000000  00000000  000325e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  00034f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e88  00000000  00000000  00035ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000243ca  00000000  00000000  00036d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012392  00000000  00000000  0005b0fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df7f8  00000000  00000000  0006d48c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014cc84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004928  00000000  00000000  0014ccd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080076f8 	.word	0x080076f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	080076f8 	.word	0x080076f8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b96e 	b.w	8000f2c <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	468c      	mov	ip, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f040 8083 	bne.w	8000d7e <__udivmoddi4+0x116>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	d947      	bls.n	8000d0e <__udivmoddi4+0xa6>
 8000c7e:	fab2 f282 	clz	r2, r2
 8000c82:	b142      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c84:	f1c2 0020 	rsb	r0, r2, #32
 8000c88:	fa24 f000 	lsr.w	r0, r4, r0
 8000c8c:	4091      	lsls	r1, r2
 8000c8e:	4097      	lsls	r7, r2
 8000c90:	ea40 0c01 	orr.w	ip, r0, r1
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbbc f6f8 	udiv	r6, ip, r8
 8000ca0:	fa1f fe87 	uxth.w	lr, r7
 8000ca4:	fb08 c116 	mls	r1, r8, r6, ip
 8000ca8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cac:	fb06 f10e 	mul.w	r1, r6, lr
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cba:	f080 8119 	bcs.w	8000ef0 <__udivmoddi4+0x288>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8116 	bls.w	8000ef0 <__udivmoddi4+0x288>
 8000cc4:	3e02      	subs	r6, #2
 8000cc6:	443b      	add	r3, r7
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cdc:	45a6      	cmp	lr, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	193c      	adds	r4, r7, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	f080 8105 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cea:	45a6      	cmp	lr, r4
 8000cec:	f240 8102 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	443c      	add	r4, r7
 8000cf4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cf8:	eba4 040e 	sub.w	r4, r4, lr
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	b11d      	cbz	r5, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c5 4300 	strd	r4, r3, [r5]
 8000d08:	4631      	mov	r1, r6
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xaa>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f282 	clz	r2, r2
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	d150      	bne.n	8000dbc <__udivmoddi4+0x154>
 8000d1a:	1bcb      	subs	r3, r1, r7
 8000d1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d20:	fa1f f887 	uxth.w	r8, r7
 8000d24:	2601      	movs	r6, #1
 8000d26:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d2a:	0c21      	lsrs	r1, r4, #16
 8000d2c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d34:	fb08 f30c 	mul.w	r3, r8, ip
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000d3c:	1879      	adds	r1, r7, r1
 8000d3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0xe2>
 8000d44:	428b      	cmp	r3, r1
 8000d46:	f200 80e9 	bhi.w	8000f1c <__udivmoddi4+0x2b4>
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	1ac9      	subs	r1, r1, r3
 8000d4e:	b2a3      	uxth	r3, r4
 8000d50:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d54:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d58:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d5c:	fb08 f800 	mul.w	r8, r8, r0
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x10c>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x10a>
 8000d6c:	45a0      	cmp	r8, r4
 8000d6e:	f200 80d9 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d72:	4618      	mov	r0, r3
 8000d74:	eba4 0408 	sub.w	r4, r4, r8
 8000d78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d7c:	e7bf      	b.n	8000cfe <__udivmoddi4+0x96>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x12e>
 8000d82:	2d00      	cmp	r5, #0
 8000d84:	f000 80b1 	beq.w	8000eea <__udivmoddi4+0x282>
 8000d88:	2600      	movs	r6, #0
 8000d8a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d8e:	4630      	mov	r0, r6
 8000d90:	4631      	mov	r1, r6
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f683 	clz	r6, r3
 8000d9a:	2e00      	cmp	r6, #0
 8000d9c:	d14a      	bne.n	8000e34 <__udivmoddi4+0x1cc>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0x140>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80b8 	bhi.w	8000f18 <__udivmoddi4+0x2b0>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	468c      	mov	ip, r1
 8000db2:	2d00      	cmp	r5, #0
 8000db4:	d0a8      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000db6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dba:	e7a5      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000dbc:	f1c2 0320 	rsb	r3, r2, #32
 8000dc0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dc4:	4097      	lsls	r7, r2
 8000dc6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dce:	40d9      	lsrs	r1, r3
 8000dd0:	4330      	orrs	r0, r6
 8000dd2:	0c03      	lsrs	r3, r0, #16
 8000dd4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dd8:	fa1f f887 	uxth.w	r8, r7
 8000ddc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb06 f108 	mul.w	r1, r6, r8
 8000de8:	4299      	cmp	r1, r3
 8000dea:	fa04 f402 	lsl.w	r4, r4, r2
 8000dee:	d909      	bls.n	8000e04 <__udivmoddi4+0x19c>
 8000df0:	18fb      	adds	r3, r7, r3
 8000df2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000df6:	f080 808d 	bcs.w	8000f14 <__udivmoddi4+0x2ac>
 8000dfa:	4299      	cmp	r1, r3
 8000dfc:	f240 808a 	bls.w	8000f14 <__udivmoddi4+0x2ac>
 8000e00:	3e02      	subs	r6, #2
 8000e02:	443b      	add	r3, r7
 8000e04:	1a5b      	subs	r3, r3, r1
 8000e06:	b281      	uxth	r1, r0
 8000e08:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e0c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e10:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e14:	fb00 f308 	mul.w	r3, r0, r8
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x1c4>
 8000e1c:	1879      	adds	r1, r7, r1
 8000e1e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e22:	d273      	bcs.n	8000f0c <__udivmoddi4+0x2a4>
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d971      	bls.n	8000f0c <__udivmoddi4+0x2a4>
 8000e28:	3802      	subs	r0, #2
 8000e2a:	4439      	add	r1, r7
 8000e2c:	1acb      	subs	r3, r1, r3
 8000e2e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e32:	e778      	b.n	8000d26 <__udivmoddi4+0xbe>
 8000e34:	f1c6 0c20 	rsb	ip, r6, #32
 8000e38:	fa03 f406 	lsl.w	r4, r3, r6
 8000e3c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e40:	431c      	orrs	r4, r3
 8000e42:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e46:	fa01 f306 	lsl.w	r3, r1, r6
 8000e4a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e4e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e52:	431f      	orrs	r7, r3
 8000e54:	0c3b      	lsrs	r3, r7, #16
 8000e56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e5a:	fa1f f884 	uxth.w	r8, r4
 8000e5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e62:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e66:	fb09 fa08 	mul.w	sl, r9, r8
 8000e6a:	458a      	cmp	sl, r1
 8000e6c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e70:	fa00 f306 	lsl.w	r3, r0, r6
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x220>
 8000e76:	1861      	adds	r1, r4, r1
 8000e78:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e7c:	d248      	bcs.n	8000f10 <__udivmoddi4+0x2a8>
 8000e7e:	458a      	cmp	sl, r1
 8000e80:	d946      	bls.n	8000f10 <__udivmoddi4+0x2a8>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4421      	add	r1, r4
 8000e88:	eba1 010a 	sub.w	r1, r1, sl
 8000e8c:	b2bf      	uxth	r7, r7
 8000e8e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e92:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e96:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e9a:	fb00 f808 	mul.w	r8, r0, r8
 8000e9e:	45b8      	cmp	r8, r7
 8000ea0:	d907      	bls.n	8000eb2 <__udivmoddi4+0x24a>
 8000ea2:	19e7      	adds	r7, r4, r7
 8000ea4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea8:	d22e      	bcs.n	8000f08 <__udivmoddi4+0x2a0>
 8000eaa:	45b8      	cmp	r8, r7
 8000eac:	d92c      	bls.n	8000f08 <__udivmoddi4+0x2a0>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4427      	add	r7, r4
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	eba7 0708 	sub.w	r7, r7, r8
 8000eba:	fba0 8902 	umull	r8, r9, r0, r2
 8000ebe:	454f      	cmp	r7, r9
 8000ec0:	46c6      	mov	lr, r8
 8000ec2:	4649      	mov	r1, r9
 8000ec4:	d31a      	bcc.n	8000efc <__udivmoddi4+0x294>
 8000ec6:	d017      	beq.n	8000ef8 <__udivmoddi4+0x290>
 8000ec8:	b15d      	cbz	r5, 8000ee2 <__udivmoddi4+0x27a>
 8000eca:	ebb3 020e 	subs.w	r2, r3, lr
 8000ece:	eb67 0701 	sbc.w	r7, r7, r1
 8000ed2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ed6:	40f2      	lsrs	r2, r6
 8000ed8:	ea4c 0202 	orr.w	r2, ip, r2
 8000edc:	40f7      	lsrs	r7, r6
 8000ede:	e9c5 2700 	strd	r2, r7, [r5]
 8000ee2:	2600      	movs	r6, #0
 8000ee4:	4631      	mov	r1, r6
 8000ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eea:	462e      	mov	r6, r5
 8000eec:	4628      	mov	r0, r5
 8000eee:	e70b      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef0:	4606      	mov	r6, r0
 8000ef2:	e6e9      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	e6fd      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000ef8:	4543      	cmp	r3, r8
 8000efa:	d2e5      	bcs.n	8000ec8 <__udivmoddi4+0x260>
 8000efc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f00:	eb69 0104 	sbc.w	r1, r9, r4
 8000f04:	3801      	subs	r0, #1
 8000f06:	e7df      	b.n	8000ec8 <__udivmoddi4+0x260>
 8000f08:	4608      	mov	r0, r1
 8000f0a:	e7d2      	b.n	8000eb2 <__udivmoddi4+0x24a>
 8000f0c:	4660      	mov	r0, ip
 8000f0e:	e78d      	b.n	8000e2c <__udivmoddi4+0x1c4>
 8000f10:	4681      	mov	r9, r0
 8000f12:	e7b9      	b.n	8000e88 <__udivmoddi4+0x220>
 8000f14:	4666      	mov	r6, ip
 8000f16:	e775      	b.n	8000e04 <__udivmoddi4+0x19c>
 8000f18:	4630      	mov	r0, r6
 8000f1a:	e74a      	b.n	8000db2 <__udivmoddi4+0x14a>
 8000f1c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f20:	4439      	add	r1, r7
 8000f22:	e713      	b.n	8000d4c <__udivmoddi4+0xe4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	e724      	b.n	8000d74 <__udivmoddi4+0x10c>
 8000f2a:	bf00      	nop

08000f2c <__aeabi_idiv0>:
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop

08000f30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f34:	f001 f82e 	bl	8001f94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f38:	f000 f830 	bl	8000f9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f3c:	f000 fa18 	bl	8001370 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f40:	f000 f9e0 	bl	8001304 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f44:	f000 f9b4 	bl	80012b0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f48:	f000 f89a 	bl	8001080 <MX_ADC1_Init>
  MX_TIM10_Init();
 8000f4c:	f000 f966 	bl	800121c <MX_TIM10_Init>
  MX_DAC_Init();
 8000f50:	f000 f93a 	bl	80011c8 <MX_DAC_Init>
  MX_ADC2_Init();
 8000f54:	f000 f8e6 	bl	8001124 <MX_ADC2_Init>

  // DAC DMA
//  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)&adcBuf[0], sizeof(adcReading0), DAC_ALIGN_12B_R);//  HAL_DAC_Start_DMA(&hdac, DAC1_CHANNEL_1, (uint32_t*)testArray, sizeof(testArray)/sizeof(uint16_t), DAC_ALIGN_12B_R);

  // Timer interrupt start
  HAL_TIM_Base_Start_IT(&htim10);
 8000f58:	480b      	ldr	r0, [pc, #44]	; (8000f88 <main+0x58>)
 8000f5a:	f003 f997 	bl	800428c <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	if (ringBufFlag && !ringBufPrintDone) {
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <main+0x5c>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d0fb      	beq.n	8000f5e <main+0x2e>
 8000f66:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <main+0x60>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d1f7      	bne.n	8000f5e <main+0x2e>
		ringBufPrintDone = printRingBuf(RING_BUF_LEN, ringBuf, readStart);
 8000f6e:	4b09      	ldr	r3, [pc, #36]	; (8000f94 <main+0x64>)
 8000f70:	881b      	ldrh	r3, [r3, #0]
 8000f72:	461a      	mov	r2, r3
 8000f74:	4908      	ldr	r1, [pc, #32]	; (8000f98 <main+0x68>)
 8000f76:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f7a:	f000 fd19 	bl	80019b0 <printRingBuf>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <main+0x60>)
 8000f84:	701a      	strb	r2, [r3, #0]
	if (ringBufFlag && !ringBufPrintDone) {
 8000f86:	e7ea      	b.n	8000f5e <main+0x2e>
 8000f88:	2000015c 	.word	0x2000015c
 8000f8c:	2000009d 	.word	0x2000009d
 8000f90:	2000009e 	.word	0x2000009e
 8000f94:	200041dc 	.word	0x200041dc
 8000f98:	20000290 	.word	0x20000290

08000f9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b094      	sub	sp, #80	; 0x50
 8000fa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa2:	f107 031c 	add.w	r3, r7, #28
 8000fa6:	2234      	movs	r2, #52	; 0x34
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f005 f8da 	bl	8006164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb0:	f107 0308 	add.w	r3, r7, #8
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	4b2c      	ldr	r3, [pc, #176]	; (8001078 <SystemClock_Config+0xdc>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	4a2b      	ldr	r2, [pc, #172]	; (8001078 <SystemClock_Config+0xdc>)
 8000fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fce:	6413      	str	r3, [r2, #64]	; 0x40
 8000fd0:	4b29      	ldr	r3, [pc, #164]	; (8001078 <SystemClock_Config+0xdc>)
 8000fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fdc:	2300      	movs	r3, #0
 8000fde:	603b      	str	r3, [r7, #0]
 8000fe0:	4b26      	ldr	r3, [pc, #152]	; (800107c <SystemClock_Config+0xe0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a25      	ldr	r2, [pc, #148]	; (800107c <SystemClock_Config+0xe0>)
 8000fe6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fea:	6013      	str	r3, [r2, #0]
 8000fec:	4b23      	ldr	r3, [pc, #140]	; (800107c <SystemClock_Config+0xe0>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ff4:	603b      	str	r3, [r7, #0]
 8000ff6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ffc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001000:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001002:	2302      	movs	r3, #2
 8001004:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001006:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800100a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800100c:	2304      	movs	r3, #4
 800100e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001010:	23b4      	movs	r3, #180	; 0xb4
 8001012:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001014:	2302      	movs	r3, #2
 8001016:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001018:	2302      	movs	r3, #2
 800101a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800101c:	2302      	movs	r3, #2
 800101e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001020:	f107 031c 	add.w	r3, r7, #28
 8001024:	4618      	mov	r0, r3
 8001026:	f002 fe43 	bl	8003cb0 <HAL_RCC_OscConfig>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001030:	f000 fd2a 	bl	8001a88 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001034:	f002 fb20 	bl	8003678 <HAL_PWREx_EnableOverDrive>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800103e:	f000 fd23 	bl	8001a88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001042:	230f      	movs	r3, #15
 8001044:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001046:	2302      	movs	r3, #2
 8001048:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104a:	2300      	movs	r3, #0
 800104c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800104e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001052:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001054:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001058:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	2105      	movs	r1, #5
 8001060:	4618      	mov	r0, r3
 8001062:	f002 fb59 	bl	8003718 <HAL_RCC_ClockConfig>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800106c:	f000 fd0c 	bl	8001a88 <Error_Handler>
  }
}
 8001070:	bf00      	nop
 8001072:	3750      	adds	r7, #80	; 0x50
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40023800 	.word	0x40023800
 800107c:	40007000 	.word	0x40007000

08001080 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001086:	463b      	mov	r3, r7
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001092:	4b21      	ldr	r3, [pc, #132]	; (8001118 <MX_ADC1_Init+0x98>)
 8001094:	4a21      	ldr	r2, [pc, #132]	; (800111c <MX_ADC1_Init+0x9c>)
 8001096:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001098:	4b1f      	ldr	r3, [pc, #124]	; (8001118 <MX_ADC1_Init+0x98>)
 800109a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800109e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010a0:	4b1d      	ldr	r3, [pc, #116]	; (8001118 <MX_ADC1_Init+0x98>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010a6:	4b1c      	ldr	r3, [pc, #112]	; (8001118 <MX_ADC1_Init+0x98>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010ac:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <MX_ADC1_Init+0x98>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010b2:	4b19      	ldr	r3, [pc, #100]	; (8001118 <MX_ADC1_Init+0x98>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010ba:	4b17      	ldr	r3, [pc, #92]	; (8001118 <MX_ADC1_Init+0x98>)
 80010bc:	2200      	movs	r2, #0
 80010be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010c0:	4b15      	ldr	r3, [pc, #84]	; (8001118 <MX_ADC1_Init+0x98>)
 80010c2:	4a17      	ldr	r2, [pc, #92]	; (8001120 <MX_ADC1_Init+0xa0>)
 80010c4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010c6:	4b14      	ldr	r3, [pc, #80]	; (8001118 <MX_ADC1_Init+0x98>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010cc:	4b12      	ldr	r3, [pc, #72]	; (8001118 <MX_ADC1_Init+0x98>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010d2:	4b11      	ldr	r3, [pc, #68]	; (8001118 <MX_ADC1_Init+0x98>)
 80010d4:	2201      	movs	r2, #1
 80010d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010da:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <MX_ADC1_Init+0x98>)
 80010dc:	2201      	movs	r2, #1
 80010de:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010e0:	480d      	ldr	r0, [pc, #52]	; (8001118 <MX_ADC1_Init+0x98>)
 80010e2:	f000 ffc9 	bl	8002078 <HAL_ADC_Init>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010ec:	f000 fccc 	bl	8001a88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010f4:	2301      	movs	r3, #1
 80010f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010f8:	2300      	movs	r3, #0
 80010fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fc:	463b      	mov	r3, r7
 80010fe:	4619      	mov	r1, r3
 8001100:	4805      	ldr	r0, [pc, #20]	; (8001118 <MX_ADC1_Init+0x98>)
 8001102:	f001 f967 	bl	80023d4 <HAL_ADC_ConfigChannel>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800110c:	f000 fcbc 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001110:	bf00      	nop
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	200001d0 	.word	0x200001d0
 800111c:	40012000 	.word	0x40012000
 8001120:	0f000001 	.word	0x0f000001

08001124 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800112a:	463b      	mov	r3, r7
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
 8001132:	609a      	str	r2, [r3, #8]
 8001134:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001136:	4b21      	ldr	r3, [pc, #132]	; (80011bc <MX_ADC2_Init+0x98>)
 8001138:	4a21      	ldr	r2, [pc, #132]	; (80011c0 <MX_ADC2_Init+0x9c>)
 800113a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800113c:	4b1f      	ldr	r3, [pc, #124]	; (80011bc <MX_ADC2_Init+0x98>)
 800113e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001142:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001144:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <MX_ADC2_Init+0x98>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800114a:	4b1c      	ldr	r3, [pc, #112]	; (80011bc <MX_ADC2_Init+0x98>)
 800114c:	2200      	movs	r2, #0
 800114e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001150:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <MX_ADC2_Init+0x98>)
 8001152:	2201      	movs	r2, #1
 8001154:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001156:	4b19      	ldr	r3, [pc, #100]	; (80011bc <MX_ADC2_Init+0x98>)
 8001158:	2200      	movs	r2, #0
 800115a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800115e:	4b17      	ldr	r3, [pc, #92]	; (80011bc <MX_ADC2_Init+0x98>)
 8001160:	2200      	movs	r2, #0
 8001162:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001164:	4b15      	ldr	r3, [pc, #84]	; (80011bc <MX_ADC2_Init+0x98>)
 8001166:	4a17      	ldr	r2, [pc, #92]	; (80011c4 <MX_ADC2_Init+0xa0>)
 8001168:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800116a:	4b14      	ldr	r3, [pc, #80]	; (80011bc <MX_ADC2_Init+0x98>)
 800116c:	2200      	movs	r2, #0
 800116e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <MX_ADC2_Init+0x98>)
 8001172:	2201      	movs	r2, #1
 8001174:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001176:	4b11      	ldr	r3, [pc, #68]	; (80011bc <MX_ADC2_Init+0x98>)
 8001178:	2200      	movs	r2, #0
 800117a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800117e:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <MX_ADC2_Init+0x98>)
 8001180:	2201      	movs	r2, #1
 8001182:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001184:	480d      	ldr	r0, [pc, #52]	; (80011bc <MX_ADC2_Init+0x98>)
 8001186:	f000 ff77 	bl	8002078 <HAL_ADC_Init>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001190:	f000 fc7a 	bl	8001a88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001194:	2301      	movs	r3, #1
 8001196:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001198:	2301      	movs	r3, #1
 800119a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800119c:	2300      	movs	r3, #0
 800119e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011a0:	463b      	mov	r3, r7
 80011a2:	4619      	mov	r1, r3
 80011a4:	4805      	ldr	r0, [pc, #20]	; (80011bc <MX_ADC2_Init+0x98>)
 80011a6:	f001 f915 	bl	80023d4 <HAL_ADC_ConfigChannel>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80011b0:	f000 fc6a 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80011b4:	bf00      	nop
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000114 	.word	0x20000114
 80011c0:	40012100 	.word	0x40012100
 80011c4:	0f000001 	.word	0x0f000001

080011c8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011ce:	463b      	mov	r3, r7
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80011d6:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <MX_DAC_Init+0x4c>)
 80011d8:	4a0f      	ldr	r2, [pc, #60]	; (8001218 <MX_DAC_Init+0x50>)
 80011da:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80011dc:	480d      	ldr	r0, [pc, #52]	; (8001214 <MX_DAC_Init+0x4c>)
 80011de:	f001 fc38 	bl	8002a52 <HAL_DAC_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80011e8:	f000 fc4e 	bl	8001a88 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011f4:	463b      	mov	r3, r7
 80011f6:	2200      	movs	r2, #0
 80011f8:	4619      	mov	r1, r3
 80011fa:	4806      	ldr	r0, [pc, #24]	; (8001214 <MX_DAC_Init+0x4c>)
 80011fc:	f001 fcc2 	bl	8002b84 <HAL_DAC_ConfigChannel>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001206:	f000 fc3f 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	2000027c 	.word	0x2000027c
 8001218:	40007400 	.word	0x40007400

0800121c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]
 8001230:	615a      	str	r2, [r3, #20]
 8001232:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001234:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <MX_TIM10_Init+0x8c>)
 8001236:	4a1d      	ldr	r2, [pc, #116]	; (80012ac <MX_TIM10_Init+0x90>)
 8001238:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 180-1;
 800123a:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <MX_TIM10_Init+0x8c>)
 800123c:	22b3      	movs	r2, #179	; 0xb3
 800123e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001240:	4b19      	ldr	r3, [pc, #100]	; (80012a8 <MX_TIM10_Init+0x8c>)
 8001242:	2200      	movs	r2, #0
 8001244:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 8001246:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <MX_TIM10_Init+0x8c>)
 8001248:	f240 32e7 	movw	r2, #999	; 0x3e7
 800124c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124e:	4b16      	ldr	r3, [pc, #88]	; (80012a8 <MX_TIM10_Init+0x8c>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001254:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <MX_TIM10_Init+0x8c>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800125a:	4813      	ldr	r0, [pc, #76]	; (80012a8 <MX_TIM10_Init+0x8c>)
 800125c:	f002 ffc6 	bl	80041ec <HAL_TIM_Base_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8001266:	f000 fc0f 	bl	8001a88 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim10) != HAL_OK)
 800126a:	480f      	ldr	r0, [pc, #60]	; (80012a8 <MX_TIM10_Init+0x8c>)
 800126c:	f003 f87e 	bl	800436c <HAL_TIM_OC_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8001276:	f000 fc07 	bl	8001a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800127a:	2300      	movs	r3, #0
 800127c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001286:	2300      	movs	r3, #0
 8001288:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800128a:	1d3b      	adds	r3, r7, #4
 800128c:	2200      	movs	r2, #0
 800128e:	4619      	mov	r1, r3
 8001290:	4805      	ldr	r0, [pc, #20]	; (80012a8 <MX_TIM10_Init+0x8c>)
 8001292:	f003 f9cd 	bl	8004630 <HAL_TIM_OC_ConfigChannel>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 800129c:	f000 fbf4 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80012a0:	bf00      	nop
 80012a2:	3720      	adds	r7, #32
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	2000015c 	.word	0x2000015c
 80012ac:	40014400 	.word	0x40014400

080012b0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012b4:	4b11      	ldr	r3, [pc, #68]	; (80012fc <MX_USART2_UART_Init+0x4c>)
 80012b6:	4a12      	ldr	r2, [pc, #72]	; (8001300 <MX_USART2_UART_Init+0x50>)
 80012b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012ba:	4b10      	ldr	r3, [pc, #64]	; (80012fc <MX_USART2_UART_Init+0x4c>)
 80012bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012c2:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <MX_USART2_UART_Init+0x4c>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	; (80012fc <MX_USART2_UART_Init+0x4c>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012ce:	4b0b      	ldr	r3, [pc, #44]	; (80012fc <MX_USART2_UART_Init+0x4c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012d4:	4b09      	ldr	r3, [pc, #36]	; (80012fc <MX_USART2_UART_Init+0x4c>)
 80012d6:	220c      	movs	r2, #12
 80012d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012da:	4b08      	ldr	r3, [pc, #32]	; (80012fc <MX_USART2_UART_Init+0x4c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012e0:	4b06      	ldr	r3, [pc, #24]	; (80012fc <MX_USART2_UART_Init+0x4c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012e6:	4805      	ldr	r0, [pc, #20]	; (80012fc <MX_USART2_UART_Init+0x4c>)
 80012e8:	f003 fc86 	bl	8004bf8 <HAL_UART_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012f2:	f000 fbc9 	bl	8001a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20004198 	.word	0x20004198
 8001300:	40004400 	.word	0x40004400

08001304 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	4b17      	ldr	r3, [pc, #92]	; (800136c <MX_DMA_Init+0x68>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	4a16      	ldr	r2, [pc, #88]	; (800136c <MX_DMA_Init+0x68>)
 8001314:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001318:	6313      	str	r3, [r2, #48]	; 0x30
 800131a:	4b14      	ldr	r3, [pc, #80]	; (800136c <MX_DMA_Init+0x68>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	603b      	str	r3, [r7, #0]
 800132a:	4b10      	ldr	r3, [pc, #64]	; (800136c <MX_DMA_Init+0x68>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132e:	4a0f      	ldr	r2, [pc, #60]	; (800136c <MX_DMA_Init+0x68>)
 8001330:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001334:	6313      	str	r3, [r2, #48]	; 0x30
 8001336:	4b0d      	ldr	r3, [pc, #52]	; (800136c <MX_DMA_Init+0x68>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800133e:	603b      	str	r3, [r7, #0]
 8001340:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001342:	2200      	movs	r2, #0
 8001344:	2100      	movs	r1, #0
 8001346:	2011      	movs	r0, #17
 8001348:	f001 fb4d 	bl	80029e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800134c:	2011      	movs	r0, #17
 800134e:	f001 fb66 	bl	8002a1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001352:	2200      	movs	r2, #0
 8001354:	2100      	movs	r1, #0
 8001356:	2038      	movs	r0, #56	; 0x38
 8001358:	f001 fb45 	bl	80029e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800135c:	2038      	movs	r0, #56	; 0x38
 800135e:	f001 fb5e 	bl	8002a1e <HAL_NVIC_EnableIRQ>

}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40023800 	.word	0x40023800

08001370 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08a      	sub	sp, #40	; 0x28
 8001374:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001376:	f107 0314 	add.w	r3, r7, #20
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	605a      	str	r2, [r3, #4]
 8001380:	609a      	str	r2, [r3, #8]
 8001382:	60da      	str	r2, [r3, #12]
 8001384:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	613b      	str	r3, [r7, #16]
 800138a:	4b3a      	ldr	r3, [pc, #232]	; (8001474 <MX_GPIO_Init+0x104>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	4a39      	ldr	r2, [pc, #228]	; (8001474 <MX_GPIO_Init+0x104>)
 8001390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001394:	6313      	str	r3, [r2, #48]	; 0x30
 8001396:	4b37      	ldr	r3, [pc, #220]	; (8001474 <MX_GPIO_Init+0x104>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800139e:	613b      	str	r3, [r7, #16]
 80013a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	4b33      	ldr	r3, [pc, #204]	; (8001474 <MX_GPIO_Init+0x104>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013aa:	4a32      	ldr	r2, [pc, #200]	; (8001474 <MX_GPIO_Init+0x104>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6313      	str	r3, [r2, #48]	; 0x30
 80013b2:	4b30      	ldr	r3, [pc, #192]	; (8001474 <MX_GPIO_Init+0x104>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	4b2c      	ldr	r3, [pc, #176]	; (8001474 <MX_GPIO_Init+0x104>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a2b      	ldr	r2, [pc, #172]	; (8001474 <MX_GPIO_Init+0x104>)
 80013c8:	f043 0302 	orr.w	r3, r3, #2
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4b29      	ldr	r3, [pc, #164]	; (8001474 <MX_GPIO_Init+0x104>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	607b      	str	r3, [r7, #4]
 80013de:	4b25      	ldr	r3, [pc, #148]	; (8001474 <MX_GPIO_Init+0x104>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	4a24      	ldr	r2, [pc, #144]	; (8001474 <MX_GPIO_Init+0x104>)
 80013e4:	f043 0304 	orr.w	r3, r3, #4
 80013e8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ea:	4b22      	ldr	r3, [pc, #136]	; (8001474 <MX_GPIO_Init+0x104>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	f003 0304 	and.w	r3, r3, #4
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2120      	movs	r1, #32
 80013fa:	481f      	ldr	r0, [pc, #124]	; (8001478 <MX_GPIO_Init+0x108>)
 80013fc:	f002 f922 	bl	8003644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	2101      	movs	r1, #1
 8001404:	481d      	ldr	r0, [pc, #116]	; (800147c <MX_GPIO_Init+0x10c>)
 8001406:	f002 f91d 	bl	8003644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 800140a:	2200      	movs	r2, #0
 800140c:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001410:	481b      	ldr	r0, [pc, #108]	; (8001480 <MX_GPIO_Init+0x110>)
 8001412:	f002 f917 	bl	8003644 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001416:	2320      	movs	r3, #32
 8001418:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141a:	2301      	movs	r3, #1
 800141c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001422:	2300      	movs	r3, #0
 8001424:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001426:	f107 0314 	add.w	r3, r7, #20
 800142a:	4619      	mov	r1, r3
 800142c:	4812      	ldr	r0, [pc, #72]	; (8001478 <MX_GPIO_Init+0x108>)
 800142e:	f001 ff75 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001432:	2301      	movs	r3, #1
 8001434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001436:	2301      	movs	r3, #1
 8001438:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143e:	2300      	movs	r3, #0
 8001440:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	4619      	mov	r1, r3
 8001448:	480c      	ldr	r0, [pc, #48]	; (800147c <MX_GPIO_Init+0x10c>)
 800144a:	f001 ff67 	bl	800331c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 800144e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001452:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001454:	2301      	movs	r3, #1
 8001456:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145c:	2300      	movs	r3, #0
 800145e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001460:	f107 0314 	add.w	r3, r7, #20
 8001464:	4619      	mov	r1, r3
 8001466:	4806      	ldr	r0, [pc, #24]	; (8001480 <MX_GPIO_Init+0x110>)
 8001468:	f001 ff58 	bl	800331c <HAL_GPIO_Init>

}
 800146c:	bf00      	nop
 800146e:	3728      	adds	r7, #40	; 0x28
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40023800 	.word	0x40023800
 8001478:	40020000 	.word	0x40020000
 800147c:	40020400 	.word	0x40020400
 8001480:	40020800 	.word	0x40020800
 8001484:	00000000 	.word	0x00000000

08001488 <HAL_TIM_PeriodElapsedCallback>:
//	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
//}

// Timer 10 (TIM10) interrupt:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af02      	add	r7, sp, #8
 800148e:	6078      	str	r0, [r7, #4]
  if (htim == &htim10)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4acf      	ldr	r2, [pc, #828]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8001494:	4293      	cmp	r3, r2
 8001496:	f040 8260 	bne.w	800195a <HAL_TIM_PeriodElapsedCallback+0x4d2>
    // Variables declared globally for easier debugging.
    //    static float angleDq, alpha1, beta1, Vq, Vd, alpha2, beta2, cosGrid, sinGrid;
    // PLL variables end

	// Set pin: Start timer
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800149a:	2201      	movs	r2, #1
 800149c:	2140      	movs	r1, #64	; 0x40
 800149e:	48cd      	ldr	r0, [pc, #820]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80014a0:	f002 f8d0 	bl	8003644 <HAL_GPIO_WritePin>

    // ADC 1
    HAL_ADC_Start(&hadc1);
 80014a4:	48cc      	ldr	r0, [pc, #816]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80014a6:	f000 fe2b 	bl	8002100 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80014aa:	f04f 31ff 	mov.w	r1, #4294967295
 80014ae:	48ca      	ldr	r0, [pc, #808]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80014b0:	f000 fef8 	bl	80022a4 <HAL_ADC_PollForConversion>
    adcValue1 = HAL_ADC_GetValue(&hadc1);
 80014b4:	48c8      	ldr	r0, [pc, #800]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80014b6:	f000 ff80 	bl	80023ba <HAL_ADC_GetValue>
 80014ba:	4603      	mov	r3, r0
 80014bc:	b29a      	uxth	r2, r3
 80014be:	4bc7      	ldr	r3, [pc, #796]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x354>)
 80014c0:	801a      	strh	r2, [r3, #0]

    // ADC 2
    HAL_ADC_Start(&hadc2);
 80014c2:	48c7      	ldr	r0, [pc, #796]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x358>)
 80014c4:	f000 fe1c 	bl	8002100 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 80014c8:	f04f 31ff 	mov.w	r1, #4294967295
 80014cc:	48c4      	ldr	r0, [pc, #784]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x358>)
 80014ce:	f000 fee9 	bl	80022a4 <HAL_ADC_PollForConversion>
    adcValue2 = HAL_ADC_GetValue(&hadc2);
 80014d2:	48c3      	ldr	r0, [pc, #780]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0x358>)
 80014d4:	f000 ff71 	bl	80023ba <HAL_ADC_GetValue>
 80014d8:	4603      	mov	r3, r0
 80014da:	b29a      	uxth	r2, r3
 80014dc:	4bc1      	ldr	r3, [pc, #772]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x35c>)
 80014de:	801a      	strh	r2, [r3, #0]
//	sprintf(msg_2, "Adc reading: %u\r\n", adcReading0);	// Update message for usart print
//	HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg_2,
//						(uint32_t)&huart2.Instance->DR, strlen(msg_2));

    // Ring buffer trigger test
    if (count == 450) {
 80014e0:	4bc1      	ldr	r3, [pc, #772]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0x360>)
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 80014e8:	d102      	bne.n	80014f0 <HAL_TIM_PeriodElapsedCallback+0x68>
    	ringBufTrigger = 1;
 80014ea:	4bc0      	ldr	r3, [pc, #768]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0x364>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
    }

    // PLL StartT_SAMPLE
    //--------------------------------------------------------------------------------------------
    angleDq = angleDq + T_SAMPLE*F_RAD;
 80014f0:	4bbf      	ldr	r3, [pc, #764]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 80014f2:	edd3 7a00 	vldr	s15, [r3]
 80014f6:	ed9f 7abf 	vldr	s14, [pc, #764]	; 80017f4 <HAL_TIM_PeriodElapsedCallback+0x36c>
 80014fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014fe:	4bbc      	ldr	r3, [pc, #752]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001500:	edc3 7a00 	vstr	s15, [r3]
    if (angleDq > TWO_PI)
 8001504:	4bba      	ldr	r3, [pc, #744]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff f83d 	bl	8000588 <__aeabi_f2d>
 800150e:	a3ac      	add	r3, pc, #688	; (adr r3, 80017c0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001514:	f7ff fb20 	bl	8000b58 <__aeabi_dcmpgt>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d012      	beq.n	8001544 <HAL_TIM_PeriodElapsedCallback+0xbc>
    {
    	angleDq = angleDq - TWO_PI;
 800151e:	4bb4      	ldr	r3, [pc, #720]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff f830 	bl	8000588 <__aeabi_f2d>
 8001528:	a3a5      	add	r3, pc, #660	; (adr r3, 80017c0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 800152a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152e:	f7fe fecb 	bl	80002c8 <__aeabi_dsub>
 8001532:	4602      	mov	r2, r0
 8001534:	460b      	mov	r3, r1
 8001536:	4610      	mov	r0, r2
 8001538:	4619      	mov	r1, r3
 800153a:	f7ff fb2d 	bl	8000b98 <__aeabi_d2f>
 800153e:	4603      	mov	r3, r0
 8001540:	4aab      	ldr	r2, [pc, #684]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001542:	6013      	str	r3, [r2, #0]
    }

    phaseA = sinf(angleDq);
 8001544:	4baa      	ldr	r3, [pc, #680]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001546:	edd3 7a00 	vldr	s15, [r3]
 800154a:	eeb0 0a67 	vmov.f32	s0, s15
 800154e:	f005 fa7f 	bl	8006a50 <sinf>
 8001552:	eef0 7a40 	vmov.f32	s15, s0
 8001556:	4ba8      	ldr	r3, [pc, #672]	; (80017f8 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8001558:	edc3 7a00 	vstr	s15, [r3]
	phaseB = sinf(angleDq-RAD_120);
 800155c:	4ba4      	ldr	r3, [pc, #656]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 800155e:	edd3 7a00 	vldr	s15, [r3]
 8001562:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80017fc <HAL_TIM_PeriodElapsedCallback+0x374>
 8001566:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800156a:	eeb0 0a67 	vmov.f32	s0, s15
 800156e:	f005 fa6f 	bl	8006a50 <sinf>
 8001572:	eef0 7a40 	vmov.f32	s15, s0
 8001576:	4ba2      	ldr	r3, [pc, #648]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x378>)
 8001578:	edc3 7a00 	vstr	s15, [r3]
//	phaseC = two_to_three_phase(&phaseA, &phaseB);
	phaseC = sinf(angleDq+RAD_120);
 800157c:	4b9c      	ldr	r3, [pc, #624]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 800157e:	edd3 7a00 	vldr	s15, [r3]
 8001582:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 80017fc <HAL_TIM_PeriodElapsedCallback+0x374>
 8001586:	ee77 7a87 	vadd.f32	s15, s15, s14
 800158a:	eeb0 0a67 	vmov.f32	s0, s15
 800158e:	f005 fa5f 	bl	8006a50 <sinf>
 8001592:	eef0 7a40 	vmov.f32	s15, s0
 8001596:	4b9b      	ldr	r3, [pc, #620]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8001598:	edc3 7a00 	vstr	s15, [r3]

    alpha1 = abc_to_alpha(phaseA, phaseB, phaseC);
 800159c:	4b96      	ldr	r3, [pc, #600]	; (80017f8 <HAL_TIM_PeriodElapsedCallback+0x370>)
 800159e:	edd3 7a00 	vldr	s15, [r3]
 80015a2:	4b97      	ldr	r3, [pc, #604]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x378>)
 80015a4:	ed93 7a00 	vldr	s14, [r3]
 80015a8:	4b96      	ldr	r3, [pc, #600]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 80015aa:	edd3 6a00 	vldr	s13, [r3]
 80015ae:	eeb0 1a66 	vmov.f32	s2, s13
 80015b2:	eef0 0a47 	vmov.f32	s1, s14
 80015b6:	eeb0 0a67 	vmov.f32	s0, s15
 80015ba:	f004 f925 	bl	8005808 <abc_to_alpha>
 80015be:	eef0 7a40 	vmov.f32	s15, s0
 80015c2:	4b91      	ldr	r3, [pc, #580]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80015c4:	edc3 7a00 	vstr	s15, [r3]
    beta1 = abc_to_beta(phaseA, phaseB, phaseC);
 80015c8:	4b8b      	ldr	r3, [pc, #556]	; (80017f8 <HAL_TIM_PeriodElapsedCallback+0x370>)
 80015ca:	edd3 7a00 	vldr	s15, [r3]
 80015ce:	4b8c      	ldr	r3, [pc, #560]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0x378>)
 80015d0:	ed93 7a00 	vldr	s14, [r3]
 80015d4:	4b8b      	ldr	r3, [pc, #556]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 80015d6:	edd3 6a00 	vldr	s13, [r3]
 80015da:	eeb0 1a66 	vmov.f32	s2, s13
 80015de:	eef0 0a47 	vmov.f32	s1, s14
 80015e2:	eeb0 0a67 	vmov.f32	s0, s15
 80015e6:	f004 f95f 	bl	80058a8 <abc_to_beta>
 80015ea:	eef0 7a40 	vmov.f32	s15, s0
 80015ee:	4b87      	ldr	r3, [pc, #540]	; (800180c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80015f0:	edc3 7a00 	vstr	s15, [r3]

    Vd = alphabeta_to_d(alpha1, beta1, angleDq);
 80015f4:	4b84      	ldr	r3, [pc, #528]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	4b84      	ldr	r3, [pc, #528]	; (800180c <HAL_TIM_PeriodElapsedCallback+0x384>)
 80015fc:	ed93 7a00 	vldr	s14, [r3]
 8001600:	4b7b      	ldr	r3, [pc, #492]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001602:	edd3 6a00 	vldr	s13, [r3]
 8001606:	eeb0 1a66 	vmov.f32	s2, s13
 800160a:	eef0 0a47 	vmov.f32	s1, s14
 800160e:	eeb0 0a67 	vmov.f32	s0, s15
 8001612:	f004 f98d 	bl	8005930 <alphabeta_to_d>
 8001616:	eef0 7a40 	vmov.f32	s15, s0
 800161a:	4b7d      	ldr	r3, [pc, #500]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800161c:	edc3 7a00 	vstr	s15, [r3]
    Vq = alphabeta_to_q(alpha1, beta1, angleDq);
 8001620:	4b79      	ldr	r3, [pc, #484]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0x380>)
 8001622:	edd3 7a00 	vldr	s15, [r3]
 8001626:	4b79      	ldr	r3, [pc, #484]	; (800180c <HAL_TIM_PeriodElapsedCallback+0x384>)
 8001628:	ed93 7a00 	vldr	s14, [r3]
 800162c:	4b70      	ldr	r3, [pc, #448]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 800162e:	edd3 6a00 	vldr	s13, [r3]
 8001632:	eeb0 1a66 	vmov.f32	s2, s13
 8001636:	eef0 0a47 	vmov.f32	s1, s14
 800163a:	eeb0 0a67 	vmov.f32	s0, s15
 800163e:	f004 f9a4 	bl	800598a <alphabeta_to_q>
 8001642:	eef0 7a40 	vmov.f32	s15, s0
 8001646:	4b73      	ldr	r3, [pc, #460]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8001648:	edc3 7a00 	vstr	s15, [r3]

    alpha2 = dq_to_alpha(Vd, Vq, angleDq);
 800164c:	4b70      	ldr	r3, [pc, #448]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800164e:	edd3 7a00 	vldr	s15, [r3]
 8001652:	4b70      	ldr	r3, [pc, #448]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8001654:	ed93 7a00 	vldr	s14, [r3]
 8001658:	4b65      	ldr	r3, [pc, #404]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 800165a:	edd3 6a00 	vldr	s13, [r3]
 800165e:	eeb0 1a66 	vmov.f32	s2, s13
 8001662:	eef0 0a47 	vmov.f32	s1, s14
 8001666:	eeb0 0a67 	vmov.f32	s0, s15
 800166a:	f004 f9bd 	bl	80059e8 <dq_to_alpha>
 800166e:	eef0 7a40 	vmov.f32	s15, s0
 8001672:	4b69      	ldr	r3, [pc, #420]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8001674:	edc3 7a00 	vstr	s15, [r3]
    beta2 = dq_to_beta(Vd, Vq, angleDq);
 8001678:	4b65      	ldr	r3, [pc, #404]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800167a:	edd3 7a00 	vldr	s15, [r3]
 800167e:	4b65      	ldr	r3, [pc, #404]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8001680:	ed93 7a00 	vldr	s14, [r3]
 8001684:	4b5a      	ldr	r3, [pc, #360]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001686:	edd3 6a00 	vldr	s13, [r3]
 800168a:	eeb0 1a66 	vmov.f32	s2, s13
 800168e:	eef0 0a47 	vmov.f32	s1, s14
 8001692:	eeb0 0a67 	vmov.f32	s0, s15
 8001696:	f004 f9d4 	bl	8005a42 <dq_to_beta>
 800169a:	eef0 7a40 	vmov.f32	s15, s0
 800169e:	4b5f      	ldr	r3, [pc, #380]	; (800181c <HAL_TIM_PeriodElapsedCallback+0x394>)
 80016a0:	edc3 7a00 	vstr	s15, [r3]

    cosGrid = cos_grid(alpha2, beta2);
 80016a4:	4b5c      	ldr	r3, [pc, #368]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80016a6:	edd3 7a00 	vldr	s15, [r3]
 80016aa:	4b5c      	ldr	r3, [pc, #368]	; (800181c <HAL_TIM_PeriodElapsedCallback+0x394>)
 80016ac:	ed93 7a00 	vldr	s14, [r3]
 80016b0:	eef0 0a47 	vmov.f32	s1, s14
 80016b4:	eeb0 0a67 	vmov.f32	s0, s15
 80016b8:	f004 f9f0 	bl	8005a9c <cos_grid>
 80016bc:	eef0 7a40 	vmov.f32	s15, s0
 80016c0:	4b57      	ldr	r3, [pc, #348]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80016c2:	edc3 7a00 	vstr	s15, [r3]
    sinGrid = sin_grid(alpha2, beta2);
 80016c6:	4b54      	ldr	r3, [pc, #336]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0x390>)
 80016c8:	edd3 7a00 	vldr	s15, [r3]
 80016cc:	4b53      	ldr	r3, [pc, #332]	; (800181c <HAL_TIM_PeriodElapsedCallback+0x394>)
 80016ce:	ed93 7a00 	vldr	s14, [r3]
 80016d2:	eef0 0a47 	vmov.f32	s1, s14
 80016d6:	eeb0 0a67 	vmov.f32	s0, s15
 80016da:	f004 fa15 	bl	8005b08 <sin_grid>
 80016de:	eef0 7a40 	vmov.f32	s15, s0
 80016e2:	4b50      	ldr	r3, [pc, #320]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 80016e4:	edc3 7a00 	vstr	s15, [r3]

    phaseError = phase_detector(cosGrid, sinGrid, anglePllComp);
 80016e8:	4b4d      	ldr	r3, [pc, #308]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80016ea:	edd3 7a00 	vldr	s15, [r3]
 80016ee:	4b4d      	ldr	r3, [pc, #308]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 80016f0:	ed93 7a00 	vldr	s14, [r3]
 80016f4:	4b4c      	ldr	r3, [pc, #304]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 80016f6:	edd3 6a00 	vldr	s13, [r3]
 80016fa:	eeb0 1a66 	vmov.f32	s2, s13
 80016fe:	eef0 0a47 	vmov.f32	s1, s14
 8001702:	eeb0 0a67 	vmov.f32	s0, s15
 8001706:	f004 fc25 	bl	8005f54 <phase_detector>
 800170a:	eef0 7a40 	vmov.f32	s15, s0
 800170e:	4b47      	ldr	r3, [pc, #284]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8001710:	edc3 7a00 	vstr	s15, [r3]

    anglePll = pi_regulator(phaseError, F_RAD, ki, kp, kPhi, T_SAMPLE);
 8001714:	4b45      	ldr	r3, [pc, #276]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8001716:	edd3 7a00 	vldr	s15, [r3]
 800171a:	4b45      	ldr	r3, [pc, #276]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 800171c:	ed93 7a00 	vldr	s14, [r3]
 8001720:	4b44      	ldr	r3, [pc, #272]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8001722:	edd3 6a00 	vldr	s13, [r3]
 8001726:	4b44      	ldr	r3, [pc, #272]	; (8001838 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8001728:	ed93 6a00 	vldr	s12, [r3]
 800172c:	eddf 2a43 	vldr	s5, [pc, #268]	; 800183c <HAL_TIM_PeriodElapsedCallback+0x3b4>
 8001730:	eeb0 2a46 	vmov.f32	s4, s12
 8001734:	eef0 1a66 	vmov.f32	s3, s13
 8001738:	eeb0 1a47 	vmov.f32	s2, s14
 800173c:	eddf 0a40 	vldr	s1, [pc, #256]	; 8001840 <HAL_TIM_PeriodElapsedCallback+0x3b8>
 8001740:	eeb0 0a67 	vmov.f32	s0, s15
 8001744:	f004 fa18 	bl	8005b78 <pi_regulator>
 8001748:	eef0 7a40 	vmov.f32	s15, s0
 800174c:	4b3d      	ldr	r3, [pc, #244]	; (8001844 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 800174e:	edc3 7a00 	vstr	s15, [r3]
    anglePllComp = pi_regulator_comp(phaseError, F_RAD, ki, kp, kPhi, T_SAMPLE);
 8001752:	4b36      	ldr	r3, [pc, #216]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8001754:	edd3 7a00 	vldr	s15, [r3]
 8001758:	4b35      	ldr	r3, [pc, #212]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 800175a:	ed93 7a00 	vldr	s14, [r3]
 800175e:	4b35      	ldr	r3, [pc, #212]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8001760:	edd3 6a00 	vldr	s13, [r3]
 8001764:	4b34      	ldr	r3, [pc, #208]	; (8001838 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8001766:	ed93 6a00 	vldr	s12, [r3]
 800176a:	eddf 2a34 	vldr	s5, [pc, #208]	; 800183c <HAL_TIM_PeriodElapsedCallback+0x3b4>
 800176e:	eeb0 2a46 	vmov.f32	s4, s12
 8001772:	eef0 1a66 	vmov.f32	s3, s13
 8001776:	eeb0 1a47 	vmov.f32	s2, s14
 800177a:	eddf 0a31 	vldr	s1, [pc, #196]	; 8001840 <HAL_TIM_PeriodElapsedCallback+0x3b8>
 800177e:	eeb0 0a67 	vmov.f32	s0, s15
 8001782:	f004 fae5 	bl	8005d50 <pi_regulator_comp>
 8001786:	eef0 7a40 	vmov.f32	s15, s0
 800178a:	4b27      	ldr	r3, [pc, #156]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800178c:	edc3 7a00 	vstr	s15, [r3]
    //--------------------------------------------------------------------------------------------
    // PLL End

    // DAC
    dac_temp = (Vd + 1.05) * 4096.0/3.3;	// +1 for offset for negative values, /3.3 for scaling
 8001790:	4b1f      	ldr	r3, [pc, #124]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe fef7 	bl	8000588 <__aeabi_f2d>
 800179a:	a30b      	add	r3, pc, #44	; (adr r3, 80017c8 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800179c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a0:	f7fe fd94 	bl	80002cc <__adddf3>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	4610      	mov	r0, r2
 80017aa:	4619      	mov	r1, r3
 80017ac:	f04f 0200 	mov.w	r2, #0
 80017b0:	4b25      	ldr	r3, [pc, #148]	; (8001848 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 80017b2:	f7fe ff41 	bl	8000638 <__aeabi_dmul>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4610      	mov	r0, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	e045      	b.n	800184c <HAL_TIM_PeriodElapsedCallback+0x3c4>
 80017c0:	54442c46 	.word	0x54442c46
 80017c4:	401921fb 	.word	0x401921fb
 80017c8:	cccccccd 	.word	0xcccccccd
 80017cc:	3ff0cccc 	.word	0x3ff0cccc
 80017d0:	2000015c 	.word	0x2000015c
 80017d4:	40020800 	.word	0x40020800
 80017d8:	200001d0 	.word	0x200001d0
 80017dc:	20004178 	.word	0x20004178
 80017e0:	20000114 	.word	0x20000114
 80017e4:	200001cc 	.word	0x200001cc
 80017e8:	200000a0 	.word	0x200000a0
 80017ec:	2000009c 	.word	0x2000009c
 80017f0:	200041e0 	.word	0x200041e0
 80017f4:	3ea0d97c 	.word	0x3ea0d97c
 80017f8:	200001a4 	.word	0x200001a4
 80017fc:	40060a92 	.word	0x40060a92
 8001800:	20004190 	.word	0x20004190
 8001804:	20004110 	.word	0x20004110
 8001808:	200001b0 	.word	0x200001b0
 800180c:	20004184 	.word	0x20004184
 8001810:	200001a8 	.word	0x200001a8
 8001814:	200001b4 	.word	0x200001b4
 8001818:	20000218 	.word	0x20000218
 800181c:	20000110 	.word	0x20000110
 8001820:	2000417c 	.word	0x2000417c
 8001824:	20004174 	.word	0x20004174
 8001828:	20004180 	.word	0x20004180
 800182c:	200001ac 	.word	0x200001ac
 8001830:	20000000 	.word	0x20000000
 8001834:	20000004 	.word	0x20000004
 8001838:	20000008 	.word	0x20000008
 800183c:	3a83126f 	.word	0x3a83126f
 8001840:	439d1463 	.word	0x439d1463
 8001844:	20004194 	.word	0x20004194
 8001848:	40b00000 	.word	0x40b00000
 800184c:	a356      	add	r3, pc, #344	; (adr r3, 80019a8 <HAL_TIM_PeriodElapsedCallback+0x520>)
 800184e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001852:	f7ff f81b 	bl	800088c <__aeabi_ddiv>
 8001856:	4602      	mov	r2, r0
 8001858:	460b      	mov	r3, r1
 800185a:	4610      	mov	r0, r2
 800185c:	4619      	mov	r1, r3
 800185e:	f7ff f99b 	bl	8000b98 <__aeabi_d2f>
 8001862:	4603      	mov	r3, r0
 8001864:	4a40      	ldr	r2, [pc, #256]	; (8001968 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 8001866:	6013      	str	r3, [r2, #0]
    var_dac = (uint16_t)dac_temp; 			// Convert from float to uint16_t
 8001868:	4b3f      	ldr	r3, [pc, #252]	; (8001968 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 800186a:	edd3 7a00 	vldr	s15, [r3]
 800186e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001872:	ee17 3a90 	vmov	r3, s15
 8001876:	b29a      	uxth	r2, r3
 8001878:	4b3c      	ldr	r3, [pc, #240]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 800187a:	801a      	strh	r2, [r3, #0]
    HAL_DAC_Start(&hdac, DAC_CHANNEL_1); 	// Start the DAC
 800187c:	2100      	movs	r1, #0
 800187e:	483c      	ldr	r0, [pc, #240]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 8001880:	f001 f909 	bl	8002a96 <HAL_DAC_Start>
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, var_dac); // Set dac to digital value
 8001884:	4b39      	ldr	r3, [pc, #228]	; (800196c <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	2200      	movs	r2, #0
 800188a:	2100      	movs	r1, #0
 800188c:	4838      	ldr	r0, [pc, #224]	; (8001970 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 800188e:	f001 f954 	bl	8002b3a <HAL_DAC_SetValue>

    // Ring buffer
    ringBufData[0] = ((float)	anglePll 		* (float)RING_BUF_SCALING);
 8001892:	4b38      	ldr	r3, [pc, #224]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 8001894:	edd3 7a00 	vldr	s15, [r3]
 8001898:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001978 <HAL_TIM_PeriodElapsedCallback+0x4f0>
 800189c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018a4:	ee17 3a90 	vmov	r3, s15
 80018a8:	b21a      	sxth	r2, r3
 80018aa:	4b34      	ldr	r3, [pc, #208]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 80018ac:	801a      	strh	r2, [r3, #0]
    ringBufData[1] = ((float)	anglePllComp	* (float)RING_BUF_SCALING);
 80018ae:	4b34      	ldr	r3, [pc, #208]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 80018b0:	edd3 7a00 	vldr	s15, [r3]
 80018b4:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001978 <HAL_TIM_PeriodElapsedCallback+0x4f0>
 80018b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018c0:	ee17 3a90 	vmov	r3, s15
 80018c4:	b21a      	sxth	r2, r3
 80018c6:	4b2d      	ldr	r3, [pc, #180]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 80018c8:	805a      	strh	r2, [r3, #2]
    ringBufData[2] = ((float)	angleDq 			* (float)RING_BUF_SCALING);
 80018ca:	4b2e      	ldr	r3, [pc, #184]	; (8001984 <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 80018cc:	edd3 7a00 	vldr	s15, [r3]
 80018d0:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001978 <HAL_TIM_PeriodElapsedCallback+0x4f0>
 80018d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018dc:	ee17 3a90 	vmov	r3, s15
 80018e0:	b21a      	sxth	r2, r3
 80018e2:	4b26      	ldr	r3, [pc, #152]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 80018e4:	809a      	strh	r2, [r3, #4]
    ringBufData[3] = ((float)	beta1 			* (float)RING_BUF_SCALING);
 80018e6:	4b28      	ldr	r3, [pc, #160]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x500>)
 80018e8:	edd3 7a00 	vldr	s15, [r3]
 80018ec:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001978 <HAL_TIM_PeriodElapsedCallback+0x4f0>
 80018f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018f8:	ee17 3a90 	vmov	r3, s15
 80018fc:	b21a      	sxth	r2, r3
 80018fe:	4b1f      	ldr	r3, [pc, #124]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 8001900:	80da      	strh	r2, [r3, #6]

    ringBufFlag = circular_buffer(RING_BUF_LEN, ringBuf, ringBufData, ringBufTrigger, 0.25, &readStart);
 8001902:	4b22      	ldr	r3, [pc, #136]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x504>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	4a22      	ldr	r2, [pc, #136]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x508>)
 8001908:	9200      	str	r2, [sp, #0]
 800190a:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 800190e:	4a1b      	ldr	r2, [pc, #108]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 8001910:	4920      	ldr	r1, [pc, #128]	; (8001994 <HAL_TIM_PeriodElapsedCallback+0x50c>)
 8001912:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001916:	f004 fb4b 	bl	8005fb0 <circular_buffer>
 800191a:	4603      	mov	r3, r0
 800191c:	461a      	mov	r2, r3
 800191e:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <HAL_TIM_PeriodElapsedCallback+0x510>)
 8001920:	701a      	strb	r2, [r3, #0]



    // Count up to size of sine array
	if (count < (F_SAMPLE*T_SINE))
 8001922:	4b1e      	ldr	r3, [pc, #120]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x514>)
 8001924:	881b      	ldrh	r3, [r3, #0]
 8001926:	ee07 3a90 	vmov	s15, r3
 800192a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800192e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80019a0 <HAL_TIM_PeriodElapsedCallback+0x518>
 8001932:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193a:	d506      	bpl.n	800194a <HAL_TIM_PeriodElapsedCallback+0x4c2>
	{
	  count++;
 800193c:	4b17      	ldr	r3, [pc, #92]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x514>)
 800193e:	881b      	ldrh	r3, [r3, #0]
 8001940:	3301      	adds	r3, #1
 8001942:	b29a      	uxth	r2, r3
 8001944:	4b15      	ldr	r3, [pc, #84]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x514>)
 8001946:	801a      	strh	r2, [r3, #0]
 8001948:	e002      	b.n	8001950 <HAL_TIM_PeriodElapsedCallback+0x4c8>
	}
	else
	{
	  count = 0;
 800194a:	4b14      	ldr	r3, [pc, #80]	; (800199c <HAL_TIM_PeriodElapsedCallback+0x514>)
 800194c:	2200      	movs	r2, #0
 800194e:	801a      	strh	r2, [r3, #0]
	}


	// Reset pin: Stop timer
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001950:	2200      	movs	r2, #0
 8001952:	2140      	movs	r1, #64	; 0x40
 8001954:	4813      	ldr	r0, [pc, #76]	; (80019a4 <HAL_TIM_PeriodElapsedCallback+0x51c>)
 8001956:	f001 fe75 	bl	8003644 <HAL_GPIO_WritePin>
  }
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	f3af 8000 	nop.w
 8001968:	200000a4 	.word	0x200000a4
 800196c:	200000a8 	.word	0x200000a8
 8001970:	2000027c 	.word	0x2000027c
 8001974:	20004194 	.word	0x20004194
 8001978:	459c4000 	.word	0x459c4000
 800197c:	20004188 	.word	0x20004188
 8001980:	20004180 	.word	0x20004180
 8001984:	200041e0 	.word	0x200041e0
 8001988:	20004184 	.word	0x20004184
 800198c:	2000009c 	.word	0x2000009c
 8001990:	200041dc 	.word	0x200041dc
 8001994:	20000290 	.word	0x20000290
 8001998:	2000009d 	.word	0x2000009d
 800199c:	200000a0 	.word	0x200000a0
 80019a0:	447a0000 	.word	0x447a0000
 80019a4:	40020800 	.word	0x40020800
 80019a8:	66666666 	.word	0x66666666
 80019ac:	400a6666 	.word	0x400a6666

080019b0 <printRingBuf>:
//  Description :   prints the ring buffer values
//  Parameters  :   uint16_t bufferSize: pointer to an int to store the number
//                  uint16_t circularBuffer: Pointer to circular buffer array
//                  uint16_t readStart: starting index of the circular buffer
//  Returns     :	none
uint8_t printRingBuf(uint16_t bufferSize, int16_t circularBuffer[][4], uint16_t readStart) {
 80019b0:	b590      	push	{r4, r7, lr}
 80019b2:	b087      	sub	sp, #28
 80019b4:	af02      	add	r7, sp, #8
 80019b6:	4603      	mov	r3, r0
 80019b8:	6039      	str	r1, [r7, #0]
 80019ba:	80fb      	strh	r3, [r7, #6]
 80019bc:	4613      	mov	r3, r2
 80019be:	80bb      	strh	r3, [r7, #4]
    static uint8_t init         =   0;

    static char msg[40];	// Initialize string to be written to USART

    // Initialize readIndex to readStart
    if (!init) {
 80019c0:	4b2c      	ldr	r3, [pc, #176]	; (8001a74 <printRingBuf+0xc4>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d105      	bne.n	80019d4 <printRingBuf+0x24>
        readIndex = readStart;
 80019c8:	4a2b      	ldr	r2, [pc, #172]	; (8001a78 <printRingBuf+0xc8>)
 80019ca:	88bb      	ldrh	r3, [r7, #4]
 80019cc:	8013      	strh	r3, [r2, #0]
        init = 1;
 80019ce:	4b29      	ldr	r3, [pc, #164]	; (8001a74 <printRingBuf+0xc4>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	701a      	strb	r2, [r3, #0]
    }

    for (int i = 0; i < bufferSize; i++)
 80019d4:	2300      	movs	r3, #0
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	e042      	b.n	8001a60 <printRingBuf+0xb0>
    {
        //printf("Buffervalue at index [%d] = %d\n", readIndex, circularBuffer[readIndex]);

    	sprintf(msg, "%d, %d, %d, %d\r\n", circularBuffer[readIndex][0], circularBuffer[readIndex][1],
 80019da:	4b27      	ldr	r3, [pc, #156]	; (8001a78 <printRingBuf+0xc8>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	683a      	ldr	r2, [r7, #0]
 80019e2:	4413      	add	r3, r2
 80019e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019e8:	4618      	mov	r0, r3
 80019ea:	4b23      	ldr	r3, [pc, #140]	; (8001a78 <printRingBuf+0xc8>)
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	4413      	add	r3, r2
 80019f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019f8:	461c      	mov	r4, r3
									circularBuffer[readIndex][2], circularBuffer[readIndex][3]);	// Update message for usart print
 80019fa:	4b1f      	ldr	r3, [pc, #124]	; (8001a78 <printRingBuf+0xc8>)
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	4413      	add	r3, r2
 8001a04:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
    	sprintf(msg, "%d, %d, %d, %d\r\n", circularBuffer[readIndex][0], circularBuffer[readIndex][1],
 8001a08:	4619      	mov	r1, r3
									circularBuffer[readIndex][2], circularBuffer[readIndex][3]);	// Update message for usart print
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	; (8001a78 <printRingBuf+0xc8>)
 8001a0c:	881b      	ldrh	r3, [r3, #0]
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	4413      	add	r3, r2
 8001a14:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
    	sprintf(msg, "%d, %d, %d, %d\r\n", circularBuffer[readIndex][0], circularBuffer[readIndex][1],
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9100      	str	r1, [sp, #0]
 8001a1c:	4623      	mov	r3, r4
 8001a1e:	4602      	mov	r2, r0
 8001a20:	4916      	ldr	r1, [pc, #88]	; (8001a7c <printRingBuf+0xcc>)
 8001a22:	4817      	ldr	r0, [pc, #92]	; (8001a80 <printRingBuf+0xd0>)
 8001a24:	f004 fba6 	bl	8006174 <siprintf>

    	// sprintf(msg, "[%d] = %d\r\n", readIndex, circularBuffer[readIndex]);	// Update message for usart print


    	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001a28:	4815      	ldr	r0, [pc, #84]	; (8001a80 <printRingBuf+0xd0>)
 8001a2a:	f7fe fbf1 	bl	8000210 <strlen>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	b29a      	uxth	r2, r3
 8001a32:	f04f 33ff 	mov.w	r3, #4294967295
 8001a36:	4912      	ldr	r1, [pc, #72]	; (8001a80 <printRingBuf+0xd0>)
 8001a38:	4812      	ldr	r0, [pc, #72]	; (8001a84 <printRingBuf+0xd4>)
 8001a3a:	f003 f92a 	bl	8004c92 <HAL_UART_Transmit>
    	huart2.Instance->CR3 |= USART_CR3_DMAT;
    	HAL_DMA_Start_IT(&hdma_usart2_tx, (uint32_t)msg,
    							(uint32_t)&huart2.Instance->DR, strlen(msg));
		*/

        readIndex++;
 8001a3e:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <printRingBuf+0xc8>)
 8001a40:	881b      	ldrh	r3, [r3, #0]
 8001a42:	3301      	adds	r3, #1
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <printRingBuf+0xc8>)
 8001a48:	801a      	strh	r2, [r3, #0]
        if (readIndex > bufferSize) {
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	; (8001a78 <printRingBuf+0xc8>)
 8001a4c:	881b      	ldrh	r3, [r3, #0]
 8001a4e:	88fa      	ldrh	r2, [r7, #6]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d202      	bcs.n	8001a5a <printRingBuf+0xaa>
            readIndex = 0;
 8001a54:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <printRingBuf+0xc8>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < bufferSize; i++)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	88fb      	ldrh	r3, [r7, #6]
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	dbb8      	blt.n	80019da <printRingBuf+0x2a>
        }
    }
    return 1;
 8001a68:	2301      	movs	r3, #1

}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd90      	pop	{r4, r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200000aa 	.word	0x200000aa
 8001a78:	200000ac 	.word	0x200000ac
 8001a7c:	08007710 	.word	0x08007710
 8001a80:	200000b0 	.word	0x200000b0
 8001a84:	20004198 	.word	0x20004198

08001a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a8c:	b672      	cpsid	i
}
 8001a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a90:	e7fe      	b.n	8001a90 <Error_Handler+0x8>
	...

08001a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	607b      	str	r3, [r7, #4]
 8001a9e:	4b10      	ldr	r3, [pc, #64]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	4a0f      	ldr	r2, [pc, #60]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001aa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ab2:	607b      	str	r3, [r7, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	603b      	str	r3, [r7, #0]
 8001aba:	4b09      	ldr	r3, [pc, #36]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	4a08      	ldr	r2, [pc, #32]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac6:	4b06      	ldr	r3, [pc, #24]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ace:	603b      	str	r3, [r7, #0]
 8001ad0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	40023800 	.word	0x40023800

08001ae4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08c      	sub	sp, #48	; 0x30
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 031c 	add.w	r3, r7, #28
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a45      	ldr	r2, [pc, #276]	; (8001c18 <HAL_ADC_MspInit+0x134>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d157      	bne.n	8001bb6 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	61bb      	str	r3, [r7, #24]
 8001b0a:	4b44      	ldr	r3, [pc, #272]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0e:	4a43      	ldr	r2, [pc, #268]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001b10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b14:	6453      	str	r3, [r2, #68]	; 0x44
 8001b16:	4b41      	ldr	r3, [pc, #260]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b1e:	61bb      	str	r3, [r7, #24]
 8001b20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	4b3d      	ldr	r3, [pc, #244]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	4a3c      	ldr	r2, [pc, #240]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6313      	str	r3, [r2, #48]	; 0x30
 8001b32:	4b3a      	ldr	r3, [pc, #232]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	617b      	str	r3, [r7, #20]
 8001b3c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b42:	2303      	movs	r3, #3
 8001b44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4833      	ldr	r0, [pc, #204]	; (8001c20 <HAL_ADC_MspInit+0x13c>)
 8001b52:	f001 fbe3 	bl	800331c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001b56:	4b33      	ldr	r3, [pc, #204]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b58:	4a33      	ldr	r2, [pc, #204]	; (8001c28 <HAL_ADC_MspInit+0x144>)
 8001b5a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001b5c:	4b31      	ldr	r3, [pc, #196]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b62:	4b30      	ldr	r3, [pc, #192]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b68:	4b2e      	ldr	r3, [pc, #184]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8001b6e:	4b2d      	ldr	r3, [pc, #180]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b74:	4b2b      	ldr	r3, [pc, #172]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b7a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b7c:	4b29      	ldr	r3, [pc, #164]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b82:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b84:	4b27      	ldr	r3, [pc, #156]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b8a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001b8c:	4b25      	ldr	r3, [pc, #148]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b92:	4b24      	ldr	r3, [pc, #144]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b98:	4822      	ldr	r0, [pc, #136]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001b9a:	f001 f843 	bl	8002c24 <HAL_DMA_Init>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001ba4:	f7ff ff70 	bl	8001a88 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4a1e      	ldr	r2, [pc, #120]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001bac:	639a      	str	r2, [r3, #56]	; 0x38
 8001bae:	4a1d      	ldr	r2, [pc, #116]	; (8001c24 <HAL_ADC_MspInit+0x140>)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001bb4:	e02c      	b.n	8001c10 <HAL_ADC_MspInit+0x12c>
  else if(hadc->Instance==ADC2)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a1c      	ldr	r2, [pc, #112]	; (8001c2c <HAL_ADC_MspInit+0x148>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d127      	bne.n	8001c10 <HAL_ADC_MspInit+0x12c>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	613b      	str	r3, [r7, #16]
 8001bc4:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc8:	4a14      	ldr	r2, [pc, #80]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001bca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bce:	6453      	str	r3, [r2, #68]	; 0x44
 8001bd0:	4b12      	ldr	r3, [pc, #72]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bd8:	613b      	str	r3, [r7, #16]
 8001bda:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	4b0e      	ldr	r3, [pc, #56]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be4:	4a0d      	ldr	r2, [pc, #52]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001be6:	f043 0301 	orr.w	r3, r3, #1
 8001bea:	6313      	str	r3, [r2, #48]	; 0x30
 8001bec:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <HAL_ADC_MspInit+0x138>)
 8001bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c04:	f107 031c 	add.w	r3, r7, #28
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4805      	ldr	r0, [pc, #20]	; (8001c20 <HAL_ADC_MspInit+0x13c>)
 8001c0c:	f001 fb86 	bl	800331c <HAL_GPIO_Init>
}
 8001c10:	bf00      	nop
 8001c12:	3730      	adds	r7, #48	; 0x30
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40012000 	.word	0x40012000
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40020000 	.word	0x40020000
 8001c24:	20004114 	.word	0x20004114
 8001c28:	40026410 	.word	0x40026410
 8001c2c:	40012100 	.word	0x40012100

08001c30 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	; 0x28
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a17      	ldr	r2, [pc, #92]	; (8001cac <HAL_DAC_MspInit+0x7c>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d127      	bne.n	8001ca2 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	4b16      	ldr	r3, [pc, #88]	; (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	4a15      	ldr	r2, [pc, #84]	; (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001c60:	6413      	str	r3, [r2, #64]	; 0x40
 8001c62:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001c6a:	613b      	str	r3, [r7, #16]
 8001c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	4b0f      	ldr	r3, [pc, #60]	; (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c76:	4a0e      	ldr	r2, [pc, #56]	; (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c7e:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <HAL_DAC_MspInit+0x80>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001c8a:	2310      	movs	r3, #16
 8001c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c96:	f107 0314 	add.w	r3, r7, #20
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4805      	ldr	r0, [pc, #20]	; (8001cb4 <HAL_DAC_MspInit+0x84>)
 8001c9e:	f001 fb3d 	bl	800331c <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001ca2:	bf00      	nop
 8001ca4:	3728      	adds	r7, #40	; 0x28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40007400 	.word	0x40007400
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40020000 	.word	0x40020000

08001cb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a0e      	ldr	r2, [pc, #56]	; (8001d00 <HAL_TIM_Base_MspInit+0x48>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d115      	bne.n	8001cf6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <HAL_TIM_Base_MspInit+0x4c>)
 8001cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd2:	4a0c      	ldr	r2, [pc, #48]	; (8001d04 <HAL_TIM_Base_MspInit+0x4c>)
 8001cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cda:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <HAL_TIM_Base_MspInit+0x4c>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2100      	movs	r1, #0
 8001cea:	2019      	movs	r0, #25
 8001cec:	f000 fe7b 	bl	80029e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001cf0:	2019      	movs	r0, #25
 8001cf2:	f000 fe94 	bl	8002a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8001cf6:	bf00      	nop
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40014400 	.word	0x40014400
 8001d04:	40023800 	.word	0x40023800

08001d08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08a      	sub	sp, #40	; 0x28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 0314 	add.w	r3, r7, #20
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a34      	ldr	r2, [pc, #208]	; (8001df8 <HAL_UART_MspInit+0xf0>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d161      	bne.n	8001dee <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	613b      	str	r3, [r7, #16]
 8001d2e:	4b33      	ldr	r3, [pc, #204]	; (8001dfc <HAL_UART_MspInit+0xf4>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d32:	4a32      	ldr	r2, [pc, #200]	; (8001dfc <HAL_UART_MspInit+0xf4>)
 8001d34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d38:	6413      	str	r3, [r2, #64]	; 0x40
 8001d3a:	4b30      	ldr	r3, [pc, #192]	; (8001dfc <HAL_UART_MspInit+0xf4>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	4b2c      	ldr	r3, [pc, #176]	; (8001dfc <HAL_UART_MspInit+0xf4>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a2b      	ldr	r2, [pc, #172]	; (8001dfc <HAL_UART_MspInit+0xf4>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b29      	ldr	r3, [pc, #164]	; (8001dfc <HAL_UART_MspInit+0xf4>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d62:	230c      	movs	r3, #12
 8001d64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d66:	2302      	movs	r3, #2
 8001d68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d72:	2307      	movs	r3, #7
 8001d74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d76:	f107 0314 	add.w	r3, r7, #20
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4820      	ldr	r0, [pc, #128]	; (8001e00 <HAL_UART_MspInit+0xf8>)
 8001d7e:	f001 facd 	bl	800331c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001d82:	4b20      	ldr	r3, [pc, #128]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001d84:	4a20      	ldr	r2, [pc, #128]	; (8001e08 <HAL_UART_MspInit+0x100>)
 8001d86:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001d88:	4b1e      	ldr	r3, [pc, #120]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001d8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d8e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d90:	4b1c      	ldr	r3, [pc, #112]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001d92:	2240      	movs	r2, #64	; 0x40
 8001d94:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d96:	4b1b      	ldr	r3, [pc, #108]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d9c:	4b19      	ldr	r3, [pc, #100]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001d9e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001da2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001da4:	4b17      	ldr	r3, [pc, #92]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001daa:	4b16      	ldr	r3, [pc, #88]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001db0:	4b14      	ldr	r3, [pc, #80]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001db6:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001dc2:	4810      	ldr	r0, [pc, #64]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001dc4:	f000 ff2e 	bl	8002c24 <HAL_DMA_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001dce:	f7ff fe5b 	bl	8001a88 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a0b      	ldr	r2, [pc, #44]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001dd6:	635a      	str	r2, [r3, #52]	; 0x34
 8001dd8:	4a0a      	ldr	r2, [pc, #40]	; (8001e04 <HAL_UART_MspInit+0xfc>)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001dde:	2200      	movs	r2, #0
 8001de0:	2100      	movs	r1, #0
 8001de2:	2026      	movs	r0, #38	; 0x26
 8001de4:	f000 fdff 	bl	80029e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001de8:	2026      	movs	r0, #38	; 0x26
 8001dea:	f000 fe18 	bl	8002a1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001dee:	bf00      	nop
 8001df0:	3728      	adds	r7, #40	; 0x28
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40004400 	.word	0x40004400
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40020000 	.word	0x40020000
 8001e04:	2000021c 	.word	0x2000021c
 8001e08:	400260a0 	.word	0x400260a0

08001e0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e10:	e7fe      	b.n	8001e10 <NMI_Handler+0x4>

08001e12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e12:	b480      	push	{r7}
 8001e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e16:	e7fe      	b.n	8001e16 <HardFault_Handler+0x4>

08001e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e1c:	e7fe      	b.n	8001e1c <MemManage_Handler+0x4>

08001e1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e22:	e7fe      	b.n	8001e22 <BusFault_Handler+0x4>

08001e24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e28:	e7fe      	b.n	8001e28 <UsageFault_Handler+0x4>

08001e2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e46:	b480      	push	{r7}
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e58:	f000 f8ee 	bl	8002038 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001e64:	4802      	ldr	r0, [pc, #8]	; (8001e70 <DMA1_Stream6_IRQHandler+0x10>)
 8001e66:	f001 f81d 	bl	8002ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	2000021c 	.word	0x2000021c

08001e74 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001e78:	4802      	ldr	r0, [pc, #8]	; (8001e84 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001e7a:	f002 fad0 	bl	800441e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	2000015c 	.word	0x2000015c

08001e88 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e8c:	4802      	ldr	r0, [pc, #8]	; (8001e98 <USART2_IRQHandler+0x10>)
 8001e8e:	f002 ff93 	bl	8004db8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20004198 	.word	0x20004198

08001e9c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ea0:	4802      	ldr	r0, [pc, #8]	; (8001eac <DMA2_Stream0_IRQHandler+0x10>)
 8001ea2:	f000 ffff 	bl	8002ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20004114 	.word	0x20004114

08001eb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb8:	4a14      	ldr	r2, [pc, #80]	; (8001f0c <_sbrk+0x5c>)
 8001eba:	4b15      	ldr	r3, [pc, #84]	; (8001f10 <_sbrk+0x60>)
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ec4:	4b13      	ldr	r3, [pc, #76]	; (8001f14 <_sbrk+0x64>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d102      	bne.n	8001ed2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ecc:	4b11      	ldr	r3, [pc, #68]	; (8001f14 <_sbrk+0x64>)
 8001ece:	4a12      	ldr	r2, [pc, #72]	; (8001f18 <_sbrk+0x68>)
 8001ed0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ed2:	4b10      	ldr	r3, [pc, #64]	; (8001f14 <_sbrk+0x64>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4413      	add	r3, r2
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d207      	bcs.n	8001ef0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ee0:	f004 f916 	bl	8006110 <__errno>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	220c      	movs	r2, #12
 8001ee8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eea:	f04f 33ff 	mov.w	r3, #4294967295
 8001eee:	e009      	b.n	8001f04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ef0:	4b08      	ldr	r3, [pc, #32]	; (8001f14 <_sbrk+0x64>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ef6:	4b07      	ldr	r3, [pc, #28]	; (8001f14 <_sbrk+0x64>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4413      	add	r3, r2
 8001efe:	4a05      	ldr	r2, [pc, #20]	; (8001f14 <_sbrk+0x64>)
 8001f00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f02:	68fb      	ldr	r3, [r7, #12]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3718      	adds	r7, #24
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20020000 	.word	0x20020000
 8001f10:	00000400 	.word	0x00000400
 8001f14:	200000d8 	.word	0x200000d8
 8001f18:	200041f8 	.word	0x200041f8

08001f1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f20:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <SystemInit+0x20>)
 8001f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f26:	4a05      	ldr	r2, [pc, #20]	; (8001f3c <SystemInit+0x20>)
 8001f28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f44:	480d      	ldr	r0, [pc, #52]	; (8001f7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f46:	490e      	ldr	r1, [pc, #56]	; (8001f80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f48:	4a0e      	ldr	r2, [pc, #56]	; (8001f84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f4c:	e002      	b.n	8001f54 <LoopCopyDataInit>

08001f4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f52:	3304      	adds	r3, #4

08001f54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f58:	d3f9      	bcc.n	8001f4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f5a:	4a0b      	ldr	r2, [pc, #44]	; (8001f88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f5c:	4c0b      	ldr	r4, [pc, #44]	; (8001f8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f60:	e001      	b.n	8001f66 <LoopFillZerobss>

08001f62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f64:	3204      	adds	r2, #4

08001f66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f68:	d3fb      	bcc.n	8001f62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f6a:	f7ff ffd7 	bl	8001f1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f6e:	f004 f8d5 	bl	800611c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f72:	f7fe ffdd 	bl	8000f30 <main>
  bx  lr    
 8001f76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f80:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001f84:	08007b58 	.word	0x08007b58
  ldr r2, =_sbss
 8001f88:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001f8c:	200041f8 	.word	0x200041f8

08001f90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f90:	e7fe      	b.n	8001f90 <ADC_IRQHandler>
	...

08001f94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f98:	4b0e      	ldr	r3, [pc, #56]	; (8001fd4 <HAL_Init+0x40>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a0d      	ldr	r2, [pc, #52]	; (8001fd4 <HAL_Init+0x40>)
 8001f9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fa4:	4b0b      	ldr	r3, [pc, #44]	; (8001fd4 <HAL_Init+0x40>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <HAL_Init+0x40>)
 8001faa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fb0:	4b08      	ldr	r3, [pc, #32]	; (8001fd4 <HAL_Init+0x40>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a07      	ldr	r2, [pc, #28]	; (8001fd4 <HAL_Init+0x40>)
 8001fb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fbc:	2003      	movs	r0, #3
 8001fbe:	f000 fd07 	bl	80029d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fc2:	2000      	movs	r0, #0
 8001fc4:	f000 f808 	bl	8001fd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fc8:	f7ff fd64 	bl	8001a94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40023c00 	.word	0x40023c00

08001fd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fe0:	4b12      	ldr	r3, [pc, #72]	; (800202c <HAL_InitTick+0x54>)
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	4b12      	ldr	r3, [pc, #72]	; (8002030 <HAL_InitTick+0x58>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 fd1f 	bl	8002a3a <HAL_SYSTICK_Config>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e00e      	b.n	8002024 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b0f      	cmp	r3, #15
 800200a:	d80a      	bhi.n	8002022 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800200c:	2200      	movs	r2, #0
 800200e:	6879      	ldr	r1, [r7, #4]
 8002010:	f04f 30ff 	mov.w	r0, #4294967295
 8002014:	f000 fce7 	bl	80029e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002018:	4a06      	ldr	r2, [pc, #24]	; (8002034 <HAL_InitTick+0x5c>)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800201e:	2300      	movs	r3, #0
 8002020:	e000      	b.n	8002024 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
}
 8002024:	4618      	mov	r0, r3
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	2000000c 	.word	0x2000000c
 8002030:	20000014 	.word	0x20000014
 8002034:	20000010 	.word	0x20000010

08002038 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800203c:	4b06      	ldr	r3, [pc, #24]	; (8002058 <HAL_IncTick+0x20>)
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	461a      	mov	r2, r3
 8002042:	4b06      	ldr	r3, [pc, #24]	; (800205c <HAL_IncTick+0x24>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4413      	add	r3, r2
 8002048:	4a04      	ldr	r2, [pc, #16]	; (800205c <HAL_IncTick+0x24>)
 800204a:	6013      	str	r3, [r2, #0]
}
 800204c:	bf00      	nop
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	20000014 	.word	0x20000014
 800205c:	200041e4 	.word	0x200041e4

08002060 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  return uwTick;
 8002064:	4b03      	ldr	r3, [pc, #12]	; (8002074 <HAL_GetTick+0x14>)
 8002066:	681b      	ldr	r3, [r3, #0]
}
 8002068:	4618      	mov	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	200041e4 	.word	0x200041e4

08002078 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002080:	2300      	movs	r3, #0
 8002082:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e033      	b.n	80020f6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002092:	2b00      	cmp	r3, #0
 8002094:	d109      	bne.n	80020aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f7ff fd24 	bl	8001ae4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2200      	movs	r2, #0
 80020a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	f003 0310 	and.w	r3, r3, #16
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d118      	bne.n	80020e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020be:	f023 0302 	bic.w	r3, r3, #2
 80020c2:	f043 0202 	orr.w	r2, r3, #2
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 fab4 	bl	8002638 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	f023 0303 	bic.w	r3, r3, #3
 80020de:	f043 0201 	orr.w	r2, r3, #1
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	641a      	str	r2, [r3, #64]	; 0x40
 80020e6:	e001      	b.n	80020ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002108:	2300      	movs	r3, #0
 800210a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002112:	2b01      	cmp	r3, #1
 8002114:	d101      	bne.n	800211a <HAL_ADC_Start+0x1a>
 8002116:	2302      	movs	r3, #2
 8002118:	e0b2      	b.n	8002280 <HAL_ADC_Start+0x180>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2201      	movs	r2, #1
 800211e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	2b01      	cmp	r3, #1
 800212e:	d018      	beq.n	8002162 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 0201 	orr.w	r2, r2, #1
 800213e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002140:	4b52      	ldr	r3, [pc, #328]	; (800228c <HAL_ADC_Start+0x18c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a52      	ldr	r2, [pc, #328]	; (8002290 <HAL_ADC_Start+0x190>)
 8002146:	fba2 2303 	umull	r2, r3, r2, r3
 800214a:	0c9a      	lsrs	r2, r3, #18
 800214c:	4613      	mov	r3, r2
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	4413      	add	r3, r2
 8002152:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002154:	e002      	b.n	800215c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	3b01      	subs	r3, #1
 800215a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1f9      	bne.n	8002156 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b01      	cmp	r3, #1
 800216e:	d17a      	bne.n	8002266 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002174:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002178:	f023 0301 	bic.w	r3, r3, #1
 800217c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800218e:	2b00      	cmp	r3, #0
 8002190:	d007      	beq.n	80021a2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800219a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ae:	d106      	bne.n	80021be <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b4:	f023 0206 	bic.w	r2, r3, #6
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	645a      	str	r2, [r3, #68]	; 0x44
 80021bc:	e002      	b.n	80021c4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021cc:	4b31      	ldr	r3, [pc, #196]	; (8002294 <HAL_ADC_Start+0x194>)
 80021ce:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80021d8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f003 031f 	and.w	r3, r3, #31
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d12a      	bne.n	800223c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a2b      	ldr	r2, [pc, #172]	; (8002298 <HAL_ADC_Start+0x198>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d015      	beq.n	800221c <HAL_ADC_Start+0x11c>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a29      	ldr	r2, [pc, #164]	; (800229c <HAL_ADC_Start+0x19c>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d105      	bne.n	8002206 <HAL_ADC_Start+0x106>
 80021fa:	4b26      	ldr	r3, [pc, #152]	; (8002294 <HAL_ADC_Start+0x194>)
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f003 031f 	and.w	r3, r3, #31
 8002202:	2b00      	cmp	r3, #0
 8002204:	d00a      	beq.n	800221c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a25      	ldr	r2, [pc, #148]	; (80022a0 <HAL_ADC_Start+0x1a0>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d136      	bne.n	800227e <HAL_ADC_Start+0x17e>
 8002210:	4b20      	ldr	r3, [pc, #128]	; (8002294 <HAL_ADC_Start+0x194>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f003 0310 	and.w	r3, r3, #16
 8002218:	2b00      	cmp	r3, #0
 800221a:	d130      	bne.n	800227e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d129      	bne.n	800227e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689a      	ldr	r2, [r3, #8]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002238:	609a      	str	r2, [r3, #8]
 800223a:	e020      	b.n	800227e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a15      	ldr	r2, [pc, #84]	; (8002298 <HAL_ADC_Start+0x198>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d11b      	bne.n	800227e <HAL_ADC_Start+0x17e>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d114      	bne.n	800227e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002262:	609a      	str	r2, [r3, #8]
 8002264:	e00b      	b.n	800227e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226a:	f043 0210 	orr.w	r2, r3, #16
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002276:	f043 0201 	orr.w	r2, r3, #1
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	2000000c 	.word	0x2000000c
 8002290:	431bde83 	.word	0x431bde83
 8002294:	40012300 	.word	0x40012300
 8002298:	40012000 	.word	0x40012000
 800229c:	40012100 	.word	0x40012100
 80022a0:	40012200 	.word	0x40012200

080022a4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022c0:	d113      	bne.n	80022ea <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80022cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022d0:	d10b      	bne.n	80022ea <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	f043 0220 	orr.w	r2, r3, #32
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e063      	b.n	80023b2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80022ea:	f7ff feb9 	bl	8002060 <HAL_GetTick>
 80022ee:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80022f0:	e021      	b.n	8002336 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f8:	d01d      	beq.n	8002336 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d007      	beq.n	8002310 <HAL_ADC_PollForConversion+0x6c>
 8002300:	f7ff feae 	bl	8002060 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	429a      	cmp	r2, r3
 800230e:	d212      	bcs.n	8002336 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b02      	cmp	r3, #2
 800231c:	d00b      	beq.n	8002336 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f043 0204 	orr.w	r2, r3, #4
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e03d      	b.n	80023b2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b02      	cmp	r3, #2
 8002342:	d1d6      	bne.n	80022f2 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f06f 0212 	mvn.w	r2, #18
 800234c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002352:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d123      	bne.n	80023b0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800236c:	2b00      	cmp	r3, #0
 800236e:	d11f      	bne.n	80023b0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002376:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800237a:	2b00      	cmp	r3, #0
 800237c:	d006      	beq.n	800238c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002388:	2b00      	cmp	r3, #0
 800238a:	d111      	bne.n	80023b0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002390:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d105      	bne.n	80023b0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a8:	f043 0201 	orr.w	r2, r3, #1
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80023de:	2300      	movs	r3, #0
 80023e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <HAL_ADC_ConfigChannel+0x1c>
 80023ec:	2302      	movs	r3, #2
 80023ee:	e113      	b.n	8002618 <HAL_ADC_ConfigChannel+0x244>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b09      	cmp	r3, #9
 80023fe:	d925      	bls.n	800244c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68d9      	ldr	r1, [r3, #12]
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	b29b      	uxth	r3, r3
 800240c:	461a      	mov	r2, r3
 800240e:	4613      	mov	r3, r2
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	4413      	add	r3, r2
 8002414:	3b1e      	subs	r3, #30
 8002416:	2207      	movs	r2, #7
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	43da      	mvns	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	400a      	ands	r2, r1
 8002424:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	68d9      	ldr	r1, [r3, #12]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	b29b      	uxth	r3, r3
 8002436:	4618      	mov	r0, r3
 8002438:	4603      	mov	r3, r0
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4403      	add	r3, r0
 800243e:	3b1e      	subs	r3, #30
 8002440:	409a      	lsls	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	e022      	b.n	8002492 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6919      	ldr	r1, [r3, #16]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	b29b      	uxth	r3, r3
 8002458:	461a      	mov	r2, r3
 800245a:	4613      	mov	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	4413      	add	r3, r2
 8002460:	2207      	movs	r2, #7
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43da      	mvns	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	400a      	ands	r2, r1
 800246e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6919      	ldr	r1, [r3, #16]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	b29b      	uxth	r3, r3
 8002480:	4618      	mov	r0, r3
 8002482:	4603      	mov	r3, r0
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	4403      	add	r3, r0
 8002488:	409a      	lsls	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	430a      	orrs	r2, r1
 8002490:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b06      	cmp	r3, #6
 8002498:	d824      	bhi.n	80024e4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685a      	ldr	r2, [r3, #4]
 80024a4:	4613      	mov	r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	4413      	add	r3, r2
 80024aa:	3b05      	subs	r3, #5
 80024ac:	221f      	movs	r2, #31
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	43da      	mvns	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	400a      	ands	r2, r1
 80024ba:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	4618      	mov	r0, r3
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685a      	ldr	r2, [r3, #4]
 80024ce:	4613      	mov	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4413      	add	r3, r2
 80024d4:	3b05      	subs	r3, #5
 80024d6:	fa00 f203 	lsl.w	r2, r0, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	430a      	orrs	r2, r1
 80024e0:	635a      	str	r2, [r3, #52]	; 0x34
 80024e2:	e04c      	b.n	800257e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	2b0c      	cmp	r3, #12
 80024ea:	d824      	bhi.n	8002536 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	3b23      	subs	r3, #35	; 0x23
 80024fe:	221f      	movs	r2, #31
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	43da      	mvns	r2, r3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	400a      	ands	r2, r1
 800250c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	b29b      	uxth	r3, r3
 800251a:	4618      	mov	r0, r3
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	4613      	mov	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	3b23      	subs	r3, #35	; 0x23
 8002528:	fa00 f203 	lsl.w	r2, r0, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	430a      	orrs	r2, r1
 8002532:	631a      	str	r2, [r3, #48]	; 0x30
 8002534:	e023      	b.n	800257e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	4613      	mov	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	4413      	add	r3, r2
 8002546:	3b41      	subs	r3, #65	; 0x41
 8002548:	221f      	movs	r2, #31
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43da      	mvns	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	400a      	ands	r2, r1
 8002556:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	b29b      	uxth	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685a      	ldr	r2, [r3, #4]
 800256a:	4613      	mov	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	3b41      	subs	r3, #65	; 0x41
 8002572:	fa00 f203 	lsl.w	r2, r0, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800257e:	4b29      	ldr	r3, [pc, #164]	; (8002624 <HAL_ADC_ConfigChannel+0x250>)
 8002580:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a28      	ldr	r2, [pc, #160]	; (8002628 <HAL_ADC_ConfigChannel+0x254>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d10f      	bne.n	80025ac <HAL_ADC_ConfigChannel+0x1d8>
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2b12      	cmp	r3, #18
 8002592:	d10b      	bne.n	80025ac <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a1d      	ldr	r2, [pc, #116]	; (8002628 <HAL_ADC_ConfigChannel+0x254>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d12b      	bne.n	800260e <HAL_ADC_ConfigChannel+0x23a>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a1c      	ldr	r2, [pc, #112]	; (800262c <HAL_ADC_ConfigChannel+0x258>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d003      	beq.n	80025c8 <HAL_ADC_ConfigChannel+0x1f4>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b11      	cmp	r3, #17
 80025c6:	d122      	bne.n	800260e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a11      	ldr	r2, [pc, #68]	; (800262c <HAL_ADC_ConfigChannel+0x258>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d111      	bne.n	800260e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025ea:	4b11      	ldr	r3, [pc, #68]	; (8002630 <HAL_ADC_ConfigChannel+0x25c>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a11      	ldr	r2, [pc, #68]	; (8002634 <HAL_ADC_ConfigChannel+0x260>)
 80025f0:	fba2 2303 	umull	r2, r3, r2, r3
 80025f4:	0c9a      	lsrs	r2, r3, #18
 80025f6:	4613      	mov	r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4413      	add	r3, r2
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002600:	e002      	b.n	8002608 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	3b01      	subs	r3, #1
 8002606:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f9      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr
 8002624:	40012300 	.word	0x40012300
 8002628:	40012000 	.word	0x40012000
 800262c:	10000012 	.word	0x10000012
 8002630:	2000000c 	.word	0x2000000c
 8002634:	431bde83 	.word	0x431bde83

08002638 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002640:	4b79      	ldr	r3, [pc, #484]	; (8002828 <ADC_Init+0x1f0>)
 8002642:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	685a      	ldr	r2, [r3, #4]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	431a      	orrs	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800266c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6859      	ldr	r1, [r3, #4]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	021a      	lsls	r2, r3, #8
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	430a      	orrs	r2, r1
 8002680:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002690:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	6859      	ldr	r1, [r3, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6899      	ldr	r1, [r3, #8]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	68da      	ldr	r2, [r3, #12]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	430a      	orrs	r2, r1
 80026c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ca:	4a58      	ldr	r2, [pc, #352]	; (800282c <ADC_Init+0x1f4>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d022      	beq.n	8002716 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689a      	ldr	r2, [r3, #8]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6899      	ldr	r1, [r3, #8]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	430a      	orrs	r2, r1
 80026f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002700:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6899      	ldr	r1, [r3, #8]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	e00f      	b.n	8002736 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002724:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689a      	ldr	r2, [r3, #8]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002734:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 0202 	bic.w	r2, r2, #2
 8002744:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6899      	ldr	r1, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	7e1b      	ldrb	r3, [r3, #24]
 8002750:	005a      	lsls	r2, r3, #1
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d01b      	beq.n	800279c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	685a      	ldr	r2, [r3, #4]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002772:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	685a      	ldr	r2, [r3, #4]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002782:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6859      	ldr	r1, [r3, #4]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278e:	3b01      	subs	r3, #1
 8002790:	035a      	lsls	r2, r3, #13
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	430a      	orrs	r2, r1
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	e007      	b.n	80027ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	685a      	ldr	r2, [r3, #4]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80027aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80027ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	3b01      	subs	r3, #1
 80027c8:	051a      	lsls	r2, r3, #20
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80027e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6899      	ldr	r1, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80027ee:	025a      	lsls	r2, r3, #9
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	430a      	orrs	r2, r1
 80027f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689a      	ldr	r2, [r3, #8]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002806:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6899      	ldr	r1, [r3, #8]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	029a      	lsls	r2, r3, #10
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	609a      	str	r2, [r3, #8]
}
 800281c:	bf00      	nop
 800281e:	3714      	adds	r7, #20
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	40012300 	.word	0x40012300
 800282c:	0f000001 	.word	0x0f000001

08002830 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f003 0307 	and.w	r3, r3, #7
 800283e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002840:	4b0c      	ldr	r3, [pc, #48]	; (8002874 <__NVIC_SetPriorityGrouping+0x44>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800284c:	4013      	ands	r3, r2
 800284e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002858:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800285c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002860:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002862:	4a04      	ldr	r2, [pc, #16]	; (8002874 <__NVIC_SetPriorityGrouping+0x44>)
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	60d3      	str	r3, [r2, #12]
}
 8002868:	bf00      	nop
 800286a:	3714      	adds	r7, #20
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	e000ed00 	.word	0xe000ed00

08002878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800287c:	4b04      	ldr	r3, [pc, #16]	; (8002890 <__NVIC_GetPriorityGrouping+0x18>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	0a1b      	lsrs	r3, r3, #8
 8002882:	f003 0307 	and.w	r3, r3, #7
}
 8002886:	4618      	mov	r0, r3
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	e000ed00 	.word	0xe000ed00

08002894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	4603      	mov	r3, r0
 800289c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800289e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	db0b      	blt.n	80028be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028a6:	79fb      	ldrb	r3, [r7, #7]
 80028a8:	f003 021f 	and.w	r2, r3, #31
 80028ac:	4907      	ldr	r1, [pc, #28]	; (80028cc <__NVIC_EnableIRQ+0x38>)
 80028ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b2:	095b      	lsrs	r3, r3, #5
 80028b4:	2001      	movs	r0, #1
 80028b6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	e000e100 	.word	0xe000e100

080028d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	4603      	mov	r3, r0
 80028d8:	6039      	str	r1, [r7, #0]
 80028da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	db0a      	blt.n	80028fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	490c      	ldr	r1, [pc, #48]	; (800291c <__NVIC_SetPriority+0x4c>)
 80028ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ee:	0112      	lsls	r2, r2, #4
 80028f0:	b2d2      	uxtb	r2, r2
 80028f2:	440b      	add	r3, r1
 80028f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028f8:	e00a      	b.n	8002910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	b2da      	uxtb	r2, r3
 80028fe:	4908      	ldr	r1, [pc, #32]	; (8002920 <__NVIC_SetPriority+0x50>)
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	f003 030f 	and.w	r3, r3, #15
 8002906:	3b04      	subs	r3, #4
 8002908:	0112      	lsls	r2, r2, #4
 800290a:	b2d2      	uxtb	r2, r2
 800290c:	440b      	add	r3, r1
 800290e:	761a      	strb	r2, [r3, #24]
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	e000e100 	.word	0xe000e100
 8002920:	e000ed00 	.word	0xe000ed00

08002924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002924:	b480      	push	{r7}
 8002926:	b089      	sub	sp, #36	; 0x24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	f1c3 0307 	rsb	r3, r3, #7
 800293e:	2b04      	cmp	r3, #4
 8002940:	bf28      	it	cs
 8002942:	2304      	movcs	r3, #4
 8002944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	3304      	adds	r3, #4
 800294a:	2b06      	cmp	r3, #6
 800294c:	d902      	bls.n	8002954 <NVIC_EncodePriority+0x30>
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3b03      	subs	r3, #3
 8002952:	e000      	b.n	8002956 <NVIC_EncodePriority+0x32>
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002958:	f04f 32ff 	mov.w	r2, #4294967295
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	43da      	mvns	r2, r3
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	401a      	ands	r2, r3
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800296c:	f04f 31ff 	mov.w	r1, #4294967295
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	fa01 f303 	lsl.w	r3, r1, r3
 8002976:	43d9      	mvns	r1, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800297c:	4313      	orrs	r3, r2
         );
}
 800297e:	4618      	mov	r0, r3
 8002980:	3724      	adds	r7, #36	; 0x24
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3b01      	subs	r3, #1
 8002998:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800299c:	d301      	bcc.n	80029a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800299e:	2301      	movs	r3, #1
 80029a0:	e00f      	b.n	80029c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029a2:	4a0a      	ldr	r2, [pc, #40]	; (80029cc <SysTick_Config+0x40>)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	3b01      	subs	r3, #1
 80029a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029aa:	210f      	movs	r1, #15
 80029ac:	f04f 30ff 	mov.w	r0, #4294967295
 80029b0:	f7ff ff8e 	bl	80028d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029b4:	4b05      	ldr	r3, [pc, #20]	; (80029cc <SysTick_Config+0x40>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ba:	4b04      	ldr	r3, [pc, #16]	; (80029cc <SysTick_Config+0x40>)
 80029bc:	2207      	movs	r2, #7
 80029be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	e000e010 	.word	0xe000e010

080029d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f7ff ff29 	bl	8002830 <__NVIC_SetPriorityGrouping>
}
 80029de:	bf00      	nop
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b086      	sub	sp, #24
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	4603      	mov	r3, r0
 80029ee:	60b9      	str	r1, [r7, #8]
 80029f0:	607a      	str	r2, [r7, #4]
 80029f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029f4:	2300      	movs	r3, #0
 80029f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029f8:	f7ff ff3e 	bl	8002878 <__NVIC_GetPriorityGrouping>
 80029fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	68b9      	ldr	r1, [r7, #8]
 8002a02:	6978      	ldr	r0, [r7, #20]
 8002a04:	f7ff ff8e 	bl	8002924 <NVIC_EncodePriority>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a0e:	4611      	mov	r1, r2
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7ff ff5d 	bl	80028d0 <__NVIC_SetPriority>
}
 8002a16:	bf00      	nop
 8002a18:	3718      	adds	r7, #24
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b082      	sub	sp, #8
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	4603      	mov	r3, r0
 8002a26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff ff31 	bl	8002894 <__NVIC_EnableIRQ>
}
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b082      	sub	sp, #8
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7ff ffa2 	bl	800298c <SysTick_Config>
 8002a48:	4603      	mov	r3, r0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d101      	bne.n	8002a64 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e014      	b.n	8002a8e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	791b      	ldrb	r3, [r3, #4]
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d105      	bne.n	8002a7a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7ff f8db 	bl	8001c30 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002a96:	b480      	push	{r7}
 8002a98:	b083      	sub	sp, #12
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
 8002a9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	795b      	ldrb	r3, [r3, #5]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d101      	bne.n	8002aac <HAL_DAC_Start+0x16>
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	e040      	b.n	8002b2e <HAL_DAC_Start+0x98>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2202      	movs	r2, #2
 8002ab6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	6819      	ldr	r1, [r3, #0]
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	f003 0310 	and.w	r3, r3, #16
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	409a      	lsls	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10f      	bne.n	8002af6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8002ae0:	2b3c      	cmp	r3, #60	; 0x3c
 8002ae2:	d11d      	bne.n	8002b20 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	e014      	b.n	8002b20 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	f003 0310 	and.w	r3, r3, #16
 8002b06:	213c      	movs	r1, #60	; 0x3c
 8002b08:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d107      	bne.n	8002b20 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f042 0202 	orr.w	r2, r2, #2
 8002b1e:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr

08002b3a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b087      	sub	sp, #28
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	60f8      	str	r0, [r7, #12]
 8002b42:	60b9      	str	r1, [r7, #8]
 8002b44:	607a      	str	r2, [r7, #4]
 8002b46:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d105      	bne.n	8002b64 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002b58:	697a      	ldr	r2, [r7, #20]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	3308      	adds	r3, #8
 8002b60:	617b      	str	r3, [r7, #20]
 8002b62:	e004      	b.n	8002b6e <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4413      	add	r3, r2
 8002b6a:	3314      	adds	r3, #20
 8002b6c:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	461a      	mov	r2, r3
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	371c      	adds	r7, #28
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	795b      	ldrb	r3, [r3, #5]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d101      	bne.n	8002b9c <HAL_DAC_ConfigChannel+0x18>
 8002b98:	2302      	movs	r3, #2
 8002b9a:	e03c      	b.n	8002c16 <HAL_DAC_ConfigChannel+0x92>
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2202      	movs	r2, #2
 8002ba6:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f003 0310 	and.w	r3, r3, #16
 8002bb6:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f003 0310 	and.w	r3, r3, #16
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	fa02 f303 	lsl.w	r3, r2, r3
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6819      	ldr	r1, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f003 0310 	and.w	r3, r3, #16
 8002bf8:	22c0      	movs	r2, #192	; 0xc0
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	43da      	mvns	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	400a      	ands	r2, r1
 8002c06:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	371c      	adds	r7, #28
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
	...

08002c24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b086      	sub	sp, #24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c30:	f7ff fa16 	bl	8002060 <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d101      	bne.n	8002c40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e099      	b.n	8002d74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0201 	bic.w	r2, r2, #1
 8002c5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c60:	e00f      	b.n	8002c82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c62:	f7ff f9fd 	bl	8002060 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	2b05      	cmp	r3, #5
 8002c6e:	d908      	bls.n	8002c82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2220      	movs	r2, #32
 8002c74:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2203      	movs	r2, #3
 8002c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e078      	b.n	8002d74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1e8      	bne.n	8002c62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c98:	697a      	ldr	r2, [r7, #20]
 8002c9a:	4b38      	ldr	r3, [pc, #224]	; (8002d7c <HAL_DMA_Init+0x158>)
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685a      	ldr	r2, [r3, #4]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a1b      	ldr	r3, [r3, #32]
 8002ccc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d107      	bne.n	8002cec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	697a      	ldr	r2, [r7, #20]
 8002cf2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	f023 0307 	bic.w	r3, r3, #7
 8002d02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d08:	697a      	ldr	r2, [r7, #20]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	d117      	bne.n	8002d46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00e      	beq.n	8002d46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 fa7b 	bl	8003224 <DMA_CheckFifoParam>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d008      	beq.n	8002d46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2240      	movs	r2, #64	; 0x40
 8002d38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002d42:	2301      	movs	r3, #1
 8002d44:	e016      	b.n	8002d74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	697a      	ldr	r2, [r7, #20]
 8002d4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 fa32 	bl	80031b8 <DMA_CalcBaseAndBitshift>
 8002d54:	4603      	mov	r3, r0
 8002d56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d5c:	223f      	movs	r2, #63	; 0x3f
 8002d5e:	409a      	lsls	r2, r3
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3718      	adds	r7, #24
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	f010803f 	.word	0xf010803f

08002d80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d8e:	f7ff f967 	bl	8002060 <HAL_GetTick>
 8002d92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d008      	beq.n	8002db2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2280      	movs	r2, #128	; 0x80
 8002da4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e052      	b.n	8002e58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 0216 	bic.w	r2, r2, #22
 8002dc0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695a      	ldr	r2, [r3, #20]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dd0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d103      	bne.n	8002de2 <HAL_DMA_Abort+0x62>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d007      	beq.n	8002df2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 0208 	bic.w	r2, r2, #8
 8002df0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f022 0201 	bic.w	r2, r2, #1
 8002e00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e02:	e013      	b.n	8002e2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e04:	f7ff f92c 	bl	8002060 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b05      	cmp	r3, #5
 8002e10:	d90c      	bls.n	8002e2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2220      	movs	r2, #32
 8002e16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2203      	movs	r2, #3
 8002e24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e015      	b.n	8002e58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1e4      	bne.n	8002e04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e3e:	223f      	movs	r2, #63	; 0x3f
 8002e40:	409a      	lsls	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2201      	movs	r2, #1
 8002e52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3710      	adds	r7, #16
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d004      	beq.n	8002e7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2280      	movs	r2, #128	; 0x80
 8002e78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e00c      	b.n	8002e98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2205      	movs	r2, #5
 8002e82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0201 	bic.w	r2, r2, #1
 8002e94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002eb0:	4b92      	ldr	r3, [pc, #584]	; (80030fc <HAL_DMA_IRQHandler+0x258>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a92      	ldr	r2, [pc, #584]	; (8003100 <HAL_DMA_IRQHandler+0x25c>)
 8002eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eba:	0a9b      	lsrs	r3, r3, #10
 8002ebc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ece:	2208      	movs	r2, #8
 8002ed0:	409a      	lsls	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d01a      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d013      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f022 0204 	bic.w	r2, r2, #4
 8002ef6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efc:	2208      	movs	r2, #8
 8002efe:	409a      	lsls	r2, r3
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f08:	f043 0201 	orr.w	r2, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f14:	2201      	movs	r2, #1
 8002f16:	409a      	lsls	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d012      	beq.n	8002f46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f32:	2201      	movs	r2, #1
 8002f34:	409a      	lsls	r2, r3
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3e:	f043 0202 	orr.w	r2, r3, #2
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f4a:	2204      	movs	r2, #4
 8002f4c:	409a      	lsls	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	4013      	ands	r3, r2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d012      	beq.n	8002f7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00b      	beq.n	8002f7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f68:	2204      	movs	r2, #4
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f74:	f043 0204 	orr.w	r2, r3, #4
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f80:	2210      	movs	r2, #16
 8002f82:	409a      	lsls	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4013      	ands	r3, r2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d043      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0308 	and.w	r3, r3, #8
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d03c      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f9e:	2210      	movs	r2, #16
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d018      	beq.n	8002fe6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d108      	bne.n	8002fd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d024      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	4798      	blx	r3
 8002fd2:	e01f      	b.n	8003014 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d01b      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	4798      	blx	r3
 8002fe4:	e016      	b.n	8003014 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d107      	bne.n	8003004 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0208 	bic.w	r2, r2, #8
 8003002:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003018:	2220      	movs	r2, #32
 800301a:	409a      	lsls	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	4013      	ands	r3, r2
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 808e 	beq.w	8003142 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0310 	and.w	r3, r3, #16
 8003030:	2b00      	cmp	r3, #0
 8003032:	f000 8086 	beq.w	8003142 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303a:	2220      	movs	r2, #32
 800303c:	409a      	lsls	r2, r3
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b05      	cmp	r3, #5
 800304c:	d136      	bne.n	80030bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0216 	bic.w	r2, r2, #22
 800305c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695a      	ldr	r2, [r3, #20]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800306c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003072:	2b00      	cmp	r3, #0
 8003074:	d103      	bne.n	800307e <HAL_DMA_IRQHandler+0x1da>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800307a:	2b00      	cmp	r3, #0
 800307c:	d007      	beq.n	800308e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0208 	bic.w	r2, r2, #8
 800308c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003092:	223f      	movs	r2, #63	; 0x3f
 8003094:	409a      	lsls	r2, r3
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d07d      	beq.n	80031ae <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	4798      	blx	r3
        }
        return;
 80030ba:	e078      	b.n	80031ae <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d01c      	beq.n	8003104 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d108      	bne.n	80030ea <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d030      	beq.n	8003142 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	4798      	blx	r3
 80030e8:	e02b      	b.n	8003142 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d027      	beq.n	8003142 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	4798      	blx	r3
 80030fa:	e022      	b.n	8003142 <HAL_DMA_IRQHandler+0x29e>
 80030fc:	2000000c 	.word	0x2000000c
 8003100:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10f      	bne.n	8003132 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0210 	bic.w	r2, r2, #16
 8003120:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003136:	2b00      	cmp	r3, #0
 8003138:	d003      	beq.n	8003142 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003146:	2b00      	cmp	r3, #0
 8003148:	d032      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b00      	cmp	r3, #0
 8003154:	d022      	beq.n	800319c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2205      	movs	r2, #5
 800315a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 0201 	bic.w	r2, r2, #1
 800316c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	3301      	adds	r3, #1
 8003172:	60bb      	str	r3, [r7, #8]
 8003174:	697a      	ldr	r2, [r7, #20]
 8003176:	429a      	cmp	r2, r3
 8003178:	d307      	bcc.n	800318a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0301 	and.w	r3, r3, #1
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1f2      	bne.n	800316e <HAL_DMA_IRQHandler+0x2ca>
 8003188:	e000      	b.n	800318c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800318a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d005      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	4798      	blx	r3
 80031ac:	e000      	b.n	80031b0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80031ae:	bf00      	nop
    }
  }
}
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop

080031b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	3b10      	subs	r3, #16
 80031c8:	4a14      	ldr	r2, [pc, #80]	; (800321c <DMA_CalcBaseAndBitshift+0x64>)
 80031ca:	fba2 2303 	umull	r2, r3, r2, r3
 80031ce:	091b      	lsrs	r3, r3, #4
 80031d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80031d2:	4a13      	ldr	r2, [pc, #76]	; (8003220 <DMA_CalcBaseAndBitshift+0x68>)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4413      	add	r3, r2
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	461a      	mov	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d909      	bls.n	80031fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031ee:	f023 0303 	bic.w	r3, r3, #3
 80031f2:	1d1a      	adds	r2, r3, #4
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	659a      	str	r2, [r3, #88]	; 0x58
 80031f8:	e007      	b.n	800320a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003202:	f023 0303 	bic.w	r3, r3, #3
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800320e:	4618      	mov	r0, r3
 8003210:	3714      	adds	r7, #20
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	aaaaaaab 	.word	0xaaaaaaab
 8003220:	0800773c 	.word	0x0800773c

08003224 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800322c:	2300      	movs	r3, #0
 800322e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003234:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d11f      	bne.n	800327e <DMA_CheckFifoParam+0x5a>
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	2b03      	cmp	r3, #3
 8003242:	d856      	bhi.n	80032f2 <DMA_CheckFifoParam+0xce>
 8003244:	a201      	add	r2, pc, #4	; (adr r2, 800324c <DMA_CheckFifoParam+0x28>)
 8003246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324a:	bf00      	nop
 800324c:	0800325d 	.word	0x0800325d
 8003250:	0800326f 	.word	0x0800326f
 8003254:	0800325d 	.word	0x0800325d
 8003258:	080032f3 	.word	0x080032f3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003260:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d046      	beq.n	80032f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800326c:	e043      	b.n	80032f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003272:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003276:	d140      	bne.n	80032fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800327c:	e03d      	b.n	80032fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003286:	d121      	bne.n	80032cc <DMA_CheckFifoParam+0xa8>
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	2b03      	cmp	r3, #3
 800328c:	d837      	bhi.n	80032fe <DMA_CheckFifoParam+0xda>
 800328e:	a201      	add	r2, pc, #4	; (adr r2, 8003294 <DMA_CheckFifoParam+0x70>)
 8003290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003294:	080032a5 	.word	0x080032a5
 8003298:	080032ab 	.word	0x080032ab
 800329c:	080032a5 	.word	0x080032a5
 80032a0:	080032bd 	.word	0x080032bd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	73fb      	strb	r3, [r7, #15]
      break;
 80032a8:	e030      	b.n	800330c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d025      	beq.n	8003302 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032ba:	e022      	b.n	8003302 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032c4:	d11f      	bne.n	8003306 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80032ca:	e01c      	b.n	8003306 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d903      	bls.n	80032da <DMA_CheckFifoParam+0xb6>
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	2b03      	cmp	r3, #3
 80032d6:	d003      	beq.n	80032e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80032d8:	e018      	b.n	800330c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	73fb      	strb	r3, [r7, #15]
      break;
 80032de:	e015      	b.n	800330c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00e      	beq.n	800330a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	73fb      	strb	r3, [r7, #15]
      break;
 80032f0:	e00b      	b.n	800330a <DMA_CheckFifoParam+0xe6>
      break;
 80032f2:	bf00      	nop
 80032f4:	e00a      	b.n	800330c <DMA_CheckFifoParam+0xe8>
      break;
 80032f6:	bf00      	nop
 80032f8:	e008      	b.n	800330c <DMA_CheckFifoParam+0xe8>
      break;
 80032fa:	bf00      	nop
 80032fc:	e006      	b.n	800330c <DMA_CheckFifoParam+0xe8>
      break;
 80032fe:	bf00      	nop
 8003300:	e004      	b.n	800330c <DMA_CheckFifoParam+0xe8>
      break;
 8003302:	bf00      	nop
 8003304:	e002      	b.n	800330c <DMA_CheckFifoParam+0xe8>
      break;   
 8003306:	bf00      	nop
 8003308:	e000      	b.n	800330c <DMA_CheckFifoParam+0xe8>
      break;
 800330a:	bf00      	nop
    }
  } 
  
  return status; 
 800330c:	7bfb      	ldrb	r3, [r7, #15]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3714      	adds	r7, #20
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop

0800331c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800331c:	b480      	push	{r7}
 800331e:	b089      	sub	sp, #36	; 0x24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800332a:	2300      	movs	r3, #0
 800332c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800332e:	2300      	movs	r3, #0
 8003330:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	e165      	b.n	8003604 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003338:	2201      	movs	r2, #1
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	4013      	ands	r3, r2
 800334a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800334c:	693a      	ldr	r2, [r7, #16]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	429a      	cmp	r2, r3
 8003352:	f040 8154 	bne.w	80035fe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	2b01      	cmp	r3, #1
 8003360:	d005      	beq.n	800336e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800336a:	2b02      	cmp	r3, #2
 800336c:	d130      	bne.n	80033d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	2203      	movs	r2, #3
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	43db      	mvns	r3, r3
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4013      	ands	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	68da      	ldr	r2, [r3, #12]
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	fa02 f303 	lsl.w	r3, r2, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4313      	orrs	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033a4:	2201      	movs	r2, #1
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	091b      	lsrs	r3, r3, #4
 80033ba:	f003 0201 	and.w	r2, r3, #1
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 0303 	and.w	r3, r3, #3
 80033d8:	2b03      	cmp	r3, #3
 80033da:	d017      	beq.n	800340c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	2203      	movs	r2, #3
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	43db      	mvns	r3, r3
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	4013      	ands	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4313      	orrs	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f003 0303 	and.w	r3, r3, #3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d123      	bne.n	8003460 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	08da      	lsrs	r2, r3, #3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	3208      	adds	r2, #8
 8003420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003424:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	f003 0307 	and.w	r3, r3, #7
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	220f      	movs	r2, #15
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	43db      	mvns	r3, r3
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	4013      	ands	r3, r2
 800343a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	4313      	orrs	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	08da      	lsrs	r2, r3, #3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	3208      	adds	r2, #8
 800345a:	69b9      	ldr	r1, [r7, #24]
 800345c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	2203      	movs	r2, #3
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	43db      	mvns	r3, r3
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4013      	ands	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 0203 	and.w	r2, r3, #3
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	fa02 f303 	lsl.w	r3, r2, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4313      	orrs	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800349c:	2b00      	cmp	r3, #0
 800349e:	f000 80ae 	beq.w	80035fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	4b5d      	ldr	r3, [pc, #372]	; (800361c <HAL_GPIO_Init+0x300>)
 80034a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034aa:	4a5c      	ldr	r2, [pc, #368]	; (800361c <HAL_GPIO_Init+0x300>)
 80034ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034b0:	6453      	str	r3, [r2, #68]	; 0x44
 80034b2:	4b5a      	ldr	r3, [pc, #360]	; (800361c <HAL_GPIO_Init+0x300>)
 80034b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034ba:	60fb      	str	r3, [r7, #12]
 80034bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034be:	4a58      	ldr	r2, [pc, #352]	; (8003620 <HAL_GPIO_Init+0x304>)
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	089b      	lsrs	r3, r3, #2
 80034c4:	3302      	adds	r3, #2
 80034c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	f003 0303 	and.w	r3, r3, #3
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	220f      	movs	r2, #15
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43db      	mvns	r3, r3
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	4013      	ands	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a4f      	ldr	r2, [pc, #316]	; (8003624 <HAL_GPIO_Init+0x308>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d025      	beq.n	8003536 <HAL_GPIO_Init+0x21a>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a4e      	ldr	r2, [pc, #312]	; (8003628 <HAL_GPIO_Init+0x30c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d01f      	beq.n	8003532 <HAL_GPIO_Init+0x216>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a4d      	ldr	r2, [pc, #308]	; (800362c <HAL_GPIO_Init+0x310>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d019      	beq.n	800352e <HAL_GPIO_Init+0x212>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a4c      	ldr	r2, [pc, #304]	; (8003630 <HAL_GPIO_Init+0x314>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d013      	beq.n	800352a <HAL_GPIO_Init+0x20e>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a4b      	ldr	r2, [pc, #300]	; (8003634 <HAL_GPIO_Init+0x318>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d00d      	beq.n	8003526 <HAL_GPIO_Init+0x20a>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a4a      	ldr	r2, [pc, #296]	; (8003638 <HAL_GPIO_Init+0x31c>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d007      	beq.n	8003522 <HAL_GPIO_Init+0x206>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a49      	ldr	r2, [pc, #292]	; (800363c <HAL_GPIO_Init+0x320>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d101      	bne.n	800351e <HAL_GPIO_Init+0x202>
 800351a:	2306      	movs	r3, #6
 800351c:	e00c      	b.n	8003538 <HAL_GPIO_Init+0x21c>
 800351e:	2307      	movs	r3, #7
 8003520:	e00a      	b.n	8003538 <HAL_GPIO_Init+0x21c>
 8003522:	2305      	movs	r3, #5
 8003524:	e008      	b.n	8003538 <HAL_GPIO_Init+0x21c>
 8003526:	2304      	movs	r3, #4
 8003528:	e006      	b.n	8003538 <HAL_GPIO_Init+0x21c>
 800352a:	2303      	movs	r3, #3
 800352c:	e004      	b.n	8003538 <HAL_GPIO_Init+0x21c>
 800352e:	2302      	movs	r3, #2
 8003530:	e002      	b.n	8003538 <HAL_GPIO_Init+0x21c>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <HAL_GPIO_Init+0x21c>
 8003536:	2300      	movs	r3, #0
 8003538:	69fa      	ldr	r2, [r7, #28]
 800353a:	f002 0203 	and.w	r2, r2, #3
 800353e:	0092      	lsls	r2, r2, #2
 8003540:	4093      	lsls	r3, r2
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4313      	orrs	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003548:	4935      	ldr	r1, [pc, #212]	; (8003620 <HAL_GPIO_Init+0x304>)
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	089b      	lsrs	r3, r3, #2
 800354e:	3302      	adds	r3, #2
 8003550:	69ba      	ldr	r2, [r7, #24]
 8003552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003556:	4b3a      	ldr	r3, [pc, #232]	; (8003640 <HAL_GPIO_Init+0x324>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	43db      	mvns	r3, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4013      	ands	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	4313      	orrs	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800357a:	4a31      	ldr	r2, [pc, #196]	; (8003640 <HAL_GPIO_Init+0x324>)
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003580:	4b2f      	ldr	r3, [pc, #188]	; (8003640 <HAL_GPIO_Init+0x324>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	43db      	mvns	r3, r3
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4013      	ands	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d003      	beq.n	80035a4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035a4:	4a26      	ldr	r2, [pc, #152]	; (8003640 <HAL_GPIO_Init+0x324>)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035aa:	4b25      	ldr	r3, [pc, #148]	; (8003640 <HAL_GPIO_Init+0x324>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	43db      	mvns	r3, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4013      	ands	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d003      	beq.n	80035ce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035ce:	4a1c      	ldr	r2, [pc, #112]	; (8003640 <HAL_GPIO_Init+0x324>)
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035d4:	4b1a      	ldr	r3, [pc, #104]	; (8003640 <HAL_GPIO_Init+0x324>)
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	43db      	mvns	r3, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4013      	ands	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d003      	beq.n	80035f8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035f8:	4a11      	ldr	r2, [pc, #68]	; (8003640 <HAL_GPIO_Init+0x324>)
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3301      	adds	r3, #1
 8003602:	61fb      	str	r3, [r7, #28]
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	2b0f      	cmp	r3, #15
 8003608:	f67f ae96 	bls.w	8003338 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800360c:	bf00      	nop
 800360e:	bf00      	nop
 8003610:	3724      	adds	r7, #36	; 0x24
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40023800 	.word	0x40023800
 8003620:	40013800 	.word	0x40013800
 8003624:	40020000 	.word	0x40020000
 8003628:	40020400 	.word	0x40020400
 800362c:	40020800 	.word	0x40020800
 8003630:	40020c00 	.word	0x40020c00
 8003634:	40021000 	.word	0x40021000
 8003638:	40021400 	.word	0x40021400
 800363c:	40021800 	.word	0x40021800
 8003640:	40013c00 	.word	0x40013c00

08003644 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	460b      	mov	r3, r1
 800364e:	807b      	strh	r3, [r7, #2]
 8003650:	4613      	mov	r3, r2
 8003652:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003654:	787b      	ldrb	r3, [r7, #1]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d003      	beq.n	8003662 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800365a:	887a      	ldrh	r2, [r7, #2]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003660:	e003      	b.n	800366a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003662:	887b      	ldrh	r3, [r7, #2]
 8003664:	041a      	lsls	r2, r3, #16
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	619a      	str	r2, [r3, #24]
}
 800366a:	bf00      	nop
 800366c:	370c      	adds	r7, #12
 800366e:	46bd      	mov	sp, r7
 8003670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003674:	4770      	bx	lr
	...

08003678 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800367e:	2300      	movs	r3, #0
 8003680:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003682:	2300      	movs	r3, #0
 8003684:	603b      	str	r3, [r7, #0]
 8003686:	4b20      	ldr	r3, [pc, #128]	; (8003708 <HAL_PWREx_EnableOverDrive+0x90>)
 8003688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368a:	4a1f      	ldr	r2, [pc, #124]	; (8003708 <HAL_PWREx_EnableOverDrive+0x90>)
 800368c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003690:	6413      	str	r3, [r2, #64]	; 0x40
 8003692:	4b1d      	ldr	r3, [pc, #116]	; (8003708 <HAL_PWREx_EnableOverDrive+0x90>)
 8003694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800369a:	603b      	str	r3, [r7, #0]
 800369c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800369e:	4b1b      	ldr	r3, [pc, #108]	; (800370c <HAL_PWREx_EnableOverDrive+0x94>)
 80036a0:	2201      	movs	r2, #1
 80036a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036a4:	f7fe fcdc 	bl	8002060 <HAL_GetTick>
 80036a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036aa:	e009      	b.n	80036c0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80036ac:	f7fe fcd8 	bl	8002060 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036ba:	d901      	bls.n	80036c0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	e01f      	b.n	8003700 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80036c0:	4b13      	ldr	r3, [pc, #76]	; (8003710 <HAL_PWREx_EnableOverDrive+0x98>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036cc:	d1ee      	bne.n	80036ac <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80036ce:	4b11      	ldr	r3, [pc, #68]	; (8003714 <HAL_PWREx_EnableOverDrive+0x9c>)
 80036d0:	2201      	movs	r2, #1
 80036d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036d4:	f7fe fcc4 	bl	8002060 <HAL_GetTick>
 80036d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80036da:	e009      	b.n	80036f0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80036dc:	f7fe fcc0 	bl	8002060 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036ea:	d901      	bls.n	80036f0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e007      	b.n	8003700 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80036f0:	4b07      	ldr	r3, [pc, #28]	; (8003710 <HAL_PWREx_EnableOverDrive+0x98>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80036fc:	d1ee      	bne.n	80036dc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80036fe:	2300      	movs	r3, #0
}
 8003700:	4618      	mov	r0, r3
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40023800 	.word	0x40023800
 800370c:	420e0040 	.word	0x420e0040
 8003710:	40007000 	.word	0x40007000
 8003714:	420e0044 	.word	0x420e0044

08003718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e0cc      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800372c:	4b68      	ldr	r3, [pc, #416]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 030f 	and.w	r3, r3, #15
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	429a      	cmp	r2, r3
 8003738:	d90c      	bls.n	8003754 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800373a:	4b65      	ldr	r3, [pc, #404]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 800373c:	683a      	ldr	r2, [r7, #0]
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003742:	4b63      	ldr	r3, [pc, #396]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	429a      	cmp	r2, r3
 800374e:	d001      	beq.n	8003754 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0b8      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d020      	beq.n	80037a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	d005      	beq.n	8003778 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800376c:	4b59      	ldr	r3, [pc, #356]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	4a58      	ldr	r2, [pc, #352]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003776:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0308 	and.w	r3, r3, #8
 8003780:	2b00      	cmp	r3, #0
 8003782:	d005      	beq.n	8003790 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003784:	4b53      	ldr	r3, [pc, #332]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	4a52      	ldr	r2, [pc, #328]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800378a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800378e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003790:	4b50      	ldr	r3, [pc, #320]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	494d      	ldr	r1, [pc, #308]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d044      	beq.n	8003838 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d107      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b6:	4b47      	ldr	r3, [pc, #284]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d119      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e07f      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d003      	beq.n	80037d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d107      	bne.n	80037e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037d6:	4b3f      	ldr	r3, [pc, #252]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d109      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e06f      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037e6:	4b3b      	ldr	r3, [pc, #236]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e067      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037f6:	4b37      	ldr	r3, [pc, #220]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f023 0203 	bic.w	r2, r3, #3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	4934      	ldr	r1, [pc, #208]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003804:	4313      	orrs	r3, r2
 8003806:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003808:	f7fe fc2a 	bl	8002060 <HAL_GetTick>
 800380c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800380e:	e00a      	b.n	8003826 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003810:	f7fe fc26 	bl	8002060 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	f241 3288 	movw	r2, #5000	; 0x1388
 800381e:	4293      	cmp	r3, r2
 8003820:	d901      	bls.n	8003826 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e04f      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003826:	4b2b      	ldr	r3, [pc, #172]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 020c 	and.w	r2, r3, #12
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	429a      	cmp	r2, r3
 8003836:	d1eb      	bne.n	8003810 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003838:	4b25      	ldr	r3, [pc, #148]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 030f 	and.w	r3, r3, #15
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	429a      	cmp	r2, r3
 8003844:	d20c      	bcs.n	8003860 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003846:	4b22      	ldr	r3, [pc, #136]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800384e:	4b20      	ldr	r3, [pc, #128]	; (80038d0 <HAL_RCC_ClockConfig+0x1b8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 030f 	and.w	r3, r3, #15
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d001      	beq.n	8003860 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e032      	b.n	80038c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b00      	cmp	r3, #0
 800386a:	d008      	beq.n	800387e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800386c:	4b19      	ldr	r3, [pc, #100]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	4916      	ldr	r1, [pc, #88]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800387a:	4313      	orrs	r3, r2
 800387c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 0308 	and.w	r3, r3, #8
 8003886:	2b00      	cmp	r3, #0
 8003888:	d009      	beq.n	800389e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800388a:	4b12      	ldr	r3, [pc, #72]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	691b      	ldr	r3, [r3, #16]
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	490e      	ldr	r1, [pc, #56]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	4313      	orrs	r3, r2
 800389c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800389e:	f000 f855 	bl	800394c <HAL_RCC_GetSysClockFreq>
 80038a2:	4602      	mov	r2, r0
 80038a4:	4b0b      	ldr	r3, [pc, #44]	; (80038d4 <HAL_RCC_ClockConfig+0x1bc>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	091b      	lsrs	r3, r3, #4
 80038aa:	f003 030f 	and.w	r3, r3, #15
 80038ae:	490a      	ldr	r1, [pc, #40]	; (80038d8 <HAL_RCC_ClockConfig+0x1c0>)
 80038b0:	5ccb      	ldrb	r3, [r1, r3]
 80038b2:	fa22 f303 	lsr.w	r3, r2, r3
 80038b6:	4a09      	ldr	r2, [pc, #36]	; (80038dc <HAL_RCC_ClockConfig+0x1c4>)
 80038b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038ba:	4b09      	ldr	r3, [pc, #36]	; (80038e0 <HAL_RCC_ClockConfig+0x1c8>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7fe fb8a 	bl	8001fd8 <HAL_InitTick>

  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	40023c00 	.word	0x40023c00
 80038d4:	40023800 	.word	0x40023800
 80038d8:	08007724 	.word	0x08007724
 80038dc:	2000000c 	.word	0x2000000c
 80038e0:	20000010 	.word	0x20000010

080038e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038e8:	4b03      	ldr	r3, [pc, #12]	; (80038f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80038ea:	681b      	ldr	r3, [r3, #0]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	2000000c 	.word	0x2000000c

080038fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003900:	f7ff fff0 	bl	80038e4 <HAL_RCC_GetHCLKFreq>
 8003904:	4602      	mov	r2, r0
 8003906:	4b05      	ldr	r3, [pc, #20]	; (800391c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	0a9b      	lsrs	r3, r3, #10
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	4903      	ldr	r1, [pc, #12]	; (8003920 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003912:	5ccb      	ldrb	r3, [r1, r3]
 8003914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003918:	4618      	mov	r0, r3
 800391a:	bd80      	pop	{r7, pc}
 800391c:	40023800 	.word	0x40023800
 8003920:	08007734 	.word	0x08007734

08003924 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003928:	f7ff ffdc 	bl	80038e4 <HAL_RCC_GetHCLKFreq>
 800392c:	4602      	mov	r2, r0
 800392e:	4b05      	ldr	r3, [pc, #20]	; (8003944 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	0b5b      	lsrs	r3, r3, #13
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	4903      	ldr	r1, [pc, #12]	; (8003948 <HAL_RCC_GetPCLK2Freq+0x24>)
 800393a:	5ccb      	ldrb	r3, [r1, r3]
 800393c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003940:	4618      	mov	r0, r3
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40023800 	.word	0x40023800
 8003948:	08007734 	.word	0x08007734

0800394c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800394c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003950:	b088      	sub	sp, #32
 8003952:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8003964:	2300      	movs	r3, #0
 8003966:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003968:	4bce      	ldr	r3, [pc, #824]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 030c 	and.w	r3, r3, #12
 8003970:	2b0c      	cmp	r3, #12
 8003972:	f200 818d 	bhi.w	8003c90 <HAL_RCC_GetSysClockFreq+0x344>
 8003976:	a201      	add	r2, pc, #4	; (adr r2, 800397c <HAL_RCC_GetSysClockFreq+0x30>)
 8003978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397c:	080039b1 	.word	0x080039b1
 8003980:	08003c91 	.word	0x08003c91
 8003984:	08003c91 	.word	0x08003c91
 8003988:	08003c91 	.word	0x08003c91
 800398c:	080039b7 	.word	0x080039b7
 8003990:	08003c91 	.word	0x08003c91
 8003994:	08003c91 	.word	0x08003c91
 8003998:	08003c91 	.word	0x08003c91
 800399c:	080039bd 	.word	0x080039bd
 80039a0:	08003c91 	.word	0x08003c91
 80039a4:	08003c91 	.word	0x08003c91
 80039a8:	08003c91 	.word	0x08003c91
 80039ac:	08003b31 	.word	0x08003b31
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039b0:	4bbd      	ldr	r3, [pc, #756]	; (8003ca8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80039b2:	61bb      	str	r3, [r7, #24]
       break;
 80039b4:	e16f      	b.n	8003c96 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039b6:	4bbd      	ldr	r3, [pc, #756]	; (8003cac <HAL_RCC_GetSysClockFreq+0x360>)
 80039b8:	61bb      	str	r3, [r7, #24]
      break;
 80039ba:	e16c      	b.n	8003c96 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039bc:	4bb9      	ldr	r3, [pc, #740]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039c4:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039c6:	4bb7      	ldr	r3, [pc, #732]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d053      	beq.n	8003a7a <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039d2:	4bb4      	ldr	r3, [pc, #720]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	099b      	lsrs	r3, r3, #6
 80039d8:	461a      	mov	r2, r3
 80039da:	f04f 0300 	mov.w	r3, #0
 80039de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80039e2:	f04f 0100 	mov.w	r1, #0
 80039e6:	ea02 0400 	and.w	r4, r2, r0
 80039ea:	603c      	str	r4, [r7, #0]
 80039ec:	400b      	ands	r3, r1
 80039ee:	607b      	str	r3, [r7, #4]
 80039f0:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039f4:	4620      	mov	r0, r4
 80039f6:	4629      	mov	r1, r5
 80039f8:	f04f 0200 	mov.w	r2, #0
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	014b      	lsls	r3, r1, #5
 8003a02:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003a06:	0142      	lsls	r2, r0, #5
 8003a08:	4610      	mov	r0, r2
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	4623      	mov	r3, r4
 8003a0e:	1ac0      	subs	r0, r0, r3
 8003a10:	462b      	mov	r3, r5
 8003a12:	eb61 0103 	sbc.w	r1, r1, r3
 8003a16:	f04f 0200 	mov.w	r2, #0
 8003a1a:	f04f 0300 	mov.w	r3, #0
 8003a1e:	018b      	lsls	r3, r1, #6
 8003a20:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003a24:	0182      	lsls	r2, r0, #6
 8003a26:	1a12      	subs	r2, r2, r0
 8003a28:	eb63 0301 	sbc.w	r3, r3, r1
 8003a2c:	f04f 0000 	mov.w	r0, #0
 8003a30:	f04f 0100 	mov.w	r1, #0
 8003a34:	00d9      	lsls	r1, r3, #3
 8003a36:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a3a:	00d0      	lsls	r0, r2, #3
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	460b      	mov	r3, r1
 8003a40:	4621      	mov	r1, r4
 8003a42:	1852      	adds	r2, r2, r1
 8003a44:	4629      	mov	r1, r5
 8003a46:	eb43 0101 	adc.w	r1, r3, r1
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	f04f 0000 	mov.w	r0, #0
 8003a50:	f04f 0100 	mov.w	r1, #0
 8003a54:	0259      	lsls	r1, r3, #9
 8003a56:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003a5a:	0250      	lsls	r0, r2, #9
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4610      	mov	r0, r2
 8003a62:	4619      	mov	r1, r3
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	461a      	mov	r2, r3
 8003a68:	f04f 0300 	mov.w	r3, #0
 8003a6c:	f7fd f8e4 	bl	8000c38 <__aeabi_uldivmod>
 8003a70:	4602      	mov	r2, r0
 8003a72:	460b      	mov	r3, r1
 8003a74:	4613      	mov	r3, r2
 8003a76:	61fb      	str	r3, [r7, #28]
 8003a78:	e04c      	b.n	8003b14 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a7a:	4b8a      	ldr	r3, [pc, #552]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	099b      	lsrs	r3, r3, #6
 8003a80:	461a      	mov	r2, r3
 8003a82:	f04f 0300 	mov.w	r3, #0
 8003a86:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003a8a:	f04f 0100 	mov.w	r1, #0
 8003a8e:	ea02 0a00 	and.w	sl, r2, r0
 8003a92:	ea03 0b01 	and.w	fp, r3, r1
 8003a96:	4650      	mov	r0, sl
 8003a98:	4659      	mov	r1, fp
 8003a9a:	f04f 0200 	mov.w	r2, #0
 8003a9e:	f04f 0300 	mov.w	r3, #0
 8003aa2:	014b      	lsls	r3, r1, #5
 8003aa4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003aa8:	0142      	lsls	r2, r0, #5
 8003aaa:	4610      	mov	r0, r2
 8003aac:	4619      	mov	r1, r3
 8003aae:	ebb0 000a 	subs.w	r0, r0, sl
 8003ab2:	eb61 010b 	sbc.w	r1, r1, fp
 8003ab6:	f04f 0200 	mov.w	r2, #0
 8003aba:	f04f 0300 	mov.w	r3, #0
 8003abe:	018b      	lsls	r3, r1, #6
 8003ac0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003ac4:	0182      	lsls	r2, r0, #6
 8003ac6:	1a12      	subs	r2, r2, r0
 8003ac8:	eb63 0301 	sbc.w	r3, r3, r1
 8003acc:	f04f 0000 	mov.w	r0, #0
 8003ad0:	f04f 0100 	mov.w	r1, #0
 8003ad4:	00d9      	lsls	r1, r3, #3
 8003ad6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ada:	00d0      	lsls	r0, r2, #3
 8003adc:	4602      	mov	r2, r0
 8003ade:	460b      	mov	r3, r1
 8003ae0:	eb12 020a 	adds.w	r2, r2, sl
 8003ae4:	eb43 030b 	adc.w	r3, r3, fp
 8003ae8:	f04f 0000 	mov.w	r0, #0
 8003aec:	f04f 0100 	mov.w	r1, #0
 8003af0:	0299      	lsls	r1, r3, #10
 8003af2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003af6:	0290      	lsls	r0, r2, #10
 8003af8:	4602      	mov	r2, r0
 8003afa:	460b      	mov	r3, r1
 8003afc:	4610      	mov	r0, r2
 8003afe:	4619      	mov	r1, r3
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	461a      	mov	r2, r3
 8003b04:	f04f 0300 	mov.w	r3, #0
 8003b08:	f7fd f896 	bl	8000c38 <__aeabi_uldivmod>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4613      	mov	r3, r2
 8003b12:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b14:	4b63      	ldr	r3, [pc, #396]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	0c1b      	lsrs	r3, r3, #16
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	3301      	adds	r3, #1
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8003b24:	69fa      	ldr	r2, [r7, #28]
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2c:	61bb      	str	r3, [r7, #24]
      break;
 8003b2e:	e0b2      	b.n	8003c96 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b30:	4b5c      	ldr	r3, [pc, #368]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b38:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b3a:	4b5a      	ldr	r3, [pc, #360]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d04d      	beq.n	8003be2 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b46:	4b57      	ldr	r3, [pc, #348]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	099b      	lsrs	r3, r3, #6
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	f04f 0300 	mov.w	r3, #0
 8003b52:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003b56:	f04f 0100 	mov.w	r1, #0
 8003b5a:	ea02 0800 	and.w	r8, r2, r0
 8003b5e:	ea03 0901 	and.w	r9, r3, r1
 8003b62:	4640      	mov	r0, r8
 8003b64:	4649      	mov	r1, r9
 8003b66:	f04f 0200 	mov.w	r2, #0
 8003b6a:	f04f 0300 	mov.w	r3, #0
 8003b6e:	014b      	lsls	r3, r1, #5
 8003b70:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003b74:	0142      	lsls	r2, r0, #5
 8003b76:	4610      	mov	r0, r2
 8003b78:	4619      	mov	r1, r3
 8003b7a:	ebb0 0008 	subs.w	r0, r0, r8
 8003b7e:	eb61 0109 	sbc.w	r1, r1, r9
 8003b82:	f04f 0200 	mov.w	r2, #0
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	018b      	lsls	r3, r1, #6
 8003b8c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003b90:	0182      	lsls	r2, r0, #6
 8003b92:	1a12      	subs	r2, r2, r0
 8003b94:	eb63 0301 	sbc.w	r3, r3, r1
 8003b98:	f04f 0000 	mov.w	r0, #0
 8003b9c:	f04f 0100 	mov.w	r1, #0
 8003ba0:	00d9      	lsls	r1, r3, #3
 8003ba2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003ba6:	00d0      	lsls	r0, r2, #3
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	eb12 0208 	adds.w	r2, r2, r8
 8003bb0:	eb43 0309 	adc.w	r3, r3, r9
 8003bb4:	f04f 0000 	mov.w	r0, #0
 8003bb8:	f04f 0100 	mov.w	r1, #0
 8003bbc:	0259      	lsls	r1, r3, #9
 8003bbe:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003bc2:	0250      	lsls	r0, r2, #9
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	4610      	mov	r0, r2
 8003bca:	4619      	mov	r1, r3
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	461a      	mov	r2, r3
 8003bd0:	f04f 0300 	mov.w	r3, #0
 8003bd4:	f7fd f830 	bl	8000c38 <__aeabi_uldivmod>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	460b      	mov	r3, r1
 8003bdc:	4613      	mov	r3, r2
 8003bde:	61fb      	str	r3, [r7, #28]
 8003be0:	e04a      	b.n	8003c78 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003be2:	4b30      	ldr	r3, [pc, #192]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	099b      	lsrs	r3, r3, #6
 8003be8:	461a      	mov	r2, r3
 8003bea:	f04f 0300 	mov.w	r3, #0
 8003bee:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003bf2:	f04f 0100 	mov.w	r1, #0
 8003bf6:	ea02 0400 	and.w	r4, r2, r0
 8003bfa:	ea03 0501 	and.w	r5, r3, r1
 8003bfe:	4620      	mov	r0, r4
 8003c00:	4629      	mov	r1, r5
 8003c02:	f04f 0200 	mov.w	r2, #0
 8003c06:	f04f 0300 	mov.w	r3, #0
 8003c0a:	014b      	lsls	r3, r1, #5
 8003c0c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c10:	0142      	lsls	r2, r0, #5
 8003c12:	4610      	mov	r0, r2
 8003c14:	4619      	mov	r1, r3
 8003c16:	1b00      	subs	r0, r0, r4
 8003c18:	eb61 0105 	sbc.w	r1, r1, r5
 8003c1c:	f04f 0200 	mov.w	r2, #0
 8003c20:	f04f 0300 	mov.w	r3, #0
 8003c24:	018b      	lsls	r3, r1, #6
 8003c26:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c2a:	0182      	lsls	r2, r0, #6
 8003c2c:	1a12      	subs	r2, r2, r0
 8003c2e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c32:	f04f 0000 	mov.w	r0, #0
 8003c36:	f04f 0100 	mov.w	r1, #0
 8003c3a:	00d9      	lsls	r1, r3, #3
 8003c3c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c40:	00d0      	lsls	r0, r2, #3
 8003c42:	4602      	mov	r2, r0
 8003c44:	460b      	mov	r3, r1
 8003c46:	1912      	adds	r2, r2, r4
 8003c48:	eb45 0303 	adc.w	r3, r5, r3
 8003c4c:	f04f 0000 	mov.w	r0, #0
 8003c50:	f04f 0100 	mov.w	r1, #0
 8003c54:	0299      	lsls	r1, r3, #10
 8003c56:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003c5a:	0290      	lsls	r0, r2, #10
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4610      	mov	r0, r2
 8003c62:	4619      	mov	r1, r3
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	461a      	mov	r2, r3
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	f7fc ffe4 	bl	8000c38 <__aeabi_uldivmod>
 8003c70:	4602      	mov	r2, r0
 8003c72:	460b      	mov	r3, r1
 8003c74:	4613      	mov	r3, r2
 8003c76:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003c78:	4b0a      	ldr	r3, [pc, #40]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	0f1b      	lsrs	r3, r3, #28
 8003c7e:	f003 0307 	and.w	r3, r3, #7
 8003c82:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8003c84:	69fa      	ldr	r2, [r7, #28]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8c:	61bb      	str	r3, [r7, #24]
      break;
 8003c8e:	e002      	b.n	8003c96 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c90:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003c92:	61bb      	str	r3, [r7, #24]
      break;
 8003c94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c96:	69bb      	ldr	r3, [r7, #24]
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3720      	adds	r7, #32
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ca2:	bf00      	nop
 8003ca4:	40023800 	.word	0x40023800
 8003ca8:	00f42400 	.word	0x00f42400
 8003cac:	007a1200 	.word	0x007a1200

08003cb0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b086      	sub	sp, #24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e28d      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f000 8083 	beq.w	8003dd6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003cd0:	4b94      	ldr	r3, [pc, #592]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 030c 	and.w	r3, r3, #12
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d019      	beq.n	8003d10 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003cdc:	4b91      	ldr	r3, [pc, #580]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003ce4:	2b08      	cmp	r3, #8
 8003ce6:	d106      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ce8:	4b8e      	ldr	r3, [pc, #568]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cf4:	d00c      	beq.n	8003d10 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cf6:	4b8b      	ldr	r3, [pc, #556]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003cfe:	2b0c      	cmp	r3, #12
 8003d00:	d112      	bne.n	8003d28 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d02:	4b88      	ldr	r3, [pc, #544]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d0e:	d10b      	bne.n	8003d28 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d10:	4b84      	ldr	r3, [pc, #528]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d05b      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x124>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d157      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e25a      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d30:	d106      	bne.n	8003d40 <HAL_RCC_OscConfig+0x90>
 8003d32:	4b7c      	ldr	r3, [pc, #496]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a7b      	ldr	r2, [pc, #492]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d3c:	6013      	str	r3, [r2, #0]
 8003d3e:	e01d      	b.n	8003d7c <HAL_RCC_OscConfig+0xcc>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d48:	d10c      	bne.n	8003d64 <HAL_RCC_OscConfig+0xb4>
 8003d4a:	4b76      	ldr	r3, [pc, #472]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a75      	ldr	r2, [pc, #468]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d54:	6013      	str	r3, [r2, #0]
 8003d56:	4b73      	ldr	r3, [pc, #460]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a72      	ldr	r2, [pc, #456]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d60:	6013      	str	r3, [r2, #0]
 8003d62:	e00b      	b.n	8003d7c <HAL_RCC_OscConfig+0xcc>
 8003d64:	4b6f      	ldr	r3, [pc, #444]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a6e      	ldr	r2, [pc, #440]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d6e:	6013      	str	r3, [r2, #0]
 8003d70:	4b6c      	ldr	r3, [pc, #432]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a6b      	ldr	r2, [pc, #428]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003d76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d013      	beq.n	8003dac <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d84:	f7fe f96c 	bl	8002060 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d8c:	f7fe f968 	bl	8002060 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b64      	cmp	r3, #100	; 0x64
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e21f      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d9e:	4b61      	ldr	r3, [pc, #388]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d0f0      	beq.n	8003d8c <HAL_RCC_OscConfig+0xdc>
 8003daa:	e014      	b.n	8003dd6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dac:	f7fe f958 	bl	8002060 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003db4:	f7fe f954 	bl	8002060 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b64      	cmp	r3, #100	; 0x64
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e20b      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dc6:	4b57      	ldr	r3, [pc, #348]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f0      	bne.n	8003db4 <HAL_RCC_OscConfig+0x104>
 8003dd2:	e000      	b.n	8003dd6 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d06f      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003de2:	4b50      	ldr	r3, [pc, #320]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 030c 	and.w	r3, r3, #12
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d017      	beq.n	8003e1e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003dee:	4b4d      	ldr	r3, [pc, #308]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003df6:	2b08      	cmp	r3, #8
 8003df8:	d105      	bne.n	8003e06 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003dfa:	4b4a      	ldr	r3, [pc, #296]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00b      	beq.n	8003e1e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e06:	4b47      	ldr	r3, [pc, #284]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003e0e:	2b0c      	cmp	r3, #12
 8003e10:	d11c      	bne.n	8003e4c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e12:	4b44      	ldr	r3, [pc, #272]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d116      	bne.n	8003e4c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e1e:	4b41      	ldr	r3, [pc, #260]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0302 	and.w	r3, r3, #2
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d005      	beq.n	8003e36 <HAL_RCC_OscConfig+0x186>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d001      	beq.n	8003e36 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e1d3      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e36:	4b3b      	ldr	r3, [pc, #236]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	4937      	ldr	r1, [pc, #220]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e4a:	e03a      	b.n	8003ec2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d020      	beq.n	8003e96 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e54:	4b34      	ldr	r3, [pc, #208]	; (8003f28 <HAL_RCC_OscConfig+0x278>)
 8003e56:	2201      	movs	r2, #1
 8003e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e5a:	f7fe f901 	bl	8002060 <HAL_GetTick>
 8003e5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e60:	e008      	b.n	8003e74 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e62:	f7fe f8fd 	bl	8002060 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d901      	bls.n	8003e74 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e1b4      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e74:	4b2b      	ldr	r3, [pc, #172]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0302 	and.w	r3, r3, #2
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d0f0      	beq.n	8003e62 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e80:	4b28      	ldr	r3, [pc, #160]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	00db      	lsls	r3, r3, #3
 8003e8e:	4925      	ldr	r1, [pc, #148]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	600b      	str	r3, [r1, #0]
 8003e94:	e015      	b.n	8003ec2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e96:	4b24      	ldr	r3, [pc, #144]	; (8003f28 <HAL_RCC_OscConfig+0x278>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e9c:	f7fe f8e0 	bl	8002060 <HAL_GetTick>
 8003ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ea2:	e008      	b.n	8003eb6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ea4:	f7fe f8dc 	bl	8002060 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d901      	bls.n	8003eb6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e193      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eb6:	4b1b      	ldr	r3, [pc, #108]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1f0      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0308 	and.w	r3, r3, #8
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d036      	beq.n	8003f3c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d016      	beq.n	8003f04 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ed6:	4b15      	ldr	r3, [pc, #84]	; (8003f2c <HAL_RCC_OscConfig+0x27c>)
 8003ed8:	2201      	movs	r2, #1
 8003eda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003edc:	f7fe f8c0 	bl	8002060 <HAL_GetTick>
 8003ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ee4:	f7fe f8bc 	bl	8002060 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e173      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ef6:	4b0b      	ldr	r3, [pc, #44]	; (8003f24 <HAL_RCC_OscConfig+0x274>)
 8003ef8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d0f0      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x234>
 8003f02:	e01b      	b.n	8003f3c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f04:	4b09      	ldr	r3, [pc, #36]	; (8003f2c <HAL_RCC_OscConfig+0x27c>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f0a:	f7fe f8a9 	bl	8002060 <HAL_GetTick>
 8003f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f10:	e00e      	b.n	8003f30 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f12:	f7fe f8a5 	bl	8002060 <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d907      	bls.n	8003f30 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e15c      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
 8003f24:	40023800 	.word	0x40023800
 8003f28:	42470000 	.word	0x42470000
 8003f2c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f30:	4b8a      	ldr	r3, [pc, #552]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003f32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1ea      	bne.n	8003f12 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f000 8097 	beq.w	8004078 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f4e:	4b83      	ldr	r3, [pc, #524]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10f      	bne.n	8003f7a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	60bb      	str	r3, [r7, #8]
 8003f5e:	4b7f      	ldr	r3, [pc, #508]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f62:	4a7e      	ldr	r2, [pc, #504]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f68:	6413      	str	r3, [r2, #64]	; 0x40
 8003f6a:	4b7c      	ldr	r3, [pc, #496]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f72:	60bb      	str	r3, [r7, #8]
 8003f74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f76:	2301      	movs	r3, #1
 8003f78:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f7a:	4b79      	ldr	r3, [pc, #484]	; (8004160 <HAL_RCC_OscConfig+0x4b0>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d118      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f86:	4b76      	ldr	r3, [pc, #472]	; (8004160 <HAL_RCC_OscConfig+0x4b0>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a75      	ldr	r2, [pc, #468]	; (8004160 <HAL_RCC_OscConfig+0x4b0>)
 8003f8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f92:	f7fe f865 	bl	8002060 <HAL_GetTick>
 8003f96:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f98:	e008      	b.n	8003fac <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f9a:	f7fe f861 	bl	8002060 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d901      	bls.n	8003fac <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e118      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fac:	4b6c      	ldr	r3, [pc, #432]	; (8004160 <HAL_RCC_OscConfig+0x4b0>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0f0      	beq.n	8003f9a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d106      	bne.n	8003fce <HAL_RCC_OscConfig+0x31e>
 8003fc0:	4b66      	ldr	r3, [pc, #408]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fc4:	4a65      	ldr	r2, [pc, #404]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003fc6:	f043 0301 	orr.w	r3, r3, #1
 8003fca:	6713      	str	r3, [r2, #112]	; 0x70
 8003fcc:	e01c      	b.n	8004008 <HAL_RCC_OscConfig+0x358>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b05      	cmp	r3, #5
 8003fd4:	d10c      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x340>
 8003fd6:	4b61      	ldr	r3, [pc, #388]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fda:	4a60      	ldr	r2, [pc, #384]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003fdc:	f043 0304 	orr.w	r3, r3, #4
 8003fe0:	6713      	str	r3, [r2, #112]	; 0x70
 8003fe2:	4b5e      	ldr	r3, [pc, #376]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe6:	4a5d      	ldr	r2, [pc, #372]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003fe8:	f043 0301 	orr.w	r3, r3, #1
 8003fec:	6713      	str	r3, [r2, #112]	; 0x70
 8003fee:	e00b      	b.n	8004008 <HAL_RCC_OscConfig+0x358>
 8003ff0:	4b5a      	ldr	r3, [pc, #360]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003ff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ff4:	4a59      	ldr	r2, [pc, #356]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003ff6:	f023 0301 	bic.w	r3, r3, #1
 8003ffa:	6713      	str	r3, [r2, #112]	; 0x70
 8003ffc:	4b57      	ldr	r3, [pc, #348]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8003ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004000:	4a56      	ldr	r2, [pc, #344]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8004002:	f023 0304 	bic.w	r3, r3, #4
 8004006:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d015      	beq.n	800403c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004010:	f7fe f826 	bl	8002060 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004016:	e00a      	b.n	800402e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004018:	f7fe f822 	bl	8002060 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	f241 3288 	movw	r2, #5000	; 0x1388
 8004026:	4293      	cmp	r3, r2
 8004028:	d901      	bls.n	800402e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e0d7      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800402e:	4b4b      	ldr	r3, [pc, #300]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8004030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d0ee      	beq.n	8004018 <HAL_RCC_OscConfig+0x368>
 800403a:	e014      	b.n	8004066 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800403c:	f7fe f810 	bl	8002060 <HAL_GetTick>
 8004040:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004042:	e00a      	b.n	800405a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004044:	f7fe f80c 	bl	8002060 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004052:	4293      	cmp	r3, r2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e0c1      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800405a:	4b40      	ldr	r3, [pc, #256]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 800405c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1ee      	bne.n	8004044 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004066:	7dfb      	ldrb	r3, [r7, #23]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d105      	bne.n	8004078 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800406c:	4b3b      	ldr	r3, [pc, #236]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 800406e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004070:	4a3a      	ldr	r2, [pc, #232]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8004072:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004076:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	2b00      	cmp	r3, #0
 800407e:	f000 80ad 	beq.w	80041dc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004082:	4b36      	ldr	r3, [pc, #216]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 030c 	and.w	r3, r3, #12
 800408a:	2b08      	cmp	r3, #8
 800408c:	d060      	beq.n	8004150 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	2b02      	cmp	r3, #2
 8004094:	d145      	bne.n	8004122 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004096:	4b33      	ldr	r3, [pc, #204]	; (8004164 <HAL_RCC_OscConfig+0x4b4>)
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800409c:	f7fd ffe0 	bl	8002060 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040a4:	f7fd ffdc 	bl	8002060 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e093      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040b6:	4b29      	ldr	r3, [pc, #164]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1f0      	bne.n	80040a4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	69da      	ldr	r2, [r3, #28]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	431a      	orrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d0:	019b      	lsls	r3, r3, #6
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d8:	085b      	lsrs	r3, r3, #1
 80040da:	3b01      	subs	r3, #1
 80040dc:	041b      	lsls	r3, r3, #16
 80040de:	431a      	orrs	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e4:	061b      	lsls	r3, r3, #24
 80040e6:	431a      	orrs	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ec:	071b      	lsls	r3, r3, #28
 80040ee:	491b      	ldr	r1, [pc, #108]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040f4:	4b1b      	ldr	r3, [pc, #108]	; (8004164 <HAL_RCC_OscConfig+0x4b4>)
 80040f6:	2201      	movs	r2, #1
 80040f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040fa:	f7fd ffb1 	bl	8002060 <HAL_GetTick>
 80040fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004100:	e008      	b.n	8004114 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004102:	f7fd ffad 	bl	8002060 <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	2b02      	cmp	r3, #2
 800410e:	d901      	bls.n	8004114 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e064      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004114:	4b11      	ldr	r3, [pc, #68]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0f0      	beq.n	8004102 <HAL_RCC_OscConfig+0x452>
 8004120:	e05c      	b.n	80041dc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004122:	4b10      	ldr	r3, [pc, #64]	; (8004164 <HAL_RCC_OscConfig+0x4b4>)
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004128:	f7fd ff9a 	bl	8002060 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004130:	f7fd ff96 	bl	8002060 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e04d      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004142:	4b06      	ldr	r3, [pc, #24]	; (800415c <HAL_RCC_OscConfig+0x4ac>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0x480>
 800414e:	e045      	b.n	80041dc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d107      	bne.n	8004168 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e040      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
 800415c:	40023800 	.word	0x40023800
 8004160:	40007000 	.word	0x40007000
 8004164:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004168:	4b1f      	ldr	r3, [pc, #124]	; (80041e8 <HAL_RCC_OscConfig+0x538>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d030      	beq.n	80041d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004180:	429a      	cmp	r2, r3
 8004182:	d129      	bne.n	80041d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800418e:	429a      	cmp	r2, r3
 8004190:	d122      	bne.n	80041d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004198:	4013      	ands	r3, r2
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800419e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d119      	bne.n	80041d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ae:	085b      	lsrs	r3, r3, #1
 80041b0:	3b01      	subs	r3, #1
 80041b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d10f      	bne.n	80041d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d107      	bne.n	80041d8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d001      	beq.n	80041dc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e000      	b.n	80041de <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	40023800 	.word	0x40023800

080041ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e041      	b.n	8004282 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d106      	bne.n	8004218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fd fd50 	bl	8001cb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3304      	adds	r3, #4
 8004228:	4619      	mov	r1, r3
 800422a:	4610      	mov	r0, r2
 800422c:	f000 fa80 	bl	8004730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3708      	adds	r7, #8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b01      	cmp	r3, #1
 800429e:	d001      	beq.n	80042a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e04e      	b.n	8004342 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68da      	ldr	r2, [r3, #12]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f042 0201 	orr.w	r2, r2, #1
 80042ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a23      	ldr	r2, [pc, #140]	; (8004350 <HAL_TIM_Base_Start_IT+0xc4>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d022      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ce:	d01d      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a1f      	ldr	r2, [pc, #124]	; (8004354 <HAL_TIM_Base_Start_IT+0xc8>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d018      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a1e      	ldr	r2, [pc, #120]	; (8004358 <HAL_TIM_Base_Start_IT+0xcc>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d013      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a1c      	ldr	r2, [pc, #112]	; (800435c <HAL_TIM_Base_Start_IT+0xd0>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d00e      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a1b      	ldr	r2, [pc, #108]	; (8004360 <HAL_TIM_Base_Start_IT+0xd4>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d009      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a19      	ldr	r2, [pc, #100]	; (8004364 <HAL_TIM_Base_Start_IT+0xd8>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d004      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a18      	ldr	r2, [pc, #96]	; (8004368 <HAL_TIM_Base_Start_IT+0xdc>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d111      	bne.n	8004330 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2b06      	cmp	r3, #6
 800431c:	d010      	beq.n	8004340 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f042 0201 	orr.w	r2, r2, #1
 800432c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800432e:	e007      	b.n	8004340 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0201 	orr.w	r2, r2, #1
 800433e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3714      	adds	r7, #20
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	40010000 	.word	0x40010000
 8004354:	40000400 	.word	0x40000400
 8004358:	40000800 	.word	0x40000800
 800435c:	40000c00 	.word	0x40000c00
 8004360:	40010400 	.word	0x40010400
 8004364:	40014000 	.word	0x40014000
 8004368:	40001800 	.word	0x40001800

0800436c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d101      	bne.n	800437e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e041      	b.n	8004402 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d106      	bne.n	8004398 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f839 	bl	800440a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2202      	movs	r2, #2
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	3304      	adds	r3, #4
 80043a8:	4619      	mov	r1, r3
 80043aa:	4610      	mov	r0, r2
 80043ac:	f000 f9c0 	bl	8004730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3708      	adds	r7, #8
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800440a:	b480      	push	{r7}
 800440c:	b083      	sub	sp, #12
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004412:	bf00      	nop
 8004414:	370c      	adds	r7, #12
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr

0800441e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800441e:	b580      	push	{r7, lr}
 8004420:	b082      	sub	sp, #8
 8004422:	af00      	add	r7, sp, #0
 8004424:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b02      	cmp	r3, #2
 8004432:	d122      	bne.n	800447a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b02      	cmp	r3, #2
 8004440:	d11b      	bne.n	800447a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f06f 0202 	mvn.w	r2, #2
 800444a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	f003 0303 	and.w	r3, r3, #3
 800445c:	2b00      	cmp	r3, #0
 800445e:	d003      	beq.n	8004468 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 f947 	bl	80046f4 <HAL_TIM_IC_CaptureCallback>
 8004466:	e005      	b.n	8004474 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 f939 	bl	80046e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f94a 	bl	8004708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b04      	cmp	r3, #4
 8004486:	d122      	bne.n	80044ce <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f003 0304 	and.w	r3, r3, #4
 8004492:	2b04      	cmp	r3, #4
 8004494:	d11b      	bne.n	80044ce <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f06f 0204 	mvn.w	r2, #4
 800449e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2202      	movs	r2, #2
 80044a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f91d 	bl	80046f4 <HAL_TIM_IC_CaptureCallback>
 80044ba:	e005      	b.n	80044c8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 f90f 	bl	80046e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 f920 	bl	8004708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	691b      	ldr	r3, [r3, #16]
 80044d4:	f003 0308 	and.w	r3, r3, #8
 80044d8:	2b08      	cmp	r3, #8
 80044da:	d122      	bne.n	8004522 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b08      	cmp	r3, #8
 80044e8:	d11b      	bne.n	8004522 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f06f 0208 	mvn.w	r2, #8
 80044f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2204      	movs	r2, #4
 80044f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	69db      	ldr	r3, [r3, #28]
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	2b00      	cmp	r3, #0
 8004506:	d003      	beq.n	8004510 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 f8f3 	bl	80046f4 <HAL_TIM_IC_CaptureCallback>
 800450e:	e005      	b.n	800451c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f000 f8e5 	bl	80046e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f000 f8f6 	bl	8004708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	f003 0310 	and.w	r3, r3, #16
 800452c:	2b10      	cmp	r3, #16
 800452e:	d122      	bne.n	8004576 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f003 0310 	and.w	r3, r3, #16
 800453a:	2b10      	cmp	r3, #16
 800453c:	d11b      	bne.n	8004576 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f06f 0210 	mvn.w	r2, #16
 8004546:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2208      	movs	r2, #8
 800454c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	69db      	ldr	r3, [r3, #28]
 8004554:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 f8c9 	bl	80046f4 <HAL_TIM_IC_CaptureCallback>
 8004562:	e005      	b.n	8004570 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 f8bb 	bl	80046e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 f8cc 	bl	8004708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	2b01      	cmp	r3, #1
 8004582:	d10e      	bne.n	80045a2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	2b01      	cmp	r3, #1
 8004590:	d107      	bne.n	80045a2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f06f 0201 	mvn.w	r2, #1
 800459a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f7fc ff73 	bl	8001488 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045ac:	2b80      	cmp	r3, #128	; 0x80
 80045ae:	d10e      	bne.n	80045ce <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045ba:	2b80      	cmp	r3, #128	; 0x80
 80045bc:	d107      	bne.n	80045ce <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80045c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f000 fb0b 	bl	8004be4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d8:	2b40      	cmp	r3, #64	; 0x40
 80045da:	d10e      	bne.n	80045fa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045e6:	2b40      	cmp	r3, #64	; 0x40
 80045e8:	d107      	bne.n	80045fa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80045f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 f891 	bl	800471c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	691b      	ldr	r3, [r3, #16]
 8004600:	f003 0320 	and.w	r3, r3, #32
 8004604:	2b20      	cmp	r3, #32
 8004606:	d10e      	bne.n	8004626 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	f003 0320 	and.w	r3, r3, #32
 8004612:	2b20      	cmp	r3, #32
 8004614:	d107      	bne.n	8004626 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f06f 0220 	mvn.w	r2, #32
 800461e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 fad5 	bl	8004bd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004626:	bf00      	nop
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
	...

08004630 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	60f8      	str	r0, [r7, #12]
 8004638:	60b9      	str	r1, [r7, #8]
 800463a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004642:	2b01      	cmp	r3, #1
 8004644:	d101      	bne.n	800464a <HAL_TIM_OC_ConfigChannel+0x1a>
 8004646:	2302      	movs	r3, #2
 8004648:	e046      	b.n	80046d8 <HAL_TIM_OC_ConfigChannel+0xa8>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b0c      	cmp	r3, #12
 8004656:	d839      	bhi.n	80046cc <HAL_TIM_OC_ConfigChannel+0x9c>
 8004658:	a201      	add	r2, pc, #4	; (adr r2, 8004660 <HAL_TIM_OC_ConfigChannel+0x30>)
 800465a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800465e:	bf00      	nop
 8004660:	08004695 	.word	0x08004695
 8004664:	080046cd 	.word	0x080046cd
 8004668:	080046cd 	.word	0x080046cd
 800466c:	080046cd 	.word	0x080046cd
 8004670:	080046a3 	.word	0x080046a3
 8004674:	080046cd 	.word	0x080046cd
 8004678:	080046cd 	.word	0x080046cd
 800467c:	080046cd 	.word	0x080046cd
 8004680:	080046b1 	.word	0x080046b1
 8004684:	080046cd 	.word	0x080046cd
 8004688:	080046cd 	.word	0x080046cd
 800468c:	080046cd 	.word	0x080046cd
 8004690:	080046bf 	.word	0x080046bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	68b9      	ldr	r1, [r7, #8]
 800469a:	4618      	mov	r0, r3
 800469c:	f000 f8e8 	bl	8004870 <TIM_OC1_SetConfig>
      break;
 80046a0:	e015      	b.n	80046ce <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68b9      	ldr	r1, [r7, #8]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f000 f951 	bl	8004950 <TIM_OC2_SetConfig>
      break;
 80046ae:	e00e      	b.n	80046ce <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68b9      	ldr	r1, [r7, #8]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f000 f9c0 	bl	8004a3c <TIM_OC3_SetConfig>
      break;
 80046bc:	e007      	b.n	80046ce <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68b9      	ldr	r1, [r7, #8]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 fa2d 	bl	8004b24 <TIM_OC4_SetConfig>
      break;
 80046ca:	e000      	b.n	80046ce <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 80046cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800471c:	b480      	push	{r7}
 800471e:	b083      	sub	sp, #12
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004724:	bf00      	nop
 8004726:	370c      	adds	r7, #12
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a40      	ldr	r2, [pc, #256]	; (8004844 <TIM_Base_SetConfig+0x114>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d013      	beq.n	8004770 <TIM_Base_SetConfig+0x40>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800474e:	d00f      	beq.n	8004770 <TIM_Base_SetConfig+0x40>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a3d      	ldr	r2, [pc, #244]	; (8004848 <TIM_Base_SetConfig+0x118>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d00b      	beq.n	8004770 <TIM_Base_SetConfig+0x40>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a3c      	ldr	r2, [pc, #240]	; (800484c <TIM_Base_SetConfig+0x11c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d007      	beq.n	8004770 <TIM_Base_SetConfig+0x40>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a3b      	ldr	r2, [pc, #236]	; (8004850 <TIM_Base_SetConfig+0x120>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d003      	beq.n	8004770 <TIM_Base_SetConfig+0x40>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a3a      	ldr	r2, [pc, #232]	; (8004854 <TIM_Base_SetConfig+0x124>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d108      	bne.n	8004782 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	4313      	orrs	r3, r2
 8004780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a2f      	ldr	r2, [pc, #188]	; (8004844 <TIM_Base_SetConfig+0x114>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d02b      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004790:	d027      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a2c      	ldr	r2, [pc, #176]	; (8004848 <TIM_Base_SetConfig+0x118>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d023      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a2b      	ldr	r2, [pc, #172]	; (800484c <TIM_Base_SetConfig+0x11c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d01f      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a2a      	ldr	r2, [pc, #168]	; (8004850 <TIM_Base_SetConfig+0x120>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d01b      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a29      	ldr	r2, [pc, #164]	; (8004854 <TIM_Base_SetConfig+0x124>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d017      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a28      	ldr	r2, [pc, #160]	; (8004858 <TIM_Base_SetConfig+0x128>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d013      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4a27      	ldr	r2, [pc, #156]	; (800485c <TIM_Base_SetConfig+0x12c>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d00f      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a26      	ldr	r2, [pc, #152]	; (8004860 <TIM_Base_SetConfig+0x130>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d00b      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a25      	ldr	r2, [pc, #148]	; (8004864 <TIM_Base_SetConfig+0x134>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d007      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	4a24      	ldr	r2, [pc, #144]	; (8004868 <TIM_Base_SetConfig+0x138>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d003      	beq.n	80047e2 <TIM_Base_SetConfig+0xb2>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a23      	ldr	r2, [pc, #140]	; (800486c <TIM_Base_SetConfig+0x13c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d108      	bne.n	80047f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	695b      	ldr	r3, [r3, #20]
 80047fe:	4313      	orrs	r3, r2
 8004800:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68fa      	ldr	r2, [r7, #12]
 8004806:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	689a      	ldr	r2, [r3, #8]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a0a      	ldr	r2, [pc, #40]	; (8004844 <TIM_Base_SetConfig+0x114>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d003      	beq.n	8004828 <TIM_Base_SetConfig+0xf8>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a0c      	ldr	r2, [pc, #48]	; (8004854 <TIM_Base_SetConfig+0x124>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d103      	bne.n	8004830 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	691a      	ldr	r2, [r3, #16]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	615a      	str	r2, [r3, #20]
}
 8004836:	bf00      	nop
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	40010000 	.word	0x40010000
 8004848:	40000400 	.word	0x40000400
 800484c:	40000800 	.word	0x40000800
 8004850:	40000c00 	.word	0x40000c00
 8004854:	40010400 	.word	0x40010400
 8004858:	40014000 	.word	0x40014000
 800485c:	40014400 	.word	0x40014400
 8004860:	40014800 	.word	0x40014800
 8004864:	40001800 	.word	0x40001800
 8004868:	40001c00 	.word	0x40001c00
 800486c:	40002000 	.word	0x40002000

08004870 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004870:	b480      	push	{r7}
 8004872:	b087      	sub	sp, #28
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	f023 0201 	bic.w	r2, r3, #1
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a1b      	ldr	r3, [r3, #32]
 800488a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800489e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f023 0303 	bic.w	r3, r3, #3
 80048a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68fa      	ldr	r2, [r7, #12]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	f023 0302 	bic.w	r3, r3, #2
 80048b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a20      	ldr	r2, [pc, #128]	; (8004948 <TIM_OC1_SetConfig+0xd8>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d003      	beq.n	80048d4 <TIM_OC1_SetConfig+0x64>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a1f      	ldr	r2, [pc, #124]	; (800494c <TIM_OC1_SetConfig+0xdc>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d10c      	bne.n	80048ee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f023 0308 	bic.w	r3, r3, #8
 80048da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	f023 0304 	bic.w	r3, r3, #4
 80048ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a15      	ldr	r2, [pc, #84]	; (8004948 <TIM_OC1_SetConfig+0xd8>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d003      	beq.n	80048fe <TIM_OC1_SetConfig+0x8e>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a14      	ldr	r2, [pc, #80]	; (800494c <TIM_OC1_SetConfig+0xdc>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d111      	bne.n	8004922 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004904:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800490c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	4313      	orrs	r3, r2
 8004916:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	699b      	ldr	r3, [r3, #24]
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	4313      	orrs	r3, r2
 8004920:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	697a      	ldr	r2, [r7, #20]
 800493a:	621a      	str	r2, [r3, #32]
}
 800493c:	bf00      	nop
 800493e:	371c      	adds	r7, #28
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	40010000 	.word	0x40010000
 800494c:	40010400 	.word	0x40010400

08004950 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004950:	b480      	push	{r7}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	f023 0210 	bic.w	r2, r3, #16
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a1b      	ldr	r3, [r3, #32]
 800496a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800497e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	021b      	lsls	r3, r3, #8
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	4313      	orrs	r3, r2
 8004992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	f023 0320 	bic.w	r3, r3, #32
 800499a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	011b      	lsls	r3, r3, #4
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a22      	ldr	r2, [pc, #136]	; (8004a34 <TIM_OC2_SetConfig+0xe4>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d003      	beq.n	80049b8 <TIM_OC2_SetConfig+0x68>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a21      	ldr	r2, [pc, #132]	; (8004a38 <TIM_OC2_SetConfig+0xe8>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d10d      	bne.n	80049d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a17      	ldr	r2, [pc, #92]	; (8004a34 <TIM_OC2_SetConfig+0xe4>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d003      	beq.n	80049e4 <TIM_OC2_SetConfig+0x94>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a16      	ldr	r2, [pc, #88]	; (8004a38 <TIM_OC2_SetConfig+0xe8>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d113      	bne.n	8004a0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	693a      	ldr	r2, [r7, #16]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	685a      	ldr	r2, [r3, #4]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	621a      	str	r2, [r3, #32]
}
 8004a26:	bf00      	nop
 8004a28:	371c      	adds	r7, #28
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	40010000 	.word	0x40010000
 8004a38:	40010400 	.word	0x40010400

08004a3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b087      	sub	sp, #28
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	69db      	ldr	r3, [r3, #28]
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f023 0303 	bic.w	r3, r3, #3
 8004a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	021b      	lsls	r3, r3, #8
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a21      	ldr	r2, [pc, #132]	; (8004b1c <TIM_OC3_SetConfig+0xe0>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d003      	beq.n	8004aa2 <TIM_OC3_SetConfig+0x66>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a20      	ldr	r2, [pc, #128]	; (8004b20 <TIM_OC3_SetConfig+0xe4>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d10d      	bne.n	8004abe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	021b      	lsls	r3, r3, #8
 8004ab0:	697a      	ldr	r2, [r7, #20]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004abc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a16      	ldr	r2, [pc, #88]	; (8004b1c <TIM_OC3_SetConfig+0xe0>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d003      	beq.n	8004ace <TIM_OC3_SetConfig+0x92>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a15      	ldr	r2, [pc, #84]	; (8004b20 <TIM_OC3_SetConfig+0xe4>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d113      	bne.n	8004af6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004adc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	011b      	lsls	r3, r3, #4
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	699b      	ldr	r3, [r3, #24]
 8004aee:	011b      	lsls	r3, r3, #4
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685a      	ldr	r2, [r3, #4]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	621a      	str	r2, [r3, #32]
}
 8004b10:	bf00      	nop
 8004b12:	371c      	adds	r7, #28
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr
 8004b1c:	40010000 	.word	0x40010000
 8004b20:	40010400 	.word	0x40010400

08004b24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	031b      	lsls	r3, r3, #12
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a12      	ldr	r2, [pc, #72]	; (8004bc8 <TIM_OC4_SetConfig+0xa4>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d003      	beq.n	8004b8c <TIM_OC4_SetConfig+0x68>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	4a11      	ldr	r2, [pc, #68]	; (8004bcc <TIM_OC4_SetConfig+0xa8>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d109      	bne.n	8004ba0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	019b      	lsls	r3, r3, #6
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	685a      	ldr	r2, [r3, #4]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	621a      	str	r2, [r3, #32]
}
 8004bba:	bf00      	nop
 8004bbc:	371c      	adds	r7, #28
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	40010000 	.word	0x40010000
 8004bcc:	40010400 	.word	0x40010400

08004bd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bd8:	bf00      	nop
 8004bda:	370c      	adds	r7, #12
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e03f      	b.n	8004c8a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d106      	bne.n	8004c24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7fd f872 	bl	8001d08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2224      	movs	r2, #36	; 0x24
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68da      	ldr	r2, [r3, #12]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 fc1b 	bl	8005478 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	691a      	ldr	r2, [r3, #16]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	695a      	ldr	r2, [r3, #20]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68da      	ldr	r2, [r3, #12]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2220      	movs	r2, #32
 8004c84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c88:	2300      	movs	r3, #0
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3708      	adds	r7, #8
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b08a      	sub	sp, #40	; 0x28
 8004c96:	af02      	add	r7, sp, #8
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	603b      	str	r3, [r7, #0]
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	2b20      	cmp	r3, #32
 8004cb0:	d17c      	bne.n	8004dac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d002      	beq.n	8004cbe <HAL_UART_Transmit+0x2c>
 8004cb8:	88fb      	ldrh	r3, [r7, #6]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d101      	bne.n	8004cc2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e075      	b.n	8004dae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d101      	bne.n	8004cd0 <HAL_UART_Transmit+0x3e>
 8004ccc:	2302      	movs	r3, #2
 8004cce:	e06e      	b.n	8004dae <HAL_UART_Transmit+0x11c>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2221      	movs	r2, #33	; 0x21
 8004ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ce6:	f7fd f9bb 	bl	8002060 <HAL_GetTick>
 8004cea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	88fa      	ldrh	r2, [r7, #6]
 8004cf0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	88fa      	ldrh	r2, [r7, #6]
 8004cf6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d00:	d108      	bne.n	8004d14 <HAL_UART_Transmit+0x82>
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d104      	bne.n	8004d14 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	61bb      	str	r3, [r7, #24]
 8004d12:	e003      	b.n	8004d1c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004d24:	e02a      	b.n	8004d7c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	9300      	str	r3, [sp, #0]
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	2180      	movs	r1, #128	; 0x80
 8004d30:	68f8      	ldr	r0, [r7, #12]
 8004d32:	f000 fa17 	bl	8005164 <UART_WaitOnFlagUntilTimeout>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d001      	beq.n	8004d40 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e036      	b.n	8004dae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d10b      	bne.n	8004d5e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	881b      	ldrh	r3, [r3, #0]
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	3302      	adds	r3, #2
 8004d5a:	61bb      	str	r3, [r7, #24]
 8004d5c:	e007      	b.n	8004d6e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	781a      	ldrb	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	3b01      	subs	r3, #1
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1cf      	bne.n	8004d26 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	9300      	str	r3, [sp, #0]
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	2140      	movs	r1, #64	; 0x40
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f000 f9e7 	bl	8005164 <UART_WaitOnFlagUntilTimeout>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e006      	b.n	8004dae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2220      	movs	r2, #32
 8004da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004da8:	2300      	movs	r3, #0
 8004daa:	e000      	b.n	8004dae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004dac:	2302      	movs	r3, #2
  }
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3720      	adds	r7, #32
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
	...

08004db8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b08a      	sub	sp, #40	; 0x28
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d10d      	bne.n	8004e0a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df0:	f003 0320 	and.w	r3, r3, #32
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d008      	beq.n	8004e0a <HAL_UART_IRQHandler+0x52>
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	f003 0320 	and.w	r3, r3, #32
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d003      	beq.n	8004e0a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 faa1 	bl	800534a <UART_Receive_IT>
      return;
 8004e08:	e17c      	b.n	8005104 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 80b1 	beq.w	8004f74 <HAL_UART_IRQHandler+0x1bc>
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d105      	bne.n	8004e28 <HAL_UART_IRQHandler+0x70>
 8004e1c:	6a3b      	ldr	r3, [r7, #32]
 8004e1e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	f000 80a6 	beq.w	8004f74 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2a:	f003 0301 	and.w	r3, r3, #1
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00a      	beq.n	8004e48 <HAL_UART_IRQHandler+0x90>
 8004e32:	6a3b      	ldr	r3, [r7, #32]
 8004e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d005      	beq.n	8004e48 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e40:	f043 0201 	orr.w	r2, r3, #1
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	f003 0304 	and.w	r3, r3, #4
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00a      	beq.n	8004e68 <HAL_UART_IRQHandler+0xb0>
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	f003 0301 	and.w	r3, r3, #1
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d005      	beq.n	8004e68 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e60:	f043 0202 	orr.w	r2, r3, #2
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00a      	beq.n	8004e88 <HAL_UART_IRQHandler+0xd0>
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d005      	beq.n	8004e88 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e80:	f043 0204 	orr.w	r2, r3, #4
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00f      	beq.n	8004eb2 <HAL_UART_IRQHandler+0xfa>
 8004e92:	6a3b      	ldr	r3, [r7, #32]
 8004e94:	f003 0320 	and.w	r3, r3, #32
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d104      	bne.n	8004ea6 <HAL_UART_IRQHandler+0xee>
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d005      	beq.n	8004eb2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eaa:	f043 0208 	orr.w	r2, r3, #8
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f000 811f 	beq.w	80050fa <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d007      	beq.n	8004ed6 <HAL_UART_IRQHandler+0x11e>
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	f003 0320 	and.w	r3, r3, #32
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 fa3a 	bl	800534a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee0:	2b40      	cmp	r3, #64	; 0x40
 8004ee2:	bf0c      	ite	eq
 8004ee4:	2301      	moveq	r3, #1
 8004ee6:	2300      	movne	r3, #0
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d102      	bne.n	8004efe <HAL_UART_IRQHandler+0x146>
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d031      	beq.n	8004f62 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 f97a 	bl	80051f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f0e:	2b40      	cmp	r3, #64	; 0x40
 8004f10:	d123      	bne.n	8004f5a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	695a      	ldr	r2, [r3, #20]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f20:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d013      	beq.n	8004f52 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f2e:	4a77      	ldr	r2, [pc, #476]	; (800510c <HAL_UART_IRQHandler+0x354>)
 8004f30:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f36:	4618      	mov	r0, r3
 8004f38:	f7fd ff92 	bl	8002e60 <HAL_DMA_Abort_IT>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d016      	beq.n	8004f70 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f4c:	4610      	mov	r0, r2
 8004f4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f50:	e00e      	b.n	8004f70 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f8f0 	bl	8005138 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f58:	e00a      	b.n	8004f70 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 f8ec 	bl	8005138 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f60:	e006      	b.n	8004f70 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f8e8 	bl	8005138 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004f6e:	e0c4      	b.n	80050fa <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f70:	bf00      	nop
    return;
 8004f72:	e0c2      	b.n	80050fa <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	f040 80a2 	bne.w	80050c2 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	f003 0310 	and.w	r3, r3, #16
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	f000 809c 	beq.w	80050c2 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	f003 0310 	and.w	r3, r3, #16
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 8096 	beq.w	80050c2 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f96:	2300      	movs	r3, #0
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	60fb      	str	r3, [r7, #12]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	60fb      	str	r3, [r7, #12]
 8004faa:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb6:	2b40      	cmp	r3, #64	; 0x40
 8004fb8:	d14f      	bne.n	800505a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004fc4:	8a3b      	ldrh	r3, [r7, #16]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f000 8099 	beq.w	80050fe <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004fd0:	8a3a      	ldrh	r2, [r7, #16]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	f080 8093 	bcs.w	80050fe <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	8a3a      	ldrh	r2, [r7, #16]
 8004fdc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fe8:	d02b      	beq.n	8005042 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68da      	ldr	r2, [r3, #12]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ff8:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695a      	ldr	r2, [r3, #20]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 0201 	bic.w	r2, r2, #1
 8005008:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	695a      	ldr	r2, [r3, #20]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005018:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2220      	movs	r2, #32
 800501e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	68da      	ldr	r2, [r3, #12]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f022 0210 	bic.w	r2, r2, #16
 8005036:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503c:	4618      	mov	r0, r3
 800503e:	f7fd fe9f 	bl	8002d80 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800504a:	b29b      	uxth	r3, r3
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	b29b      	uxth	r3, r3
 8005050:	4619      	mov	r1, r3
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f000 f87a 	bl	800514c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005058:	e051      	b.n	80050fe <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005062:	b29b      	uxth	r3, r3
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800506c:	b29b      	uxth	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d047      	beq.n	8005102 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8005072:	8a7b      	ldrh	r3, [r7, #18]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d044      	beq.n	8005102 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68da      	ldr	r2, [r3, #12]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005086:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	695a      	ldr	r2, [r3, #20]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 0201 	bic.w	r2, r2, #1
 8005096:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2220      	movs	r2, #32
 800509c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	68da      	ldr	r2, [r3, #12]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f022 0210 	bic.w	r2, r2, #16
 80050b4:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80050b6:	8a7b      	ldrh	r3, [r7, #18]
 80050b8:	4619      	mov	r1, r3
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 f846 	bl	800514c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80050c0:	e01f      	b.n	8005102 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80050c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d008      	beq.n	80050de <HAL_UART_IRQHandler+0x326>
 80050cc:	6a3b      	ldr	r3, [r7, #32]
 80050ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f8cf 	bl	800527a <UART_Transmit_IT>
    return;
 80050dc:	e012      	b.n	8005104 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80050de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00d      	beq.n	8005104 <HAL_UART_IRQHandler+0x34c>
 80050e8:	6a3b      	ldr	r3, [r7, #32]
 80050ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d008      	beq.n	8005104 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f911 	bl	800531a <UART_EndTransmit_IT>
    return;
 80050f8:	e004      	b.n	8005104 <HAL_UART_IRQHandler+0x34c>
    return;
 80050fa:	bf00      	nop
 80050fc:	e002      	b.n	8005104 <HAL_UART_IRQHandler+0x34c>
      return;
 80050fe:	bf00      	nop
 8005100:	e000      	b.n	8005104 <HAL_UART_IRQHandler+0x34c>
      return;
 8005102:	bf00      	nop
  }
}
 8005104:	3728      	adds	r7, #40	; 0x28
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	08005253 	.word	0x08005253

08005110 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	460b      	mov	r3, r1
 8005156:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	603b      	str	r3, [r7, #0]
 8005170:	4613      	mov	r3, r2
 8005172:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005174:	e02c      	b.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800517c:	d028      	beq.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d007      	beq.n	8005194 <UART_WaitOnFlagUntilTimeout+0x30>
 8005184:	f7fc ff6c 	bl	8002060 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	69ba      	ldr	r2, [r7, #24]
 8005190:	429a      	cmp	r2, r3
 8005192:	d21d      	bcs.n	80051d0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68da      	ldr	r2, [r3, #12]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80051a2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695a      	ldr	r2, [r3, #20]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f022 0201 	bic.w	r2, r2, #1
 80051b2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2220      	movs	r2, #32
 80051b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2220      	movs	r2, #32
 80051c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e00f      	b.n	80051f0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	4013      	ands	r3, r2
 80051da:	68ba      	ldr	r2, [r7, #8]
 80051dc:	429a      	cmp	r2, r3
 80051de:	bf0c      	ite	eq
 80051e0:	2301      	moveq	r3, #1
 80051e2:	2300      	movne	r3, #0
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	461a      	mov	r2, r3
 80051e8:	79fb      	ldrb	r3, [r7, #7]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d0c3      	beq.n	8005176 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68da      	ldr	r2, [r3, #12]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800520e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	695a      	ldr	r2, [r3, #20]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f022 0201 	bic.w	r2, r2, #1
 800521e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005224:	2b01      	cmp	r3, #1
 8005226:	d107      	bne.n	8005238 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68da      	ldr	r2, [r3, #12]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0210 	bic.w	r2, r2, #16
 8005236:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b084      	sub	sp, #16
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f7ff ff63 	bl	8005138 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005272:	bf00      	nop
 8005274:	3710      	adds	r7, #16
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800527a:	b480      	push	{r7}
 800527c:	b085      	sub	sp, #20
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b21      	cmp	r3, #33	; 0x21
 800528c:	d13e      	bne.n	800530c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005296:	d114      	bne.n	80052c2 <UART_Transmit_IT+0x48>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d110      	bne.n	80052c2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	881b      	ldrh	r3, [r3, #0]
 80052aa:	461a      	mov	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052b4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a1b      	ldr	r3, [r3, #32]
 80052ba:	1c9a      	adds	r2, r3, #2
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	621a      	str	r2, [r3, #32]
 80052c0:	e008      	b.n	80052d4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
 80052c6:	1c59      	adds	r1, r3, #1
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	6211      	str	r1, [r2, #32]
 80052cc:	781a      	ldrb	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80052d8:	b29b      	uxth	r3, r3
 80052da:	3b01      	subs	r3, #1
 80052dc:	b29b      	uxth	r3, r3
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	4619      	mov	r1, r3
 80052e2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10f      	bne.n	8005308 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68da      	ldr	r2, [r3, #12]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80052f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68da      	ldr	r2, [r3, #12]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005306:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005308:	2300      	movs	r3, #0
 800530a:	e000      	b.n	800530e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800530c:	2302      	movs	r3, #2
  }
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800531a:	b580      	push	{r7, lr}
 800531c:	b082      	sub	sp, #8
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68da      	ldr	r2, [r3, #12]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005330:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2220      	movs	r2, #32
 8005336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7ff fee8 	bl	8005110 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3708      	adds	r7, #8
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800534a:	b580      	push	{r7, lr}
 800534c:	b084      	sub	sp, #16
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005358:	b2db      	uxtb	r3, r3
 800535a:	2b22      	cmp	r3, #34	; 0x22
 800535c:	f040 8087 	bne.w	800546e <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005368:	d117      	bne.n	800539a <UART_Receive_IT+0x50>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d113      	bne.n	800539a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005372:	2300      	movs	r3, #0
 8005374:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800537a:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	b29b      	uxth	r3, r3
 8005384:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005388:	b29a      	uxth	r2, r3
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005392:	1c9a      	adds	r2, r3, #2
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	629a      	str	r2, [r3, #40]	; 0x28
 8005398:	e026      	b.n	80053e8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800539e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80053a0:	2300      	movs	r3, #0
 80053a2:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053ac:	d007      	beq.n	80053be <UART_Receive_IT+0x74>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10a      	bne.n	80053cc <UART_Receive_IT+0x82>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d106      	bne.n	80053cc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	701a      	strb	r2, [r3, #0]
 80053ca:	e008      	b.n	80053de <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053d8:	b2da      	uxtb	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e2:	1c5a      	adds	r2, r3, #1
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	3b01      	subs	r3, #1
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	4619      	mov	r1, r3
 80053f6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d136      	bne.n	800546a <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0220 	bic.w	r2, r2, #32
 800540a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68da      	ldr	r2, [r3, #12]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800541a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	695a      	ldr	r2, [r3, #20]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f022 0201 	bic.w	r2, r2, #1
 800542a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2220      	movs	r2, #32
 8005430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005438:	2b01      	cmp	r3, #1
 800543a:	d10e      	bne.n	800545a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68da      	ldr	r2, [r3, #12]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 0210 	bic.w	r2, r2, #16
 800544a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005450:	4619      	mov	r1, r3
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7ff fe7a 	bl	800514c <HAL_UARTEx_RxEventCallback>
 8005458:	e002      	b.n	8005460 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f7ff fe62 	bl	8005124 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 8005466:	2300      	movs	r3, #0
 8005468:	e002      	b.n	8005470 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800546a:	2300      	movs	r3, #0
 800546c:	e000      	b.n	8005470 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800546e:	2302      	movs	r3, #2
  }
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800547c:	b09f      	sub	sp, #124	; 0x7c
 800547e:	af00      	add	r7, sp, #0
 8005480:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005482:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	691b      	ldr	r3, [r3, #16]
 8005488:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800548c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800548e:	68d9      	ldr	r1, [r3, #12]
 8005490:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	ea40 0301 	orr.w	r3, r0, r1
 8005498:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800549a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800549c:	689a      	ldr	r2, [r3, #8]
 800549e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	431a      	orrs	r2, r3
 80054a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054a6:	695b      	ldr	r3, [r3, #20]
 80054a8:	431a      	orrs	r2, r3
 80054aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80054b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80054bc:	f021 010c 	bic.w	r1, r1, #12
 80054c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80054c6:	430b      	orrs	r3, r1
 80054c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	695b      	ldr	r3, [r3, #20]
 80054d0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80054d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054d6:	6999      	ldr	r1, [r3, #24]
 80054d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	ea40 0301 	orr.w	r3, r0, r1
 80054e0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	4bc5      	ldr	r3, [pc, #788]	; (80057fc <UART_SetConfig+0x384>)
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d004      	beq.n	80054f6 <UART_SetConfig+0x7e>
 80054ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	4bc3      	ldr	r3, [pc, #780]	; (8005800 <UART_SetConfig+0x388>)
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d103      	bne.n	80054fe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80054f6:	f7fe fa15 	bl	8003924 <HAL_RCC_GetPCLK2Freq>
 80054fa:	6778      	str	r0, [r7, #116]	; 0x74
 80054fc:	e002      	b.n	8005504 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80054fe:	f7fe f9fd 	bl	80038fc <HAL_RCC_GetPCLK1Freq>
 8005502:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005504:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800550c:	f040 80b6 	bne.w	800567c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005510:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005512:	461c      	mov	r4, r3
 8005514:	f04f 0500 	mov.w	r5, #0
 8005518:	4622      	mov	r2, r4
 800551a:	462b      	mov	r3, r5
 800551c:	1891      	adds	r1, r2, r2
 800551e:	6439      	str	r1, [r7, #64]	; 0x40
 8005520:	415b      	adcs	r3, r3
 8005522:	647b      	str	r3, [r7, #68]	; 0x44
 8005524:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005528:	1912      	adds	r2, r2, r4
 800552a:	eb45 0303 	adc.w	r3, r5, r3
 800552e:	f04f 0000 	mov.w	r0, #0
 8005532:	f04f 0100 	mov.w	r1, #0
 8005536:	00d9      	lsls	r1, r3, #3
 8005538:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800553c:	00d0      	lsls	r0, r2, #3
 800553e:	4602      	mov	r2, r0
 8005540:	460b      	mov	r3, r1
 8005542:	1911      	adds	r1, r2, r4
 8005544:	6639      	str	r1, [r7, #96]	; 0x60
 8005546:	416b      	adcs	r3, r5
 8005548:	667b      	str	r3, [r7, #100]	; 0x64
 800554a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	461a      	mov	r2, r3
 8005550:	f04f 0300 	mov.w	r3, #0
 8005554:	1891      	adds	r1, r2, r2
 8005556:	63b9      	str	r1, [r7, #56]	; 0x38
 8005558:	415b      	adcs	r3, r3
 800555a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800555c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005560:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005564:	f7fb fb68 	bl	8000c38 <__aeabi_uldivmod>
 8005568:	4602      	mov	r2, r0
 800556a:	460b      	mov	r3, r1
 800556c:	4ba5      	ldr	r3, [pc, #660]	; (8005804 <UART_SetConfig+0x38c>)
 800556e:	fba3 2302 	umull	r2, r3, r3, r2
 8005572:	095b      	lsrs	r3, r3, #5
 8005574:	011e      	lsls	r6, r3, #4
 8005576:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005578:	461c      	mov	r4, r3
 800557a:	f04f 0500 	mov.w	r5, #0
 800557e:	4622      	mov	r2, r4
 8005580:	462b      	mov	r3, r5
 8005582:	1891      	adds	r1, r2, r2
 8005584:	6339      	str	r1, [r7, #48]	; 0x30
 8005586:	415b      	adcs	r3, r3
 8005588:	637b      	str	r3, [r7, #52]	; 0x34
 800558a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800558e:	1912      	adds	r2, r2, r4
 8005590:	eb45 0303 	adc.w	r3, r5, r3
 8005594:	f04f 0000 	mov.w	r0, #0
 8005598:	f04f 0100 	mov.w	r1, #0
 800559c:	00d9      	lsls	r1, r3, #3
 800559e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80055a2:	00d0      	lsls	r0, r2, #3
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	1911      	adds	r1, r2, r4
 80055aa:	65b9      	str	r1, [r7, #88]	; 0x58
 80055ac:	416b      	adcs	r3, r5
 80055ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	461a      	mov	r2, r3
 80055b6:	f04f 0300 	mov.w	r3, #0
 80055ba:	1891      	adds	r1, r2, r2
 80055bc:	62b9      	str	r1, [r7, #40]	; 0x28
 80055be:	415b      	adcs	r3, r3
 80055c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80055c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80055ca:	f7fb fb35 	bl	8000c38 <__aeabi_uldivmod>
 80055ce:	4602      	mov	r2, r0
 80055d0:	460b      	mov	r3, r1
 80055d2:	4b8c      	ldr	r3, [pc, #560]	; (8005804 <UART_SetConfig+0x38c>)
 80055d4:	fba3 1302 	umull	r1, r3, r3, r2
 80055d8:	095b      	lsrs	r3, r3, #5
 80055da:	2164      	movs	r1, #100	; 0x64
 80055dc:	fb01 f303 	mul.w	r3, r1, r3
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	00db      	lsls	r3, r3, #3
 80055e4:	3332      	adds	r3, #50	; 0x32
 80055e6:	4a87      	ldr	r2, [pc, #540]	; (8005804 <UART_SetConfig+0x38c>)
 80055e8:	fba2 2303 	umull	r2, r3, r2, r3
 80055ec:	095b      	lsrs	r3, r3, #5
 80055ee:	005b      	lsls	r3, r3, #1
 80055f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80055f4:	441e      	add	r6, r3
 80055f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055f8:	4618      	mov	r0, r3
 80055fa:	f04f 0100 	mov.w	r1, #0
 80055fe:	4602      	mov	r2, r0
 8005600:	460b      	mov	r3, r1
 8005602:	1894      	adds	r4, r2, r2
 8005604:	623c      	str	r4, [r7, #32]
 8005606:	415b      	adcs	r3, r3
 8005608:	627b      	str	r3, [r7, #36]	; 0x24
 800560a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800560e:	1812      	adds	r2, r2, r0
 8005610:	eb41 0303 	adc.w	r3, r1, r3
 8005614:	f04f 0400 	mov.w	r4, #0
 8005618:	f04f 0500 	mov.w	r5, #0
 800561c:	00dd      	lsls	r5, r3, #3
 800561e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005622:	00d4      	lsls	r4, r2, #3
 8005624:	4622      	mov	r2, r4
 8005626:	462b      	mov	r3, r5
 8005628:	1814      	adds	r4, r2, r0
 800562a:	653c      	str	r4, [r7, #80]	; 0x50
 800562c:	414b      	adcs	r3, r1
 800562e:	657b      	str	r3, [r7, #84]	; 0x54
 8005630:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	461a      	mov	r2, r3
 8005636:	f04f 0300 	mov.w	r3, #0
 800563a:	1891      	adds	r1, r2, r2
 800563c:	61b9      	str	r1, [r7, #24]
 800563e:	415b      	adcs	r3, r3
 8005640:	61fb      	str	r3, [r7, #28]
 8005642:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005646:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800564a:	f7fb faf5 	bl	8000c38 <__aeabi_uldivmod>
 800564e:	4602      	mov	r2, r0
 8005650:	460b      	mov	r3, r1
 8005652:	4b6c      	ldr	r3, [pc, #432]	; (8005804 <UART_SetConfig+0x38c>)
 8005654:	fba3 1302 	umull	r1, r3, r3, r2
 8005658:	095b      	lsrs	r3, r3, #5
 800565a:	2164      	movs	r1, #100	; 0x64
 800565c:	fb01 f303 	mul.w	r3, r1, r3
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	00db      	lsls	r3, r3, #3
 8005664:	3332      	adds	r3, #50	; 0x32
 8005666:	4a67      	ldr	r2, [pc, #412]	; (8005804 <UART_SetConfig+0x38c>)
 8005668:	fba2 2303 	umull	r2, r3, r2, r3
 800566c:	095b      	lsrs	r3, r3, #5
 800566e:	f003 0207 	and.w	r2, r3, #7
 8005672:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4432      	add	r2, r6
 8005678:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800567a:	e0b9      	b.n	80057f0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800567c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800567e:	461c      	mov	r4, r3
 8005680:	f04f 0500 	mov.w	r5, #0
 8005684:	4622      	mov	r2, r4
 8005686:	462b      	mov	r3, r5
 8005688:	1891      	adds	r1, r2, r2
 800568a:	6139      	str	r1, [r7, #16]
 800568c:	415b      	adcs	r3, r3
 800568e:	617b      	str	r3, [r7, #20]
 8005690:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005694:	1912      	adds	r2, r2, r4
 8005696:	eb45 0303 	adc.w	r3, r5, r3
 800569a:	f04f 0000 	mov.w	r0, #0
 800569e:	f04f 0100 	mov.w	r1, #0
 80056a2:	00d9      	lsls	r1, r3, #3
 80056a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80056a8:	00d0      	lsls	r0, r2, #3
 80056aa:	4602      	mov	r2, r0
 80056ac:	460b      	mov	r3, r1
 80056ae:	eb12 0804 	adds.w	r8, r2, r4
 80056b2:	eb43 0905 	adc.w	r9, r3, r5
 80056b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f04f 0100 	mov.w	r1, #0
 80056c0:	f04f 0200 	mov.w	r2, #0
 80056c4:	f04f 0300 	mov.w	r3, #0
 80056c8:	008b      	lsls	r3, r1, #2
 80056ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80056ce:	0082      	lsls	r2, r0, #2
 80056d0:	4640      	mov	r0, r8
 80056d2:	4649      	mov	r1, r9
 80056d4:	f7fb fab0 	bl	8000c38 <__aeabi_uldivmod>
 80056d8:	4602      	mov	r2, r0
 80056da:	460b      	mov	r3, r1
 80056dc:	4b49      	ldr	r3, [pc, #292]	; (8005804 <UART_SetConfig+0x38c>)
 80056de:	fba3 2302 	umull	r2, r3, r3, r2
 80056e2:	095b      	lsrs	r3, r3, #5
 80056e4:	011e      	lsls	r6, r3, #4
 80056e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056e8:	4618      	mov	r0, r3
 80056ea:	f04f 0100 	mov.w	r1, #0
 80056ee:	4602      	mov	r2, r0
 80056f0:	460b      	mov	r3, r1
 80056f2:	1894      	adds	r4, r2, r2
 80056f4:	60bc      	str	r4, [r7, #8]
 80056f6:	415b      	adcs	r3, r3
 80056f8:	60fb      	str	r3, [r7, #12]
 80056fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80056fe:	1812      	adds	r2, r2, r0
 8005700:	eb41 0303 	adc.w	r3, r1, r3
 8005704:	f04f 0400 	mov.w	r4, #0
 8005708:	f04f 0500 	mov.w	r5, #0
 800570c:	00dd      	lsls	r5, r3, #3
 800570e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005712:	00d4      	lsls	r4, r2, #3
 8005714:	4622      	mov	r2, r4
 8005716:	462b      	mov	r3, r5
 8005718:	1814      	adds	r4, r2, r0
 800571a:	64bc      	str	r4, [r7, #72]	; 0x48
 800571c:	414b      	adcs	r3, r1
 800571e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	4618      	mov	r0, r3
 8005726:	f04f 0100 	mov.w	r1, #0
 800572a:	f04f 0200 	mov.w	r2, #0
 800572e:	f04f 0300 	mov.w	r3, #0
 8005732:	008b      	lsls	r3, r1, #2
 8005734:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005738:	0082      	lsls	r2, r0, #2
 800573a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800573e:	f7fb fa7b 	bl	8000c38 <__aeabi_uldivmod>
 8005742:	4602      	mov	r2, r0
 8005744:	460b      	mov	r3, r1
 8005746:	4b2f      	ldr	r3, [pc, #188]	; (8005804 <UART_SetConfig+0x38c>)
 8005748:	fba3 1302 	umull	r1, r3, r3, r2
 800574c:	095b      	lsrs	r3, r3, #5
 800574e:	2164      	movs	r1, #100	; 0x64
 8005750:	fb01 f303 	mul.w	r3, r1, r3
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	011b      	lsls	r3, r3, #4
 8005758:	3332      	adds	r3, #50	; 0x32
 800575a:	4a2a      	ldr	r2, [pc, #168]	; (8005804 <UART_SetConfig+0x38c>)
 800575c:	fba2 2303 	umull	r2, r3, r2, r3
 8005760:	095b      	lsrs	r3, r3, #5
 8005762:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005766:	441e      	add	r6, r3
 8005768:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800576a:	4618      	mov	r0, r3
 800576c:	f04f 0100 	mov.w	r1, #0
 8005770:	4602      	mov	r2, r0
 8005772:	460b      	mov	r3, r1
 8005774:	1894      	adds	r4, r2, r2
 8005776:	603c      	str	r4, [r7, #0]
 8005778:	415b      	adcs	r3, r3
 800577a:	607b      	str	r3, [r7, #4]
 800577c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005780:	1812      	adds	r2, r2, r0
 8005782:	eb41 0303 	adc.w	r3, r1, r3
 8005786:	f04f 0400 	mov.w	r4, #0
 800578a:	f04f 0500 	mov.w	r5, #0
 800578e:	00dd      	lsls	r5, r3, #3
 8005790:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005794:	00d4      	lsls	r4, r2, #3
 8005796:	4622      	mov	r2, r4
 8005798:	462b      	mov	r3, r5
 800579a:	eb12 0a00 	adds.w	sl, r2, r0
 800579e:	eb43 0b01 	adc.w	fp, r3, r1
 80057a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f04f 0100 	mov.w	r1, #0
 80057ac:	f04f 0200 	mov.w	r2, #0
 80057b0:	f04f 0300 	mov.w	r3, #0
 80057b4:	008b      	lsls	r3, r1, #2
 80057b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80057ba:	0082      	lsls	r2, r0, #2
 80057bc:	4650      	mov	r0, sl
 80057be:	4659      	mov	r1, fp
 80057c0:	f7fb fa3a 	bl	8000c38 <__aeabi_uldivmod>
 80057c4:	4602      	mov	r2, r0
 80057c6:	460b      	mov	r3, r1
 80057c8:	4b0e      	ldr	r3, [pc, #56]	; (8005804 <UART_SetConfig+0x38c>)
 80057ca:	fba3 1302 	umull	r1, r3, r3, r2
 80057ce:	095b      	lsrs	r3, r3, #5
 80057d0:	2164      	movs	r1, #100	; 0x64
 80057d2:	fb01 f303 	mul.w	r3, r1, r3
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	011b      	lsls	r3, r3, #4
 80057da:	3332      	adds	r3, #50	; 0x32
 80057dc:	4a09      	ldr	r2, [pc, #36]	; (8005804 <UART_SetConfig+0x38c>)
 80057de:	fba2 2303 	umull	r2, r3, r2, r3
 80057e2:	095b      	lsrs	r3, r3, #5
 80057e4:	f003 020f 	and.w	r2, r3, #15
 80057e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4432      	add	r2, r6
 80057ee:	609a      	str	r2, [r3, #8]
}
 80057f0:	bf00      	nop
 80057f2:	377c      	adds	r7, #124	; 0x7c
 80057f4:	46bd      	mov	sp, r7
 80057f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057fa:	bf00      	nop
 80057fc:	40011000 	.word	0x40011000
 8005800:	40011400 	.word	0x40011400
 8005804:	51eb851f 	.word	0x51eb851f

08005808 <abc_to_alpha>:
// this file contains all the functions of PLL.
#include <math.h>
#include "INCLUDES.c"

float abc_to_alpha(float a, float b, float c)
{
 8005808:	b5b0      	push	{r4, r5, r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
 800580e:	ed87 0a03 	vstr	s0, [r7, #12]
 8005812:	edc7 0a02 	vstr	s1, [r7, #8]
 8005816:	ed87 1a01 	vstr	s2, [r7, #4]
    float alpha;
    // alpha = (float)2 * (float)a / ((float) 3); // - 0.3333333 * b - 0.3333333 * c;
    alpha =  0.66666667 * a - 0.3333333 * b - 0.3333333 * c;
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f7fa feb4 	bl	8000588 <__aeabi_f2d>
 8005820:	a31d      	add	r3, pc, #116	; (adr r3, 8005898 <abc_to_alpha+0x90>)
 8005822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005826:	f7fa ff07 	bl	8000638 <__aeabi_dmul>
 800582a:	4602      	mov	r2, r0
 800582c:	460b      	mov	r3, r1
 800582e:	4614      	mov	r4, r2
 8005830:	461d      	mov	r5, r3
 8005832:	68b8      	ldr	r0, [r7, #8]
 8005834:	f7fa fea8 	bl	8000588 <__aeabi_f2d>
 8005838:	a319      	add	r3, pc, #100	; (adr r3, 80058a0 <abc_to_alpha+0x98>)
 800583a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800583e:	f7fa fefb 	bl	8000638 <__aeabi_dmul>
 8005842:	4602      	mov	r2, r0
 8005844:	460b      	mov	r3, r1
 8005846:	4620      	mov	r0, r4
 8005848:	4629      	mov	r1, r5
 800584a:	f7fa fd3d 	bl	80002c8 <__aeabi_dsub>
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	4614      	mov	r4, r2
 8005854:	461d      	mov	r5, r3
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7fa fe96 	bl	8000588 <__aeabi_f2d>
 800585c:	a310      	add	r3, pc, #64	; (adr r3, 80058a0 <abc_to_alpha+0x98>)
 800585e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005862:	f7fa fee9 	bl	8000638 <__aeabi_dmul>
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	4620      	mov	r0, r4
 800586c:	4629      	mov	r1, r5
 800586e:	f7fa fd2b 	bl	80002c8 <__aeabi_dsub>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4610      	mov	r0, r2
 8005878:	4619      	mov	r1, r3
 800587a:	f7fb f98d 	bl	8000b98 <__aeabi_d2f>
 800587e:	4603      	mov	r3, r0
 8005880:	617b      	str	r3, [r7, #20]
    // alpha = 2.0/3.0 * a - 1.0/3.0 * b - 1.0/3.0 * c;

    return alpha;
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	ee07 3a90 	vmov	s15, r3
    // return a;
}
 8005888:	eeb0 0a67 	vmov.f32	s0, s15
 800588c:	3718      	adds	r7, #24
 800588e:	46bd      	mov	sp, r7
 8005890:	bdb0      	pop	{r4, r5, r7, pc}
 8005892:	bf00      	nop
 8005894:	f3af 8000 	nop.w
 8005898:	571f7693 	.word	0x571f7693
 800589c:	3fe55555 	.word	0x3fe55555
 80058a0:	318abc87 	.word	0x318abc87
 80058a4:	3fd55555 	.word	0x3fd55555

080058a8 <abc_to_beta>:

float abc_to_beta(float a, float b, float c)
{
 80058a8:	b5b0      	push	{r4, r5, r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80058b2:	edc7 0a02 	vstr	s1, [r7, #8]
 80058b6:	ed87 1a01 	vstr	s2, [r7, #4]
    float beta;


    // beta = 0.5773503*b - 0.5773503*c;
    beta = 2.0/3.0*((sqrt(3.0)/2.0)*b - (sqrt(3.0)/2.0)*c);
 80058ba:	68b8      	ldr	r0, [r7, #8]
 80058bc:	f7fa fe64 	bl	8000588 <__aeabi_f2d>
 80058c0:	a317      	add	r3, pc, #92	; (adr r3, 8005920 <abc_to_beta+0x78>)
 80058c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c6:	f7fa feb7 	bl	8000638 <__aeabi_dmul>
 80058ca:	4602      	mov	r2, r0
 80058cc:	460b      	mov	r3, r1
 80058ce:	4614      	mov	r4, r2
 80058d0:	461d      	mov	r5, r3
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7fa fe58 	bl	8000588 <__aeabi_f2d>
 80058d8:	a311      	add	r3, pc, #68	; (adr r3, 8005920 <abc_to_beta+0x78>)
 80058da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058de:	f7fa feab 	bl	8000638 <__aeabi_dmul>
 80058e2:	4602      	mov	r2, r0
 80058e4:	460b      	mov	r3, r1
 80058e6:	4620      	mov	r0, r4
 80058e8:	4629      	mov	r1, r5
 80058ea:	f7fa fced 	bl	80002c8 <__aeabi_dsub>
 80058ee:	4602      	mov	r2, r0
 80058f0:	460b      	mov	r3, r1
 80058f2:	4610      	mov	r0, r2
 80058f4:	4619      	mov	r1, r3
 80058f6:	a30c      	add	r3, pc, #48	; (adr r3, 8005928 <abc_to_beta+0x80>)
 80058f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058fc:	f7fa fe9c 	bl	8000638 <__aeabi_dmul>
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4610      	mov	r0, r2
 8005906:	4619      	mov	r1, r3
 8005908:	f7fb f946 	bl	8000b98 <__aeabi_d2f>
 800590c:	4603      	mov	r3, r0
 800590e:	617b      	str	r3, [r7, #20]

    return beta;
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	ee07 3a90 	vmov	s15, r3
}
 8005916:	eeb0 0a67 	vmov.f32	s0, s15
 800591a:	3718      	adds	r7, #24
 800591c:	46bd      	mov	sp, r7
 800591e:	bdb0      	pop	{r4, r5, r7, pc}
 8005920:	e8584caa 	.word	0xe8584caa
 8005924:	3febb67a 	.word	0x3febb67a
 8005928:	55555555 	.word	0x55555555
 800592c:	3fe55555 	.word	0x3fe55555

08005930 <alphabeta_to_d>:

float alphabeta_to_d(float alpha, float beta, float angle)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	ed2d 8b02 	vpush	{d8}
 8005936:	b086      	sub	sp, #24
 8005938:	af00      	add	r7, sp, #0
 800593a:	ed87 0a03 	vstr	s0, [r7, #12]
 800593e:	edc7 0a02 	vstr	s1, [r7, #8]
 8005942:	ed87 1a01 	vstr	s2, [r7, #4]
    float d;


    d = cosf(angle)*alpha + sinf(angle)*beta;
 8005946:	ed97 0a01 	vldr	s0, [r7, #4]
 800594a:	f001 f841 	bl	80069d0 <cosf>
 800594e:	eeb0 7a40 	vmov.f32	s14, s0
 8005952:	edd7 7a03 	vldr	s15, [r7, #12]
 8005956:	ee27 8a27 	vmul.f32	s16, s14, s15
 800595a:	ed97 0a01 	vldr	s0, [r7, #4]
 800595e:	f001 f877 	bl	8006a50 <sinf>
 8005962:	eeb0 7a40 	vmov.f32	s14, s0
 8005966:	edd7 7a02 	vldr	s15, [r7, #8]
 800596a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800596e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8005972:	edc7 7a05 	vstr	s15, [r7, #20]

    return d;
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	ee07 3a90 	vmov	s15, r3
}
 800597c:	eeb0 0a67 	vmov.f32	s0, s15
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	ecbd 8b02 	vpop	{d8}
 8005988:	bd80      	pop	{r7, pc}

0800598a <alphabeta_to_q>:

float alphabeta_to_q(float alpha, float beta, float angle)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	ed2d 8b02 	vpush	{d8}
 8005990:	b086      	sub	sp, #24
 8005992:	af00      	add	r7, sp, #0
 8005994:	ed87 0a03 	vstr	s0, [r7, #12]
 8005998:	edc7 0a02 	vstr	s1, [r7, #8]
 800599c:	ed87 1a01 	vstr	s2, [r7, #4]
    float q;


    q = -sinf(angle)*alpha + cosf(angle)*beta;
 80059a0:	ed97 0a01 	vldr	s0, [r7, #4]
 80059a4:	f001 f854 	bl	8006a50 <sinf>
 80059a8:	eef0 7a40 	vmov.f32	s15, s0
 80059ac:	eeb1 7a67 	vneg.f32	s14, s15
 80059b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80059b4:	ee27 8a27 	vmul.f32	s16, s14, s15
 80059b8:	ed97 0a01 	vldr	s0, [r7, #4]
 80059bc:	f001 f808 	bl	80069d0 <cosf>
 80059c0:	eeb0 7a40 	vmov.f32	s14, s0
 80059c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80059c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059cc:	ee78 7a27 	vadd.f32	s15, s16, s15
 80059d0:	edc7 7a05 	vstr	s15, [r7, #20]

    return q;
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	ee07 3a90 	vmov	s15, r3
}
 80059da:	eeb0 0a67 	vmov.f32	s0, s15
 80059de:	3718      	adds	r7, #24
 80059e0:	46bd      	mov	sp, r7
 80059e2:	ecbd 8b02 	vpop	{d8}
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <dq_to_alpha>:

float dq_to_alpha(float d, float q, float angle)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	ed2d 8b02 	vpush	{d8}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	ed87 0a03 	vstr	s0, [r7, #12]
 80059f6:	edc7 0a02 	vstr	s1, [r7, #8]
 80059fa:	ed87 1a01 	vstr	s2, [r7, #4]
    float alpha;

    alpha = cosf(angle)*d - sinf(angle)*q;
 80059fe:	ed97 0a01 	vldr	s0, [r7, #4]
 8005a02:	f000 ffe5 	bl	80069d0 <cosf>
 8005a06:	eeb0 7a40 	vmov.f32	s14, s0
 8005a0a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a0e:	ee27 8a27 	vmul.f32	s16, s14, s15
 8005a12:	ed97 0a01 	vldr	s0, [r7, #4]
 8005a16:	f001 f81b 	bl	8006a50 <sinf>
 8005a1a:	eeb0 7a40 	vmov.f32	s14, s0
 8005a1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a26:	ee78 7a67 	vsub.f32	s15, s16, s15
 8005a2a:	edc7 7a05 	vstr	s15, [r7, #20]

    return alpha;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	ee07 3a90 	vmov	s15, r3
}
 8005a34:	eeb0 0a67 	vmov.f32	s0, s15
 8005a38:	3718      	adds	r7, #24
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	ecbd 8b02 	vpop	{d8}
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <dq_to_beta>:

float dq_to_beta(float d, float q, float angle)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	ed2d 8b02 	vpush	{d8}
 8005a48:	b086      	sub	sp, #24
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	ed87 0a03 	vstr	s0, [r7, #12]
 8005a50:	edc7 0a02 	vstr	s1, [r7, #8]
 8005a54:	ed87 1a01 	vstr	s2, [r7, #4]
    float beta;


    beta = sinf(angle)*d + cosf(angle)*q;
 8005a58:	ed97 0a01 	vldr	s0, [r7, #4]
 8005a5c:	f000 fff8 	bl	8006a50 <sinf>
 8005a60:	eeb0 7a40 	vmov.f32	s14, s0
 8005a64:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a68:	ee27 8a27 	vmul.f32	s16, s14, s15
 8005a6c:	ed97 0a01 	vldr	s0, [r7, #4]
 8005a70:	f000 ffae 	bl	80069d0 <cosf>
 8005a74:	eeb0 7a40 	vmov.f32	s14, s0
 8005a78:	edd7 7a02 	vldr	s15, [r7, #8]
 8005a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a80:	ee78 7a27 	vadd.f32	s15, s16, s15
 8005a84:	edc7 7a05 	vstr	s15, [r7, #20]

    return beta;
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	ee07 3a90 	vmov	s15, r3
}
 8005a8e:	eeb0 0a67 	vmov.f32	s0, s15
 8005a92:	3718      	adds	r7, #24
 8005a94:	46bd      	mov	sp, r7
 8005a96:	ecbd 8b02 	vpop	{d8}
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <cos_grid>:

float cos_grid(float alpha, float beta)
{
 8005a9c:	b5b0      	push	{r4, r5, r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	ed87 0a01 	vstr	s0, [r7, #4]
 8005aa6:	edc7 0a00 	vstr	s1, [r7]
    float cosGrid;

    cosGrid = alpha/ (sqrt(alpha*alpha + beta*beta));
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f7fa fd6c 	bl	8000588 <__aeabi_f2d>
 8005ab0:	4604      	mov	r4, r0
 8005ab2:	460d      	mov	r5, r1
 8005ab4:	edd7 7a01 	vldr	s15, [r7, #4]
 8005ab8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8005abc:	edd7 7a00 	vldr	s15, [r7]
 8005ac0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ac8:	ee17 0a90 	vmov	r0, s15
 8005acc:	f7fa fd5c 	bl	8000588 <__aeabi_f2d>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	ec43 2b10 	vmov	d0, r2, r3
 8005ad8:	f000 fffc 	bl	8006ad4 <sqrt>
 8005adc:	ec53 2b10 	vmov	r2, r3, d0
 8005ae0:	4620      	mov	r0, r4
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	f7fa fed2 	bl	800088c <__aeabi_ddiv>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	4610      	mov	r0, r2
 8005aee:	4619      	mov	r1, r3
 8005af0:	f7fb f852 	bl	8000b98 <__aeabi_d2f>
 8005af4:	4603      	mov	r3, r0
 8005af6:	60fb      	str	r3, [r7, #12]
    

    return cosGrid;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	ee07 3a90 	vmov	s15, r3
}
 8005afe:	eeb0 0a67 	vmov.f32	s0, s15
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bdb0      	pop	{r4, r5, r7, pc}

08005b08 <sin_grid>:

float sin_grid(float alpha, float beta)
{
 8005b08:	b5b0      	push	{r4, r5, r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	ed87 0a01 	vstr	s0, [r7, #4]
 8005b12:	edc7 0a00 	vstr	s1, [r7]
    float sinGrid;


    sinGrid = beta/ (sqrt(alpha*alpha + beta*beta));
 8005b16:	6838      	ldr	r0, [r7, #0]
 8005b18:	f7fa fd36 	bl	8000588 <__aeabi_f2d>
 8005b1c:	4604      	mov	r4, r0
 8005b1e:	460d      	mov	r5, r1
 8005b20:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b24:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8005b28:	edd7 7a00 	vldr	s15, [r7]
 8005b2c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005b30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b34:	ee17 0a90 	vmov	r0, s15
 8005b38:	f7fa fd26 	bl	8000588 <__aeabi_f2d>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	ec43 2b10 	vmov	d0, r2, r3
 8005b44:	f000 ffc6 	bl	8006ad4 <sqrt>
 8005b48:	ec53 2b10 	vmov	r2, r3, d0
 8005b4c:	4620      	mov	r0, r4
 8005b4e:	4629      	mov	r1, r5
 8005b50:	f7fa fe9c 	bl	800088c <__aeabi_ddiv>
 8005b54:	4602      	mov	r2, r0
 8005b56:	460b      	mov	r3, r1
 8005b58:	4610      	mov	r0, r2
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	f7fb f81c 	bl	8000b98 <__aeabi_d2f>
 8005b60:	4603      	mov	r3, r0
 8005b62:	60fb      	str	r3, [r7, #12]

    return sinGrid;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	ee07 3a90 	vmov	s15, r3
}
 8005b6a:	eeb0 0a67 	vmov.f32	s0, s15
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bdb0      	pop	{r4, r5, r7, pc}
 8005b74:	0000      	movs	r0, r0
	...

08005b78 <pi_regulator>:



float pi_regulator(float phaseError, float feedForward, float ki, float kp, float kPhi, float Ts)
{
 8005b78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005b7c:	b08a      	sub	sp, #40	; 0x28
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	ed87 0a05 	vstr	s0, [r7, #20]
 8005b84:	edc7 0a04 	vstr	s1, [r7, #16]
 8005b88:	ed87 1a03 	vstr	s2, [r7, #12]
 8005b8c:	edc7 1a02 	vstr	s3, [r7, #8]
 8005b90:	ed87 2a01 	vstr	s4, [r7, #4]
 8005b94:	edc7 2a00 	vstr	s5, [r7]
    float anglePll, integral, omega;

    static float phaseError_old, integral_old, angle_old, omega_old;

    integral = ki*(phaseError*0.5 + phaseError_old*0.5)*Ts + integral_old;
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f7fa fcf5 	bl	8000588 <__aeabi_f2d>
 8005b9e:	4604      	mov	r4, r0
 8005ba0:	460d      	mov	r5, r1
 8005ba2:	6978      	ldr	r0, [r7, #20]
 8005ba4:	f7fa fcf0 	bl	8000588 <__aeabi_f2d>
 8005ba8:	f04f 0200 	mov.w	r2, #0
 8005bac:	4b62      	ldr	r3, [pc, #392]	; (8005d38 <pi_regulator+0x1c0>)
 8005bae:	f7fa fd43 	bl	8000638 <__aeabi_dmul>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	4690      	mov	r8, r2
 8005bb8:	4699      	mov	r9, r3
 8005bba:	4b60      	ldr	r3, [pc, #384]	; (8005d3c <pi_regulator+0x1c4>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fa fce2 	bl	8000588 <__aeabi_f2d>
 8005bc4:	f04f 0200 	mov.w	r2, #0
 8005bc8:	4b5b      	ldr	r3, [pc, #364]	; (8005d38 <pi_regulator+0x1c0>)
 8005bca:	f7fa fd35 	bl	8000638 <__aeabi_dmul>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	4640      	mov	r0, r8
 8005bd4:	4649      	mov	r1, r9
 8005bd6:	f7fa fb79 	bl	80002cc <__adddf3>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	460b      	mov	r3, r1
 8005bde:	4620      	mov	r0, r4
 8005be0:	4629      	mov	r1, r5
 8005be2:	f7fa fd29 	bl	8000638 <__aeabi_dmul>
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	4614      	mov	r4, r2
 8005bec:	461d      	mov	r5, r3
 8005bee:	6838      	ldr	r0, [r7, #0]
 8005bf0:	f7fa fcca 	bl	8000588 <__aeabi_f2d>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4620      	mov	r0, r4
 8005bfa:	4629      	mov	r1, r5
 8005bfc:	f7fa fd1c 	bl	8000638 <__aeabi_dmul>
 8005c00:	4602      	mov	r2, r0
 8005c02:	460b      	mov	r3, r1
 8005c04:	4614      	mov	r4, r2
 8005c06:	461d      	mov	r5, r3
 8005c08:	4b4d      	ldr	r3, [pc, #308]	; (8005d40 <pi_regulator+0x1c8>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f7fa fcbb 	bl	8000588 <__aeabi_f2d>
 8005c12:	4602      	mov	r2, r0
 8005c14:	460b      	mov	r3, r1
 8005c16:	4620      	mov	r0, r4
 8005c18:	4629      	mov	r1, r5
 8005c1a:	f7fa fb57 	bl	80002cc <__adddf3>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	460b      	mov	r3, r1
 8005c22:	4610      	mov	r0, r2
 8005c24:	4619      	mov	r1, r3
 8005c26:	f7fa ffb7 	bl	8000b98 <__aeabi_d2f>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	623b      	str	r3, [r7, #32]
    omega = phaseError*kp + integral + feedForward; 
 8005c2e:	ed97 7a05 	vldr	s14, [r7, #20]
 8005c32:	edd7 7a02 	vldr	s15, [r7, #8]
 8005c36:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c3a:	edd7 7a08 	vldr	s15, [r7, #32]
 8005c3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c42:	ed97 7a04 	vldr	s14, [r7, #16]
 8005c46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c4a:	edc7 7a07 	vstr	s15, [r7, #28]

    anglePll = (omega*0.5 + omega_old*0.5)*Ts + angle_old; 
 8005c4e:	69f8      	ldr	r0, [r7, #28]
 8005c50:	f7fa fc9a 	bl	8000588 <__aeabi_f2d>
 8005c54:	f04f 0200 	mov.w	r2, #0
 8005c58:	4b37      	ldr	r3, [pc, #220]	; (8005d38 <pi_regulator+0x1c0>)
 8005c5a:	f7fa fced 	bl	8000638 <__aeabi_dmul>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	460b      	mov	r3, r1
 8005c62:	4614      	mov	r4, r2
 8005c64:	461d      	mov	r5, r3
 8005c66:	4b37      	ldr	r3, [pc, #220]	; (8005d44 <pi_regulator+0x1cc>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f7fa fc8c 	bl	8000588 <__aeabi_f2d>
 8005c70:	f04f 0200 	mov.w	r2, #0
 8005c74:	4b30      	ldr	r3, [pc, #192]	; (8005d38 <pi_regulator+0x1c0>)
 8005c76:	f7fa fcdf 	bl	8000638 <__aeabi_dmul>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	4620      	mov	r0, r4
 8005c80:	4629      	mov	r1, r5
 8005c82:	f7fa fb23 	bl	80002cc <__adddf3>
 8005c86:	4602      	mov	r2, r0
 8005c88:	460b      	mov	r3, r1
 8005c8a:	4614      	mov	r4, r2
 8005c8c:	461d      	mov	r5, r3
 8005c8e:	6838      	ldr	r0, [r7, #0]
 8005c90:	f7fa fc7a 	bl	8000588 <__aeabi_f2d>
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	4620      	mov	r0, r4
 8005c9a:	4629      	mov	r1, r5
 8005c9c:	f7fa fccc 	bl	8000638 <__aeabi_dmul>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	4614      	mov	r4, r2
 8005ca6:	461d      	mov	r5, r3
 8005ca8:	4b27      	ldr	r3, [pc, #156]	; (8005d48 <pi_regulator+0x1d0>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7fa fc6b 	bl	8000588 <__aeabi_f2d>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	4620      	mov	r0, r4
 8005cb8:	4629      	mov	r1, r5
 8005cba:	f7fa fb07 	bl	80002cc <__adddf3>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	4610      	mov	r0, r2
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	f7fa ff67 	bl	8000b98 <__aeabi_d2f>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	627b      	str	r3, [r7, #36]	; 0x24
    // anglePllComp = anglePll - (omega - feedForward - phaseError*kp)*kPhi;

    if (anglePll > TWO_PI) {
 8005cce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005cd0:	f7fa fc5a 	bl	8000588 <__aeabi_f2d>
 8005cd4:	a316      	add	r3, pc, #88	; (adr r3, 8005d30 <pi_regulator+0x1b8>)
 8005cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cda:	f7fa ff3d 	bl	8000b58 <__aeabi_dcmpgt>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d00f      	beq.n	8005d04 <pi_regulator+0x18c>
    		anglePll = anglePll - TWO_PI;
 8005ce4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ce6:	f7fa fc4f 	bl	8000588 <__aeabi_f2d>
 8005cea:	a311      	add	r3, pc, #68	; (adr r3, 8005d30 <pi_regulator+0x1b8>)
 8005cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf0:	f7fa faea 	bl	80002c8 <__aeabi_dsub>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	460b      	mov	r3, r1
 8005cf8:	4610      	mov	r0, r2
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	f7fa ff4c 	bl	8000b98 <__aeabi_d2f>
 8005d00:	4603      	mov	r3, r0
 8005d02:	627b      	str	r3, [r7, #36]	; 0x24
    }

    phaseError_old = phaseError;
 8005d04:	4a0d      	ldr	r2, [pc, #52]	; (8005d3c <pi_regulator+0x1c4>)
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	6013      	str	r3, [r2, #0]
    integral_old = integral;
 8005d0a:	4a0d      	ldr	r2, [pc, #52]	; (8005d40 <pi_regulator+0x1c8>)
 8005d0c:	6a3b      	ldr	r3, [r7, #32]
 8005d0e:	6013      	str	r3, [r2, #0]
    angle_old = anglePll;
 8005d10:	4a0d      	ldr	r2, [pc, #52]	; (8005d48 <pi_regulator+0x1d0>)
 8005d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d14:	6013      	str	r3, [r2, #0]
    omega_old = omega;
 8005d16:	4a0b      	ldr	r2, [pc, #44]	; (8005d44 <pi_regulator+0x1cc>)
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	6013      	str	r3, [r2, #0]


    return anglePll;
 8005d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d1e:	ee07 3a90 	vmov	s15, r3
}
 8005d22:	eeb0 0a67 	vmov.f32	s0, s15
 8005d26:	3728      	adds	r7, #40	; 0x28
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005d2e:	bf00      	nop
 8005d30:	54442c46 	.word	0x54442c46
 8005d34:	401921fb 	.word	0x401921fb
 8005d38:	3fe00000 	.word	0x3fe00000
 8005d3c:	200000dc 	.word	0x200000dc
 8005d40:	200000e0 	.word	0x200000e0
 8005d44:	200000e4 	.word	0x200000e4
 8005d48:	200000e8 	.word	0x200000e8
 8005d4c:	00000000 	.word	0x00000000

08005d50 <pi_regulator_comp>:

float pi_regulator_comp(float phaseError, float feedForward, float ki, float kp, float kPhi, float Ts)
{
 8005d50:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005d54:	b08a      	sub	sp, #40	; 0x28
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	ed87 0a05 	vstr	s0, [r7, #20]
 8005d5c:	edc7 0a04 	vstr	s1, [r7, #16]
 8005d60:	ed87 1a03 	vstr	s2, [r7, #12]
 8005d64:	edc7 1a02 	vstr	s3, [r7, #8]
 8005d68:	ed87 2a01 	vstr	s4, [r7, #4]
 8005d6c:	edc7 2a00 	vstr	s5, [r7]
    float anglePll, integral, omega, anglePllComp;
    static float phaseError_old, integral_old, angle_old, omega_old;

    integral = ki*(phaseError*0.5 + phaseError_old*0.5)*Ts + integral_old;
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f7fa fc09 	bl	8000588 <__aeabi_f2d>
 8005d76:	4604      	mov	r4, r0
 8005d78:	460d      	mov	r5, r1
 8005d7a:	6978      	ldr	r0, [r7, #20]
 8005d7c:	f7fa fc04 	bl	8000588 <__aeabi_f2d>
 8005d80:	f04f 0200 	mov.w	r2, #0
 8005d84:	4b6e      	ldr	r3, [pc, #440]	; (8005f40 <pi_regulator_comp+0x1f0>)
 8005d86:	f7fa fc57 	bl	8000638 <__aeabi_dmul>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	4690      	mov	r8, r2
 8005d90:	4699      	mov	r9, r3
 8005d92:	4b6c      	ldr	r3, [pc, #432]	; (8005f44 <pi_regulator_comp+0x1f4>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7fa fbf6 	bl	8000588 <__aeabi_f2d>
 8005d9c:	f04f 0200 	mov.w	r2, #0
 8005da0:	4b67      	ldr	r3, [pc, #412]	; (8005f40 <pi_regulator_comp+0x1f0>)
 8005da2:	f7fa fc49 	bl	8000638 <__aeabi_dmul>
 8005da6:	4602      	mov	r2, r0
 8005da8:	460b      	mov	r3, r1
 8005daa:	4640      	mov	r0, r8
 8005dac:	4649      	mov	r1, r9
 8005dae:	f7fa fa8d 	bl	80002cc <__adddf3>
 8005db2:	4602      	mov	r2, r0
 8005db4:	460b      	mov	r3, r1
 8005db6:	4620      	mov	r0, r4
 8005db8:	4629      	mov	r1, r5
 8005dba:	f7fa fc3d 	bl	8000638 <__aeabi_dmul>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4614      	mov	r4, r2
 8005dc4:	461d      	mov	r5, r3
 8005dc6:	6838      	ldr	r0, [r7, #0]
 8005dc8:	f7fa fbde 	bl	8000588 <__aeabi_f2d>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	460b      	mov	r3, r1
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	4629      	mov	r1, r5
 8005dd4:	f7fa fc30 	bl	8000638 <__aeabi_dmul>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	460b      	mov	r3, r1
 8005ddc:	4614      	mov	r4, r2
 8005dde:	461d      	mov	r5, r3
 8005de0:	4b59      	ldr	r3, [pc, #356]	; (8005f48 <pi_regulator_comp+0x1f8>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4618      	mov	r0, r3
 8005de6:	f7fa fbcf 	bl	8000588 <__aeabi_f2d>
 8005dea:	4602      	mov	r2, r0
 8005dec:	460b      	mov	r3, r1
 8005dee:	4620      	mov	r0, r4
 8005df0:	4629      	mov	r1, r5
 8005df2:	f7fa fa6b 	bl	80002cc <__adddf3>
 8005df6:	4602      	mov	r2, r0
 8005df8:	460b      	mov	r3, r1
 8005dfa:	4610      	mov	r0, r2
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	f7fa fecb 	bl	8000b98 <__aeabi_d2f>
 8005e02:	4603      	mov	r3, r0
 8005e04:	623b      	str	r3, [r7, #32]
    omega = phaseError*kp + integral + feedForward; 
 8005e06:	ed97 7a05 	vldr	s14, [r7, #20]
 8005e0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8005e0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e12:	edd7 7a08 	vldr	s15, [r7, #32]
 8005e16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e1a:	ed97 7a04 	vldr	s14, [r7, #16]
 8005e1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e22:	edc7 7a07 	vstr	s15, [r7, #28]

    anglePll = (omega*0.5 + omega_old*0.5)*Ts + angle_old; 
 8005e26:	69f8      	ldr	r0, [r7, #28]
 8005e28:	f7fa fbae 	bl	8000588 <__aeabi_f2d>
 8005e2c:	f04f 0200 	mov.w	r2, #0
 8005e30:	4b43      	ldr	r3, [pc, #268]	; (8005f40 <pi_regulator_comp+0x1f0>)
 8005e32:	f7fa fc01 	bl	8000638 <__aeabi_dmul>
 8005e36:	4602      	mov	r2, r0
 8005e38:	460b      	mov	r3, r1
 8005e3a:	4614      	mov	r4, r2
 8005e3c:	461d      	mov	r5, r3
 8005e3e:	4b43      	ldr	r3, [pc, #268]	; (8005f4c <pi_regulator_comp+0x1fc>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4618      	mov	r0, r3
 8005e44:	f7fa fba0 	bl	8000588 <__aeabi_f2d>
 8005e48:	f04f 0200 	mov.w	r2, #0
 8005e4c:	4b3c      	ldr	r3, [pc, #240]	; (8005f40 <pi_regulator_comp+0x1f0>)
 8005e4e:	f7fa fbf3 	bl	8000638 <__aeabi_dmul>
 8005e52:	4602      	mov	r2, r0
 8005e54:	460b      	mov	r3, r1
 8005e56:	4620      	mov	r0, r4
 8005e58:	4629      	mov	r1, r5
 8005e5a:	f7fa fa37 	bl	80002cc <__adddf3>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	460b      	mov	r3, r1
 8005e62:	4614      	mov	r4, r2
 8005e64:	461d      	mov	r5, r3
 8005e66:	6838      	ldr	r0, [r7, #0]
 8005e68:	f7fa fb8e 	bl	8000588 <__aeabi_f2d>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	460b      	mov	r3, r1
 8005e70:	4620      	mov	r0, r4
 8005e72:	4629      	mov	r1, r5
 8005e74:	f7fa fbe0 	bl	8000638 <__aeabi_dmul>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	4614      	mov	r4, r2
 8005e7e:	461d      	mov	r5, r3
 8005e80:	4b33      	ldr	r3, [pc, #204]	; (8005f50 <pi_regulator_comp+0x200>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7fa fb7f 	bl	8000588 <__aeabi_f2d>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	4620      	mov	r0, r4
 8005e90:	4629      	mov	r1, r5
 8005e92:	f7fa fa1b 	bl	80002cc <__adddf3>
 8005e96:	4602      	mov	r2, r0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4610      	mov	r0, r2
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	f7fa fe7b 	bl	8000b98 <__aeabi_d2f>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	627b      	str	r3, [r7, #36]	; 0x24

    if (anglePll > TWO_PI) {
 8005ea6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ea8:	f7fa fb6e 	bl	8000588 <__aeabi_f2d>
 8005eac:	a322      	add	r3, pc, #136	; (adr r3, 8005f38 <pi_regulator_comp+0x1e8>)
 8005eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb2:	f7fa fe51 	bl	8000b58 <__aeabi_dcmpgt>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00f      	beq.n	8005edc <pi_regulator_comp+0x18c>
        	anglePll = anglePll - TWO_PI;
 8005ebc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ebe:	f7fa fb63 	bl	8000588 <__aeabi_f2d>
 8005ec2:	a31d      	add	r3, pc, #116	; (adr r3, 8005f38 <pi_regulator_comp+0x1e8>)
 8005ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec8:	f7fa f9fe 	bl	80002c8 <__aeabi_dsub>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	460b      	mov	r3, r1
 8005ed0:	4610      	mov	r0, r2
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	f7fa fe60 	bl	8000b98 <__aeabi_d2f>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	627b      	str	r3, [r7, #36]	; 0x24
    }

    anglePllComp = anglePll - (omega - feedForward - phaseError*kp)*kPhi;
 8005edc:	ed97 7a07 	vldr	s14, [r7, #28]
 8005ee0:	edd7 7a04 	vldr	s15, [r7, #16]
 8005ee4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ee8:	edd7 6a05 	vldr	s13, [r7, #20]
 8005eec:	edd7 7a02 	vldr	s15, [r7, #8]
 8005ef0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ef4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005ef8:	edd7 7a01 	vldr	s15, [r7, #4]
 8005efc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f00:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005f04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f08:	edc7 7a06 	vstr	s15, [r7, #24]

    phaseError_old = phaseError;
 8005f0c:	4a0d      	ldr	r2, [pc, #52]	; (8005f44 <pi_regulator_comp+0x1f4>)
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	6013      	str	r3, [r2, #0]
    integral_old = integral;
 8005f12:	4a0d      	ldr	r2, [pc, #52]	; (8005f48 <pi_regulator_comp+0x1f8>)
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	6013      	str	r3, [r2, #0]
    angle_old = anglePll;
 8005f18:	4a0d      	ldr	r2, [pc, #52]	; (8005f50 <pi_regulator_comp+0x200>)
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1c:	6013      	str	r3, [r2, #0]
    omega_old = omega;
 8005f1e:	4a0b      	ldr	r2, [pc, #44]	; (8005f4c <pi_regulator_comp+0x1fc>)
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	6013      	str	r3, [r2, #0]

    
    return anglePllComp;
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	ee07 3a90 	vmov	s15, r3
}
 8005f2a:	eeb0 0a67 	vmov.f32	s0, s15
 8005f2e:	3728      	adds	r7, #40	; 0x28
 8005f30:	46bd      	mov	sp, r7
 8005f32:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005f36:	bf00      	nop
 8005f38:	54442c46 	.word	0x54442c46
 8005f3c:	401921fb 	.word	0x401921fb
 8005f40:	3fe00000 	.word	0x3fe00000
 8005f44:	200000ec 	.word	0x200000ec
 8005f48:	200000f0 	.word	0x200000f0
 8005f4c:	200000f4 	.word	0x200000f4
 8005f50:	200000f8 	.word	0x200000f8

08005f54 <phase_detector>:


float phase_detector(float cosGrid, float sinGrid, float anglePllComp)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	ed2d 8b02 	vpush	{d8}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	ed87 0a03 	vstr	s0, [r7, #12]
 8005f62:	edc7 0a02 	vstr	s1, [r7, #8]
 8005f66:	ed87 1a01 	vstr	s2, [r7, #4]
    float phaseError;

    phaseError = sinGrid*cosf(anglePllComp) - cosGrid*sinf(anglePllComp);
 8005f6a:	ed97 0a01 	vldr	s0, [r7, #4]
 8005f6e:	f000 fd2f 	bl	80069d0 <cosf>
 8005f72:	eeb0 7a40 	vmov.f32	s14, s0
 8005f76:	edd7 7a02 	vldr	s15, [r7, #8]
 8005f7a:	ee27 8a27 	vmul.f32	s16, s14, s15
 8005f7e:	ed97 0a01 	vldr	s0, [r7, #4]
 8005f82:	f000 fd65 	bl	8006a50 <sinf>
 8005f86:	eeb0 7a40 	vmov.f32	s14, s0
 8005f8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f92:	ee78 7a67 	vsub.f32	s15, s16, s15
 8005f96:	edc7 7a05 	vstr	s15, [r7, #20]
    

    return phaseError;
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	ee07 3a90 	vmov	s15, r3
}
 8005fa0:	eeb0 0a67 	vmov.f32	s0, s15
 8005fa4:	3718      	adds	r7, #24
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	ecbd 8b02 	vpop	{d8}
 8005fac:	bd80      	pop	{r7, pc}
	...

08005fb0 <circular_buffer>:
//                  uint16_t *dataInput: Pointer to data to be inserted into circular buffer
//                  uint8_t event: A flag which, when triggered, sets the ring buffer to fill the last 1-bufSplit% of the buffer
//                  float bufSplit: The percentage of the buffer which is kept in the ring buffer after event trigger.
//  Returns     :   *readStart: Where to start reading the ring buffer
uint8_t circular_buffer(uint16_t bufferSize, int16_t circularBuffer[][4], int16_t *dataInput, uint8_t event, float bufSplit, uint16_t *readStart)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b087      	sub	sp, #28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60b9      	str	r1, [r7, #8]
 8005fb8:	607a      	str	r2, [r7, #4]
 8005fba:	461a      	mov	r2, r3
 8005fbc:	ed87 0a00 	vstr	s0, [r7]
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	81fb      	strh	r3, [r7, #14]
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	737b      	strb	r3, [r7, #13]
        else {
            *readStart = 0;
        }
    } */

    if (bufferLength == bufferSize) {
 8005fc8:	4b4b      	ldr	r3, [pc, #300]	; (80060f8 <circular_buffer+0x148>)
 8005fca:	881b      	ldrh	r3, [r3, #0]
 8005fcc:	89fa      	ldrh	r2, [r7, #14]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d103      	bne.n	8005fda <circular_buffer+0x2a>
        *readStart = writeIndex;
 8005fd2:	4b4a      	ldr	r3, [pc, #296]	; (80060fc <circular_buffer+0x14c>)
 8005fd4:	881a      	ldrh	r2, [r3, #0]
 8005fd6:	6a3b      	ldr	r3, [r7, #32]
 8005fd8:	801a      	strh	r2, [r3, #0]
    }

    if (event) {
 8005fda:	7b7b      	ldrb	r3, [r7, #13]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d050      	beq.n	8006082 <circular_buffer+0xd2>
        if (!eventEntry) {
 8005fe0:	4b47      	ldr	r3, [pc, #284]	; (8006100 <circular_buffer+0x150>)
 8005fe2:	781b      	ldrb	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d112      	bne.n	800600e <circular_buffer+0x5e>
            // Event has triggered
            bufferSplitLength = bufSplit * bufferSize;
 8005fe8:	89fb      	ldrh	r3, [r7, #14]
 8005fea:	ee07 3a90 	vmov	s15, r3
 8005fee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ff2:	edd7 7a00 	vldr	s15, [r7]
 8005ff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ffa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ffe:	ee17 3a90 	vmov	r3, s15
 8006002:	b29a      	uxth	r2, r3
 8006004:	4b3f      	ldr	r3, [pc, #252]	; (8006104 <circular_buffer+0x154>)
 8006006:	801a      	strh	r2, [r3, #0]
            eventEntry = 1;
 8006008:	4b3d      	ldr	r3, [pc, #244]	; (8006100 <circular_buffer+0x150>)
 800600a:	2201      	movs	r2, #1
 800600c:	701a      	strb	r2, [r3, #0]
        }

        if (bufferSplitLength == bufferSize) {
 800600e:	4b3d      	ldr	r3, [pc, #244]	; (8006104 <circular_buffer+0x154>)
 8006010:	881b      	ldrh	r3, [r3, #0]
 8006012:	89fa      	ldrh	r2, [r7, #14]
 8006014:	429a      	cmp	r2, r3
 8006016:	d10a      	bne.n	800602e <circular_buffer+0x7e>
            if (!bufferFullEntry) {
 8006018:	4b3b      	ldr	r3, [pc, #236]	; (8006108 <circular_buffer+0x158>)
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d153      	bne.n	80060c8 <circular_buffer+0x118>
            	bufferDoneFlag = 1;
 8006020:	4b3a      	ldr	r3, [pc, #232]	; (800610c <circular_buffer+0x15c>)
 8006022:	2201      	movs	r2, #1
 8006024:	701a      	strb	r2, [r3, #0]
                // Do something?
                bufferFullEntry = 1;
 8006026:	4b38      	ldr	r3, [pc, #224]	; (8006108 <circular_buffer+0x158>)
 8006028:	2201      	movs	r2, #1
 800602a:	701a      	strb	r2, [r3, #0]
 800602c:	e04c      	b.n	80060c8 <circular_buffer+0x118>
            }
            // STOP
        }
        else {
        	for (int i = 0; i < 4; ++i) {
 800602e:	2300      	movs	r3, #0
 8006030:	617b      	str	r3, [r7, #20]
 8006032:	e010      	b.n	8006056 <circular_buffer+0xa6>
        	    circularBuffer[writeIndex][i] = dataInput[i];
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	005b      	lsls	r3, r3, #1
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	441a      	add	r2, r3
 800603c:	4b2f      	ldr	r3, [pc, #188]	; (80060fc <circular_buffer+0x14c>)
 800603e:	881b      	ldrh	r3, [r3, #0]
 8006040:	00db      	lsls	r3, r3, #3
 8006042:	68b9      	ldr	r1, [r7, #8]
 8006044:	440b      	add	r3, r1
 8006046:	f9b2 1000 	ldrsh.w	r1, [r2]
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        	for (int i = 0; i < 4; ++i) {
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	3301      	adds	r3, #1
 8006054:	617b      	str	r3, [r7, #20]
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	2b03      	cmp	r3, #3
 800605a:	ddeb      	ble.n	8006034 <circular_buffer+0x84>
        	}
            bufferSplitLength++;
 800605c:	4b29      	ldr	r3, [pc, #164]	; (8006104 <circular_buffer+0x154>)
 800605e:	881b      	ldrh	r3, [r3, #0]
 8006060:	3301      	adds	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	4b27      	ldr	r3, [pc, #156]	; (8006104 <circular_buffer+0x154>)
 8006066:	801a      	strh	r2, [r3, #0]
            writeIndex++;
 8006068:	4b24      	ldr	r3, [pc, #144]	; (80060fc <circular_buffer+0x14c>)
 800606a:	881b      	ldrh	r3, [r3, #0]
 800606c:	3301      	adds	r3, #1
 800606e:	b29a      	uxth	r2, r3
 8006070:	4b22      	ldr	r3, [pc, #136]	; (80060fc <circular_buffer+0x14c>)
 8006072:	801a      	strh	r2, [r3, #0]
            bufferLength++;
 8006074:	4b20      	ldr	r3, [pc, #128]	; (80060f8 <circular_buffer+0x148>)
 8006076:	881b      	ldrh	r3, [r3, #0]
 8006078:	3301      	adds	r3, #1
 800607a:	b29a      	uxth	r2, r3
 800607c:	4b1e      	ldr	r3, [pc, #120]	; (80060f8 <circular_buffer+0x148>)
 800607e:	801a      	strh	r2, [r3, #0]
 8006080:	e022      	b.n	80060c8 <circular_buffer+0x118>
        }
    }
    else {
    	for (int i = 0; i < 4; ++i) {
 8006082:	2300      	movs	r3, #0
 8006084:	613b      	str	r3, [r7, #16]
 8006086:	e010      	b.n	80060aa <circular_buffer+0xfa>
    		circularBuffer[writeIndex][i] = dataInput[i];
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	005b      	lsls	r3, r3, #1
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	441a      	add	r2, r3
 8006090:	4b1a      	ldr	r3, [pc, #104]	; (80060fc <circular_buffer+0x14c>)
 8006092:	881b      	ldrh	r3, [r3, #0]
 8006094:	00db      	lsls	r3, r3, #3
 8006096:	68b9      	ldr	r1, [r7, #8]
 8006098:	440b      	add	r3, r1
 800609a:	f9b2 1000 	ldrsh.w	r1, [r2]
 800609e:	693a      	ldr	r2, [r7, #16]
 80060a0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    	for (int i = 0; i < 4; ++i) {
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	3301      	adds	r3, #1
 80060a8:	613b      	str	r3, [r7, #16]
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	2b03      	cmp	r3, #3
 80060ae:	ddeb      	ble.n	8006088 <circular_buffer+0xd8>
		}

        writeIndex++;
 80060b0:	4b12      	ldr	r3, [pc, #72]	; (80060fc <circular_buffer+0x14c>)
 80060b2:	881b      	ldrh	r3, [r3, #0]
 80060b4:	3301      	adds	r3, #1
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	4b10      	ldr	r3, [pc, #64]	; (80060fc <circular_buffer+0x14c>)
 80060ba:	801a      	strh	r2, [r3, #0]
        bufferLength++;
 80060bc:	4b0e      	ldr	r3, [pc, #56]	; (80060f8 <circular_buffer+0x148>)
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	3301      	adds	r3, #1
 80060c2:	b29a      	uxth	r2, r3
 80060c4:	4b0c      	ldr	r3, [pc, #48]	; (80060f8 <circular_buffer+0x148>)
 80060c6:	801a      	strh	r2, [r3, #0]
    }



    // Reset bufferlength
    if (bufferLength > bufferSize) {
 80060c8:	4b0b      	ldr	r3, [pc, #44]	; (80060f8 <circular_buffer+0x148>)
 80060ca:	881b      	ldrh	r3, [r3, #0]
 80060cc:	89fa      	ldrh	r2, [r7, #14]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d202      	bcs.n	80060d8 <circular_buffer+0x128>
        bufferLength = bufferSize;
 80060d2:	4a09      	ldr	r2, [pc, #36]	; (80060f8 <circular_buffer+0x148>)
 80060d4:	89fb      	ldrh	r3, [r7, #14]
 80060d6:	8013      	strh	r3, [r2, #0]
    }
    // Reset writeindex
    if (writeIndex == bufferSize) {
 80060d8:	4b08      	ldr	r3, [pc, #32]	; (80060fc <circular_buffer+0x14c>)
 80060da:	881b      	ldrh	r3, [r3, #0]
 80060dc:	89fa      	ldrh	r2, [r7, #14]
 80060de:	429a      	cmp	r2, r3
 80060e0:	d102      	bne.n	80060e8 <circular_buffer+0x138>
        writeIndex = 0;
 80060e2:	4b06      	ldr	r3, [pc, #24]	; (80060fc <circular_buffer+0x14c>)
 80060e4:	2200      	movs	r2, #0
 80060e6:	801a      	strh	r2, [r3, #0]
    }

    return bufferDoneFlag;
 80060e8:	4b08      	ldr	r3, [pc, #32]	; (800610c <circular_buffer+0x15c>)
 80060ea:	781b      	ldrb	r3, [r3, #0]
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr
 80060f8:	200000fc 	.word	0x200000fc
 80060fc:	200000fe 	.word	0x200000fe
 8006100:	20000100 	.word	0x20000100
 8006104:	20000102 	.word	0x20000102
 8006108:	20000104 	.word	0x20000104
 800610c:	20000105 	.word	0x20000105

08006110 <__errno>:
 8006110:	4b01      	ldr	r3, [pc, #4]	; (8006118 <__errno+0x8>)
 8006112:	6818      	ldr	r0, [r3, #0]
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	20000018 	.word	0x20000018

0800611c <__libc_init_array>:
 800611c:	b570      	push	{r4, r5, r6, lr}
 800611e:	4d0d      	ldr	r5, [pc, #52]	; (8006154 <__libc_init_array+0x38>)
 8006120:	4c0d      	ldr	r4, [pc, #52]	; (8006158 <__libc_init_array+0x3c>)
 8006122:	1b64      	subs	r4, r4, r5
 8006124:	10a4      	asrs	r4, r4, #2
 8006126:	2600      	movs	r6, #0
 8006128:	42a6      	cmp	r6, r4
 800612a:	d109      	bne.n	8006140 <__libc_init_array+0x24>
 800612c:	4d0b      	ldr	r5, [pc, #44]	; (800615c <__libc_init_array+0x40>)
 800612e:	4c0c      	ldr	r4, [pc, #48]	; (8006160 <__libc_init_array+0x44>)
 8006130:	f001 fae2 	bl	80076f8 <_init>
 8006134:	1b64      	subs	r4, r4, r5
 8006136:	10a4      	asrs	r4, r4, #2
 8006138:	2600      	movs	r6, #0
 800613a:	42a6      	cmp	r6, r4
 800613c:	d105      	bne.n	800614a <__libc_init_array+0x2e>
 800613e:	bd70      	pop	{r4, r5, r6, pc}
 8006140:	f855 3b04 	ldr.w	r3, [r5], #4
 8006144:	4798      	blx	r3
 8006146:	3601      	adds	r6, #1
 8006148:	e7ee      	b.n	8006128 <__libc_init_array+0xc>
 800614a:	f855 3b04 	ldr.w	r3, [r5], #4
 800614e:	4798      	blx	r3
 8006150:	3601      	adds	r6, #1
 8006152:	e7f2      	b.n	800613a <__libc_init_array+0x1e>
 8006154:	08007b50 	.word	0x08007b50
 8006158:	08007b50 	.word	0x08007b50
 800615c:	08007b50 	.word	0x08007b50
 8006160:	08007b54 	.word	0x08007b54

08006164 <memset>:
 8006164:	4402      	add	r2, r0
 8006166:	4603      	mov	r3, r0
 8006168:	4293      	cmp	r3, r2
 800616a:	d100      	bne.n	800616e <memset+0xa>
 800616c:	4770      	bx	lr
 800616e:	f803 1b01 	strb.w	r1, [r3], #1
 8006172:	e7f9      	b.n	8006168 <memset+0x4>

08006174 <siprintf>:
 8006174:	b40e      	push	{r1, r2, r3}
 8006176:	b500      	push	{lr}
 8006178:	b09c      	sub	sp, #112	; 0x70
 800617a:	ab1d      	add	r3, sp, #116	; 0x74
 800617c:	9002      	str	r0, [sp, #8]
 800617e:	9006      	str	r0, [sp, #24]
 8006180:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006184:	4809      	ldr	r0, [pc, #36]	; (80061ac <siprintf+0x38>)
 8006186:	9107      	str	r1, [sp, #28]
 8006188:	9104      	str	r1, [sp, #16]
 800618a:	4909      	ldr	r1, [pc, #36]	; (80061b0 <siprintf+0x3c>)
 800618c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006190:	9105      	str	r1, [sp, #20]
 8006192:	6800      	ldr	r0, [r0, #0]
 8006194:	9301      	str	r3, [sp, #4]
 8006196:	a902      	add	r1, sp, #8
 8006198:	f000 f868 	bl	800626c <_svfiprintf_r>
 800619c:	9b02      	ldr	r3, [sp, #8]
 800619e:	2200      	movs	r2, #0
 80061a0:	701a      	strb	r2, [r3, #0]
 80061a2:	b01c      	add	sp, #112	; 0x70
 80061a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80061a8:	b003      	add	sp, #12
 80061aa:	4770      	bx	lr
 80061ac:	20000018 	.word	0x20000018
 80061b0:	ffff0208 	.word	0xffff0208

080061b4 <__ssputs_r>:
 80061b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061b8:	688e      	ldr	r6, [r1, #8]
 80061ba:	429e      	cmp	r6, r3
 80061bc:	4682      	mov	sl, r0
 80061be:	460c      	mov	r4, r1
 80061c0:	4690      	mov	r8, r2
 80061c2:	461f      	mov	r7, r3
 80061c4:	d838      	bhi.n	8006238 <__ssputs_r+0x84>
 80061c6:	898a      	ldrh	r2, [r1, #12]
 80061c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80061cc:	d032      	beq.n	8006234 <__ssputs_r+0x80>
 80061ce:	6825      	ldr	r5, [r4, #0]
 80061d0:	6909      	ldr	r1, [r1, #16]
 80061d2:	eba5 0901 	sub.w	r9, r5, r1
 80061d6:	6965      	ldr	r5, [r4, #20]
 80061d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061e0:	3301      	adds	r3, #1
 80061e2:	444b      	add	r3, r9
 80061e4:	106d      	asrs	r5, r5, #1
 80061e6:	429d      	cmp	r5, r3
 80061e8:	bf38      	it	cc
 80061ea:	461d      	movcc	r5, r3
 80061ec:	0553      	lsls	r3, r2, #21
 80061ee:	d531      	bpl.n	8006254 <__ssputs_r+0xa0>
 80061f0:	4629      	mov	r1, r5
 80061f2:	f000 fb47 	bl	8006884 <_malloc_r>
 80061f6:	4606      	mov	r6, r0
 80061f8:	b950      	cbnz	r0, 8006210 <__ssputs_r+0x5c>
 80061fa:	230c      	movs	r3, #12
 80061fc:	f8ca 3000 	str.w	r3, [sl]
 8006200:	89a3      	ldrh	r3, [r4, #12]
 8006202:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006206:	81a3      	strh	r3, [r4, #12]
 8006208:	f04f 30ff 	mov.w	r0, #4294967295
 800620c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006210:	6921      	ldr	r1, [r4, #16]
 8006212:	464a      	mov	r2, r9
 8006214:	f000 fabe 	bl	8006794 <memcpy>
 8006218:	89a3      	ldrh	r3, [r4, #12]
 800621a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800621e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006222:	81a3      	strh	r3, [r4, #12]
 8006224:	6126      	str	r6, [r4, #16]
 8006226:	6165      	str	r5, [r4, #20]
 8006228:	444e      	add	r6, r9
 800622a:	eba5 0509 	sub.w	r5, r5, r9
 800622e:	6026      	str	r6, [r4, #0]
 8006230:	60a5      	str	r5, [r4, #8]
 8006232:	463e      	mov	r6, r7
 8006234:	42be      	cmp	r6, r7
 8006236:	d900      	bls.n	800623a <__ssputs_r+0x86>
 8006238:	463e      	mov	r6, r7
 800623a:	4632      	mov	r2, r6
 800623c:	6820      	ldr	r0, [r4, #0]
 800623e:	4641      	mov	r1, r8
 8006240:	f000 fab6 	bl	80067b0 <memmove>
 8006244:	68a3      	ldr	r3, [r4, #8]
 8006246:	6822      	ldr	r2, [r4, #0]
 8006248:	1b9b      	subs	r3, r3, r6
 800624a:	4432      	add	r2, r6
 800624c:	60a3      	str	r3, [r4, #8]
 800624e:	6022      	str	r2, [r4, #0]
 8006250:	2000      	movs	r0, #0
 8006252:	e7db      	b.n	800620c <__ssputs_r+0x58>
 8006254:	462a      	mov	r2, r5
 8006256:	f000 fb6f 	bl	8006938 <_realloc_r>
 800625a:	4606      	mov	r6, r0
 800625c:	2800      	cmp	r0, #0
 800625e:	d1e1      	bne.n	8006224 <__ssputs_r+0x70>
 8006260:	6921      	ldr	r1, [r4, #16]
 8006262:	4650      	mov	r0, sl
 8006264:	f000 fabe 	bl	80067e4 <_free_r>
 8006268:	e7c7      	b.n	80061fa <__ssputs_r+0x46>
	...

0800626c <_svfiprintf_r>:
 800626c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006270:	4698      	mov	r8, r3
 8006272:	898b      	ldrh	r3, [r1, #12]
 8006274:	061b      	lsls	r3, r3, #24
 8006276:	b09d      	sub	sp, #116	; 0x74
 8006278:	4607      	mov	r7, r0
 800627a:	460d      	mov	r5, r1
 800627c:	4614      	mov	r4, r2
 800627e:	d50e      	bpl.n	800629e <_svfiprintf_r+0x32>
 8006280:	690b      	ldr	r3, [r1, #16]
 8006282:	b963      	cbnz	r3, 800629e <_svfiprintf_r+0x32>
 8006284:	2140      	movs	r1, #64	; 0x40
 8006286:	f000 fafd 	bl	8006884 <_malloc_r>
 800628a:	6028      	str	r0, [r5, #0]
 800628c:	6128      	str	r0, [r5, #16]
 800628e:	b920      	cbnz	r0, 800629a <_svfiprintf_r+0x2e>
 8006290:	230c      	movs	r3, #12
 8006292:	603b      	str	r3, [r7, #0]
 8006294:	f04f 30ff 	mov.w	r0, #4294967295
 8006298:	e0d1      	b.n	800643e <_svfiprintf_r+0x1d2>
 800629a:	2340      	movs	r3, #64	; 0x40
 800629c:	616b      	str	r3, [r5, #20]
 800629e:	2300      	movs	r3, #0
 80062a0:	9309      	str	r3, [sp, #36]	; 0x24
 80062a2:	2320      	movs	r3, #32
 80062a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80062ac:	2330      	movs	r3, #48	; 0x30
 80062ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006458 <_svfiprintf_r+0x1ec>
 80062b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062b6:	f04f 0901 	mov.w	r9, #1
 80062ba:	4623      	mov	r3, r4
 80062bc:	469a      	mov	sl, r3
 80062be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062c2:	b10a      	cbz	r2, 80062c8 <_svfiprintf_r+0x5c>
 80062c4:	2a25      	cmp	r2, #37	; 0x25
 80062c6:	d1f9      	bne.n	80062bc <_svfiprintf_r+0x50>
 80062c8:	ebba 0b04 	subs.w	fp, sl, r4
 80062cc:	d00b      	beq.n	80062e6 <_svfiprintf_r+0x7a>
 80062ce:	465b      	mov	r3, fp
 80062d0:	4622      	mov	r2, r4
 80062d2:	4629      	mov	r1, r5
 80062d4:	4638      	mov	r0, r7
 80062d6:	f7ff ff6d 	bl	80061b4 <__ssputs_r>
 80062da:	3001      	adds	r0, #1
 80062dc:	f000 80aa 	beq.w	8006434 <_svfiprintf_r+0x1c8>
 80062e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062e2:	445a      	add	r2, fp
 80062e4:	9209      	str	r2, [sp, #36]	; 0x24
 80062e6:	f89a 3000 	ldrb.w	r3, [sl]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f000 80a2 	beq.w	8006434 <_svfiprintf_r+0x1c8>
 80062f0:	2300      	movs	r3, #0
 80062f2:	f04f 32ff 	mov.w	r2, #4294967295
 80062f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062fa:	f10a 0a01 	add.w	sl, sl, #1
 80062fe:	9304      	str	r3, [sp, #16]
 8006300:	9307      	str	r3, [sp, #28]
 8006302:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006306:	931a      	str	r3, [sp, #104]	; 0x68
 8006308:	4654      	mov	r4, sl
 800630a:	2205      	movs	r2, #5
 800630c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006310:	4851      	ldr	r0, [pc, #324]	; (8006458 <_svfiprintf_r+0x1ec>)
 8006312:	f7f9 ff85 	bl	8000220 <memchr>
 8006316:	9a04      	ldr	r2, [sp, #16]
 8006318:	b9d8      	cbnz	r0, 8006352 <_svfiprintf_r+0xe6>
 800631a:	06d0      	lsls	r0, r2, #27
 800631c:	bf44      	itt	mi
 800631e:	2320      	movmi	r3, #32
 8006320:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006324:	0711      	lsls	r1, r2, #28
 8006326:	bf44      	itt	mi
 8006328:	232b      	movmi	r3, #43	; 0x2b
 800632a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800632e:	f89a 3000 	ldrb.w	r3, [sl]
 8006332:	2b2a      	cmp	r3, #42	; 0x2a
 8006334:	d015      	beq.n	8006362 <_svfiprintf_r+0xf6>
 8006336:	9a07      	ldr	r2, [sp, #28]
 8006338:	4654      	mov	r4, sl
 800633a:	2000      	movs	r0, #0
 800633c:	f04f 0c0a 	mov.w	ip, #10
 8006340:	4621      	mov	r1, r4
 8006342:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006346:	3b30      	subs	r3, #48	; 0x30
 8006348:	2b09      	cmp	r3, #9
 800634a:	d94e      	bls.n	80063ea <_svfiprintf_r+0x17e>
 800634c:	b1b0      	cbz	r0, 800637c <_svfiprintf_r+0x110>
 800634e:	9207      	str	r2, [sp, #28]
 8006350:	e014      	b.n	800637c <_svfiprintf_r+0x110>
 8006352:	eba0 0308 	sub.w	r3, r0, r8
 8006356:	fa09 f303 	lsl.w	r3, r9, r3
 800635a:	4313      	orrs	r3, r2
 800635c:	9304      	str	r3, [sp, #16]
 800635e:	46a2      	mov	sl, r4
 8006360:	e7d2      	b.n	8006308 <_svfiprintf_r+0x9c>
 8006362:	9b03      	ldr	r3, [sp, #12]
 8006364:	1d19      	adds	r1, r3, #4
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	9103      	str	r1, [sp, #12]
 800636a:	2b00      	cmp	r3, #0
 800636c:	bfbb      	ittet	lt
 800636e:	425b      	neglt	r3, r3
 8006370:	f042 0202 	orrlt.w	r2, r2, #2
 8006374:	9307      	strge	r3, [sp, #28]
 8006376:	9307      	strlt	r3, [sp, #28]
 8006378:	bfb8      	it	lt
 800637a:	9204      	strlt	r2, [sp, #16]
 800637c:	7823      	ldrb	r3, [r4, #0]
 800637e:	2b2e      	cmp	r3, #46	; 0x2e
 8006380:	d10c      	bne.n	800639c <_svfiprintf_r+0x130>
 8006382:	7863      	ldrb	r3, [r4, #1]
 8006384:	2b2a      	cmp	r3, #42	; 0x2a
 8006386:	d135      	bne.n	80063f4 <_svfiprintf_r+0x188>
 8006388:	9b03      	ldr	r3, [sp, #12]
 800638a:	1d1a      	adds	r2, r3, #4
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	9203      	str	r2, [sp, #12]
 8006390:	2b00      	cmp	r3, #0
 8006392:	bfb8      	it	lt
 8006394:	f04f 33ff 	movlt.w	r3, #4294967295
 8006398:	3402      	adds	r4, #2
 800639a:	9305      	str	r3, [sp, #20]
 800639c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006468 <_svfiprintf_r+0x1fc>
 80063a0:	7821      	ldrb	r1, [r4, #0]
 80063a2:	2203      	movs	r2, #3
 80063a4:	4650      	mov	r0, sl
 80063a6:	f7f9 ff3b 	bl	8000220 <memchr>
 80063aa:	b140      	cbz	r0, 80063be <_svfiprintf_r+0x152>
 80063ac:	2340      	movs	r3, #64	; 0x40
 80063ae:	eba0 000a 	sub.w	r0, r0, sl
 80063b2:	fa03 f000 	lsl.w	r0, r3, r0
 80063b6:	9b04      	ldr	r3, [sp, #16]
 80063b8:	4303      	orrs	r3, r0
 80063ba:	3401      	adds	r4, #1
 80063bc:	9304      	str	r3, [sp, #16]
 80063be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063c2:	4826      	ldr	r0, [pc, #152]	; (800645c <_svfiprintf_r+0x1f0>)
 80063c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063c8:	2206      	movs	r2, #6
 80063ca:	f7f9 ff29 	bl	8000220 <memchr>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	d038      	beq.n	8006444 <_svfiprintf_r+0x1d8>
 80063d2:	4b23      	ldr	r3, [pc, #140]	; (8006460 <_svfiprintf_r+0x1f4>)
 80063d4:	bb1b      	cbnz	r3, 800641e <_svfiprintf_r+0x1b2>
 80063d6:	9b03      	ldr	r3, [sp, #12]
 80063d8:	3307      	adds	r3, #7
 80063da:	f023 0307 	bic.w	r3, r3, #7
 80063de:	3308      	adds	r3, #8
 80063e0:	9303      	str	r3, [sp, #12]
 80063e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063e4:	4433      	add	r3, r6
 80063e6:	9309      	str	r3, [sp, #36]	; 0x24
 80063e8:	e767      	b.n	80062ba <_svfiprintf_r+0x4e>
 80063ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80063ee:	460c      	mov	r4, r1
 80063f0:	2001      	movs	r0, #1
 80063f2:	e7a5      	b.n	8006340 <_svfiprintf_r+0xd4>
 80063f4:	2300      	movs	r3, #0
 80063f6:	3401      	adds	r4, #1
 80063f8:	9305      	str	r3, [sp, #20]
 80063fa:	4619      	mov	r1, r3
 80063fc:	f04f 0c0a 	mov.w	ip, #10
 8006400:	4620      	mov	r0, r4
 8006402:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006406:	3a30      	subs	r2, #48	; 0x30
 8006408:	2a09      	cmp	r2, #9
 800640a:	d903      	bls.n	8006414 <_svfiprintf_r+0x1a8>
 800640c:	2b00      	cmp	r3, #0
 800640e:	d0c5      	beq.n	800639c <_svfiprintf_r+0x130>
 8006410:	9105      	str	r1, [sp, #20]
 8006412:	e7c3      	b.n	800639c <_svfiprintf_r+0x130>
 8006414:	fb0c 2101 	mla	r1, ip, r1, r2
 8006418:	4604      	mov	r4, r0
 800641a:	2301      	movs	r3, #1
 800641c:	e7f0      	b.n	8006400 <_svfiprintf_r+0x194>
 800641e:	ab03      	add	r3, sp, #12
 8006420:	9300      	str	r3, [sp, #0]
 8006422:	462a      	mov	r2, r5
 8006424:	4b0f      	ldr	r3, [pc, #60]	; (8006464 <_svfiprintf_r+0x1f8>)
 8006426:	a904      	add	r1, sp, #16
 8006428:	4638      	mov	r0, r7
 800642a:	f3af 8000 	nop.w
 800642e:	1c42      	adds	r2, r0, #1
 8006430:	4606      	mov	r6, r0
 8006432:	d1d6      	bne.n	80063e2 <_svfiprintf_r+0x176>
 8006434:	89ab      	ldrh	r3, [r5, #12]
 8006436:	065b      	lsls	r3, r3, #25
 8006438:	f53f af2c 	bmi.w	8006294 <_svfiprintf_r+0x28>
 800643c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800643e:	b01d      	add	sp, #116	; 0x74
 8006440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006444:	ab03      	add	r3, sp, #12
 8006446:	9300      	str	r3, [sp, #0]
 8006448:	462a      	mov	r2, r5
 800644a:	4b06      	ldr	r3, [pc, #24]	; (8006464 <_svfiprintf_r+0x1f8>)
 800644c:	a904      	add	r1, sp, #16
 800644e:	4638      	mov	r0, r7
 8006450:	f000 f87a 	bl	8006548 <_printf_i>
 8006454:	e7eb      	b.n	800642e <_svfiprintf_r+0x1c2>
 8006456:	bf00      	nop
 8006458:	08007744 	.word	0x08007744
 800645c:	0800774e 	.word	0x0800774e
 8006460:	00000000 	.word	0x00000000
 8006464:	080061b5 	.word	0x080061b5
 8006468:	0800774a 	.word	0x0800774a

0800646c <_printf_common>:
 800646c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006470:	4616      	mov	r6, r2
 8006472:	4699      	mov	r9, r3
 8006474:	688a      	ldr	r2, [r1, #8]
 8006476:	690b      	ldr	r3, [r1, #16]
 8006478:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800647c:	4293      	cmp	r3, r2
 800647e:	bfb8      	it	lt
 8006480:	4613      	movlt	r3, r2
 8006482:	6033      	str	r3, [r6, #0]
 8006484:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006488:	4607      	mov	r7, r0
 800648a:	460c      	mov	r4, r1
 800648c:	b10a      	cbz	r2, 8006492 <_printf_common+0x26>
 800648e:	3301      	adds	r3, #1
 8006490:	6033      	str	r3, [r6, #0]
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	0699      	lsls	r1, r3, #26
 8006496:	bf42      	ittt	mi
 8006498:	6833      	ldrmi	r3, [r6, #0]
 800649a:	3302      	addmi	r3, #2
 800649c:	6033      	strmi	r3, [r6, #0]
 800649e:	6825      	ldr	r5, [r4, #0]
 80064a0:	f015 0506 	ands.w	r5, r5, #6
 80064a4:	d106      	bne.n	80064b4 <_printf_common+0x48>
 80064a6:	f104 0a19 	add.w	sl, r4, #25
 80064aa:	68e3      	ldr	r3, [r4, #12]
 80064ac:	6832      	ldr	r2, [r6, #0]
 80064ae:	1a9b      	subs	r3, r3, r2
 80064b0:	42ab      	cmp	r3, r5
 80064b2:	dc26      	bgt.n	8006502 <_printf_common+0x96>
 80064b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064b8:	1e13      	subs	r3, r2, #0
 80064ba:	6822      	ldr	r2, [r4, #0]
 80064bc:	bf18      	it	ne
 80064be:	2301      	movne	r3, #1
 80064c0:	0692      	lsls	r2, r2, #26
 80064c2:	d42b      	bmi.n	800651c <_printf_common+0xb0>
 80064c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064c8:	4649      	mov	r1, r9
 80064ca:	4638      	mov	r0, r7
 80064cc:	47c0      	blx	r8
 80064ce:	3001      	adds	r0, #1
 80064d0:	d01e      	beq.n	8006510 <_printf_common+0xa4>
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	68e5      	ldr	r5, [r4, #12]
 80064d6:	6832      	ldr	r2, [r6, #0]
 80064d8:	f003 0306 	and.w	r3, r3, #6
 80064dc:	2b04      	cmp	r3, #4
 80064de:	bf08      	it	eq
 80064e0:	1aad      	subeq	r5, r5, r2
 80064e2:	68a3      	ldr	r3, [r4, #8]
 80064e4:	6922      	ldr	r2, [r4, #16]
 80064e6:	bf0c      	ite	eq
 80064e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064ec:	2500      	movne	r5, #0
 80064ee:	4293      	cmp	r3, r2
 80064f0:	bfc4      	itt	gt
 80064f2:	1a9b      	subgt	r3, r3, r2
 80064f4:	18ed      	addgt	r5, r5, r3
 80064f6:	2600      	movs	r6, #0
 80064f8:	341a      	adds	r4, #26
 80064fa:	42b5      	cmp	r5, r6
 80064fc:	d11a      	bne.n	8006534 <_printf_common+0xc8>
 80064fe:	2000      	movs	r0, #0
 8006500:	e008      	b.n	8006514 <_printf_common+0xa8>
 8006502:	2301      	movs	r3, #1
 8006504:	4652      	mov	r2, sl
 8006506:	4649      	mov	r1, r9
 8006508:	4638      	mov	r0, r7
 800650a:	47c0      	blx	r8
 800650c:	3001      	adds	r0, #1
 800650e:	d103      	bne.n	8006518 <_printf_common+0xac>
 8006510:	f04f 30ff 	mov.w	r0, #4294967295
 8006514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006518:	3501      	adds	r5, #1
 800651a:	e7c6      	b.n	80064aa <_printf_common+0x3e>
 800651c:	18e1      	adds	r1, r4, r3
 800651e:	1c5a      	adds	r2, r3, #1
 8006520:	2030      	movs	r0, #48	; 0x30
 8006522:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006526:	4422      	add	r2, r4
 8006528:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800652c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006530:	3302      	adds	r3, #2
 8006532:	e7c7      	b.n	80064c4 <_printf_common+0x58>
 8006534:	2301      	movs	r3, #1
 8006536:	4622      	mov	r2, r4
 8006538:	4649      	mov	r1, r9
 800653a:	4638      	mov	r0, r7
 800653c:	47c0      	blx	r8
 800653e:	3001      	adds	r0, #1
 8006540:	d0e6      	beq.n	8006510 <_printf_common+0xa4>
 8006542:	3601      	adds	r6, #1
 8006544:	e7d9      	b.n	80064fa <_printf_common+0x8e>
	...

08006548 <_printf_i>:
 8006548:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800654c:	460c      	mov	r4, r1
 800654e:	4691      	mov	r9, r2
 8006550:	7e27      	ldrb	r7, [r4, #24]
 8006552:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006554:	2f78      	cmp	r7, #120	; 0x78
 8006556:	4680      	mov	r8, r0
 8006558:	469a      	mov	sl, r3
 800655a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800655e:	d807      	bhi.n	8006570 <_printf_i+0x28>
 8006560:	2f62      	cmp	r7, #98	; 0x62
 8006562:	d80a      	bhi.n	800657a <_printf_i+0x32>
 8006564:	2f00      	cmp	r7, #0
 8006566:	f000 80d8 	beq.w	800671a <_printf_i+0x1d2>
 800656a:	2f58      	cmp	r7, #88	; 0x58
 800656c:	f000 80a3 	beq.w	80066b6 <_printf_i+0x16e>
 8006570:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006574:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006578:	e03a      	b.n	80065f0 <_printf_i+0xa8>
 800657a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800657e:	2b15      	cmp	r3, #21
 8006580:	d8f6      	bhi.n	8006570 <_printf_i+0x28>
 8006582:	a001      	add	r0, pc, #4	; (adr r0, 8006588 <_printf_i+0x40>)
 8006584:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006588:	080065e1 	.word	0x080065e1
 800658c:	080065f5 	.word	0x080065f5
 8006590:	08006571 	.word	0x08006571
 8006594:	08006571 	.word	0x08006571
 8006598:	08006571 	.word	0x08006571
 800659c:	08006571 	.word	0x08006571
 80065a0:	080065f5 	.word	0x080065f5
 80065a4:	08006571 	.word	0x08006571
 80065a8:	08006571 	.word	0x08006571
 80065ac:	08006571 	.word	0x08006571
 80065b0:	08006571 	.word	0x08006571
 80065b4:	08006701 	.word	0x08006701
 80065b8:	08006625 	.word	0x08006625
 80065bc:	080066e3 	.word	0x080066e3
 80065c0:	08006571 	.word	0x08006571
 80065c4:	08006571 	.word	0x08006571
 80065c8:	08006723 	.word	0x08006723
 80065cc:	08006571 	.word	0x08006571
 80065d0:	08006625 	.word	0x08006625
 80065d4:	08006571 	.word	0x08006571
 80065d8:	08006571 	.word	0x08006571
 80065dc:	080066eb 	.word	0x080066eb
 80065e0:	680b      	ldr	r3, [r1, #0]
 80065e2:	1d1a      	adds	r2, r3, #4
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	600a      	str	r2, [r1, #0]
 80065e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80065ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065f0:	2301      	movs	r3, #1
 80065f2:	e0a3      	b.n	800673c <_printf_i+0x1f4>
 80065f4:	6825      	ldr	r5, [r4, #0]
 80065f6:	6808      	ldr	r0, [r1, #0]
 80065f8:	062e      	lsls	r6, r5, #24
 80065fa:	f100 0304 	add.w	r3, r0, #4
 80065fe:	d50a      	bpl.n	8006616 <_printf_i+0xce>
 8006600:	6805      	ldr	r5, [r0, #0]
 8006602:	600b      	str	r3, [r1, #0]
 8006604:	2d00      	cmp	r5, #0
 8006606:	da03      	bge.n	8006610 <_printf_i+0xc8>
 8006608:	232d      	movs	r3, #45	; 0x2d
 800660a:	426d      	negs	r5, r5
 800660c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006610:	485e      	ldr	r0, [pc, #376]	; (800678c <_printf_i+0x244>)
 8006612:	230a      	movs	r3, #10
 8006614:	e019      	b.n	800664a <_printf_i+0x102>
 8006616:	f015 0f40 	tst.w	r5, #64	; 0x40
 800661a:	6805      	ldr	r5, [r0, #0]
 800661c:	600b      	str	r3, [r1, #0]
 800661e:	bf18      	it	ne
 8006620:	b22d      	sxthne	r5, r5
 8006622:	e7ef      	b.n	8006604 <_printf_i+0xbc>
 8006624:	680b      	ldr	r3, [r1, #0]
 8006626:	6825      	ldr	r5, [r4, #0]
 8006628:	1d18      	adds	r0, r3, #4
 800662a:	6008      	str	r0, [r1, #0]
 800662c:	0628      	lsls	r0, r5, #24
 800662e:	d501      	bpl.n	8006634 <_printf_i+0xec>
 8006630:	681d      	ldr	r5, [r3, #0]
 8006632:	e002      	b.n	800663a <_printf_i+0xf2>
 8006634:	0669      	lsls	r1, r5, #25
 8006636:	d5fb      	bpl.n	8006630 <_printf_i+0xe8>
 8006638:	881d      	ldrh	r5, [r3, #0]
 800663a:	4854      	ldr	r0, [pc, #336]	; (800678c <_printf_i+0x244>)
 800663c:	2f6f      	cmp	r7, #111	; 0x6f
 800663e:	bf0c      	ite	eq
 8006640:	2308      	moveq	r3, #8
 8006642:	230a      	movne	r3, #10
 8006644:	2100      	movs	r1, #0
 8006646:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800664a:	6866      	ldr	r6, [r4, #4]
 800664c:	60a6      	str	r6, [r4, #8]
 800664e:	2e00      	cmp	r6, #0
 8006650:	bfa2      	ittt	ge
 8006652:	6821      	ldrge	r1, [r4, #0]
 8006654:	f021 0104 	bicge.w	r1, r1, #4
 8006658:	6021      	strge	r1, [r4, #0]
 800665a:	b90d      	cbnz	r5, 8006660 <_printf_i+0x118>
 800665c:	2e00      	cmp	r6, #0
 800665e:	d04d      	beq.n	80066fc <_printf_i+0x1b4>
 8006660:	4616      	mov	r6, r2
 8006662:	fbb5 f1f3 	udiv	r1, r5, r3
 8006666:	fb03 5711 	mls	r7, r3, r1, r5
 800666a:	5dc7      	ldrb	r7, [r0, r7]
 800666c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006670:	462f      	mov	r7, r5
 8006672:	42bb      	cmp	r3, r7
 8006674:	460d      	mov	r5, r1
 8006676:	d9f4      	bls.n	8006662 <_printf_i+0x11a>
 8006678:	2b08      	cmp	r3, #8
 800667a:	d10b      	bne.n	8006694 <_printf_i+0x14c>
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	07df      	lsls	r7, r3, #31
 8006680:	d508      	bpl.n	8006694 <_printf_i+0x14c>
 8006682:	6923      	ldr	r3, [r4, #16]
 8006684:	6861      	ldr	r1, [r4, #4]
 8006686:	4299      	cmp	r1, r3
 8006688:	bfde      	ittt	le
 800668a:	2330      	movle	r3, #48	; 0x30
 800668c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006690:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006694:	1b92      	subs	r2, r2, r6
 8006696:	6122      	str	r2, [r4, #16]
 8006698:	f8cd a000 	str.w	sl, [sp]
 800669c:	464b      	mov	r3, r9
 800669e:	aa03      	add	r2, sp, #12
 80066a0:	4621      	mov	r1, r4
 80066a2:	4640      	mov	r0, r8
 80066a4:	f7ff fee2 	bl	800646c <_printf_common>
 80066a8:	3001      	adds	r0, #1
 80066aa:	d14c      	bne.n	8006746 <_printf_i+0x1fe>
 80066ac:	f04f 30ff 	mov.w	r0, #4294967295
 80066b0:	b004      	add	sp, #16
 80066b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066b6:	4835      	ldr	r0, [pc, #212]	; (800678c <_printf_i+0x244>)
 80066b8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80066bc:	6823      	ldr	r3, [r4, #0]
 80066be:	680e      	ldr	r6, [r1, #0]
 80066c0:	061f      	lsls	r7, r3, #24
 80066c2:	f856 5b04 	ldr.w	r5, [r6], #4
 80066c6:	600e      	str	r6, [r1, #0]
 80066c8:	d514      	bpl.n	80066f4 <_printf_i+0x1ac>
 80066ca:	07d9      	lsls	r1, r3, #31
 80066cc:	bf44      	itt	mi
 80066ce:	f043 0320 	orrmi.w	r3, r3, #32
 80066d2:	6023      	strmi	r3, [r4, #0]
 80066d4:	b91d      	cbnz	r5, 80066de <_printf_i+0x196>
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	f023 0320 	bic.w	r3, r3, #32
 80066dc:	6023      	str	r3, [r4, #0]
 80066de:	2310      	movs	r3, #16
 80066e0:	e7b0      	b.n	8006644 <_printf_i+0xfc>
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	f043 0320 	orr.w	r3, r3, #32
 80066e8:	6023      	str	r3, [r4, #0]
 80066ea:	2378      	movs	r3, #120	; 0x78
 80066ec:	4828      	ldr	r0, [pc, #160]	; (8006790 <_printf_i+0x248>)
 80066ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80066f2:	e7e3      	b.n	80066bc <_printf_i+0x174>
 80066f4:	065e      	lsls	r6, r3, #25
 80066f6:	bf48      	it	mi
 80066f8:	b2ad      	uxthmi	r5, r5
 80066fa:	e7e6      	b.n	80066ca <_printf_i+0x182>
 80066fc:	4616      	mov	r6, r2
 80066fe:	e7bb      	b.n	8006678 <_printf_i+0x130>
 8006700:	680b      	ldr	r3, [r1, #0]
 8006702:	6826      	ldr	r6, [r4, #0]
 8006704:	6960      	ldr	r0, [r4, #20]
 8006706:	1d1d      	adds	r5, r3, #4
 8006708:	600d      	str	r5, [r1, #0]
 800670a:	0635      	lsls	r5, r6, #24
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	d501      	bpl.n	8006714 <_printf_i+0x1cc>
 8006710:	6018      	str	r0, [r3, #0]
 8006712:	e002      	b.n	800671a <_printf_i+0x1d2>
 8006714:	0671      	lsls	r1, r6, #25
 8006716:	d5fb      	bpl.n	8006710 <_printf_i+0x1c8>
 8006718:	8018      	strh	r0, [r3, #0]
 800671a:	2300      	movs	r3, #0
 800671c:	6123      	str	r3, [r4, #16]
 800671e:	4616      	mov	r6, r2
 8006720:	e7ba      	b.n	8006698 <_printf_i+0x150>
 8006722:	680b      	ldr	r3, [r1, #0]
 8006724:	1d1a      	adds	r2, r3, #4
 8006726:	600a      	str	r2, [r1, #0]
 8006728:	681e      	ldr	r6, [r3, #0]
 800672a:	6862      	ldr	r2, [r4, #4]
 800672c:	2100      	movs	r1, #0
 800672e:	4630      	mov	r0, r6
 8006730:	f7f9 fd76 	bl	8000220 <memchr>
 8006734:	b108      	cbz	r0, 800673a <_printf_i+0x1f2>
 8006736:	1b80      	subs	r0, r0, r6
 8006738:	6060      	str	r0, [r4, #4]
 800673a:	6863      	ldr	r3, [r4, #4]
 800673c:	6123      	str	r3, [r4, #16]
 800673e:	2300      	movs	r3, #0
 8006740:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006744:	e7a8      	b.n	8006698 <_printf_i+0x150>
 8006746:	6923      	ldr	r3, [r4, #16]
 8006748:	4632      	mov	r2, r6
 800674a:	4649      	mov	r1, r9
 800674c:	4640      	mov	r0, r8
 800674e:	47d0      	blx	sl
 8006750:	3001      	adds	r0, #1
 8006752:	d0ab      	beq.n	80066ac <_printf_i+0x164>
 8006754:	6823      	ldr	r3, [r4, #0]
 8006756:	079b      	lsls	r3, r3, #30
 8006758:	d413      	bmi.n	8006782 <_printf_i+0x23a>
 800675a:	68e0      	ldr	r0, [r4, #12]
 800675c:	9b03      	ldr	r3, [sp, #12]
 800675e:	4298      	cmp	r0, r3
 8006760:	bfb8      	it	lt
 8006762:	4618      	movlt	r0, r3
 8006764:	e7a4      	b.n	80066b0 <_printf_i+0x168>
 8006766:	2301      	movs	r3, #1
 8006768:	4632      	mov	r2, r6
 800676a:	4649      	mov	r1, r9
 800676c:	4640      	mov	r0, r8
 800676e:	47d0      	blx	sl
 8006770:	3001      	adds	r0, #1
 8006772:	d09b      	beq.n	80066ac <_printf_i+0x164>
 8006774:	3501      	adds	r5, #1
 8006776:	68e3      	ldr	r3, [r4, #12]
 8006778:	9903      	ldr	r1, [sp, #12]
 800677a:	1a5b      	subs	r3, r3, r1
 800677c:	42ab      	cmp	r3, r5
 800677e:	dcf2      	bgt.n	8006766 <_printf_i+0x21e>
 8006780:	e7eb      	b.n	800675a <_printf_i+0x212>
 8006782:	2500      	movs	r5, #0
 8006784:	f104 0619 	add.w	r6, r4, #25
 8006788:	e7f5      	b.n	8006776 <_printf_i+0x22e>
 800678a:	bf00      	nop
 800678c:	08007755 	.word	0x08007755
 8006790:	08007766 	.word	0x08007766

08006794 <memcpy>:
 8006794:	440a      	add	r2, r1
 8006796:	4291      	cmp	r1, r2
 8006798:	f100 33ff 	add.w	r3, r0, #4294967295
 800679c:	d100      	bne.n	80067a0 <memcpy+0xc>
 800679e:	4770      	bx	lr
 80067a0:	b510      	push	{r4, lr}
 80067a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067aa:	4291      	cmp	r1, r2
 80067ac:	d1f9      	bne.n	80067a2 <memcpy+0xe>
 80067ae:	bd10      	pop	{r4, pc}

080067b0 <memmove>:
 80067b0:	4288      	cmp	r0, r1
 80067b2:	b510      	push	{r4, lr}
 80067b4:	eb01 0402 	add.w	r4, r1, r2
 80067b8:	d902      	bls.n	80067c0 <memmove+0x10>
 80067ba:	4284      	cmp	r4, r0
 80067bc:	4623      	mov	r3, r4
 80067be:	d807      	bhi.n	80067d0 <memmove+0x20>
 80067c0:	1e43      	subs	r3, r0, #1
 80067c2:	42a1      	cmp	r1, r4
 80067c4:	d008      	beq.n	80067d8 <memmove+0x28>
 80067c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067ce:	e7f8      	b.n	80067c2 <memmove+0x12>
 80067d0:	4402      	add	r2, r0
 80067d2:	4601      	mov	r1, r0
 80067d4:	428a      	cmp	r2, r1
 80067d6:	d100      	bne.n	80067da <memmove+0x2a>
 80067d8:	bd10      	pop	{r4, pc}
 80067da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067e2:	e7f7      	b.n	80067d4 <memmove+0x24>

080067e4 <_free_r>:
 80067e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067e6:	2900      	cmp	r1, #0
 80067e8:	d048      	beq.n	800687c <_free_r+0x98>
 80067ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067ee:	9001      	str	r0, [sp, #4]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f1a1 0404 	sub.w	r4, r1, #4
 80067f6:	bfb8      	it	lt
 80067f8:	18e4      	addlt	r4, r4, r3
 80067fa:	f000 f8d3 	bl	80069a4 <__malloc_lock>
 80067fe:	4a20      	ldr	r2, [pc, #128]	; (8006880 <_free_r+0x9c>)
 8006800:	9801      	ldr	r0, [sp, #4]
 8006802:	6813      	ldr	r3, [r2, #0]
 8006804:	4615      	mov	r5, r2
 8006806:	b933      	cbnz	r3, 8006816 <_free_r+0x32>
 8006808:	6063      	str	r3, [r4, #4]
 800680a:	6014      	str	r4, [r2, #0]
 800680c:	b003      	add	sp, #12
 800680e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006812:	f000 b8cd 	b.w	80069b0 <__malloc_unlock>
 8006816:	42a3      	cmp	r3, r4
 8006818:	d90b      	bls.n	8006832 <_free_r+0x4e>
 800681a:	6821      	ldr	r1, [r4, #0]
 800681c:	1862      	adds	r2, r4, r1
 800681e:	4293      	cmp	r3, r2
 8006820:	bf04      	itt	eq
 8006822:	681a      	ldreq	r2, [r3, #0]
 8006824:	685b      	ldreq	r3, [r3, #4]
 8006826:	6063      	str	r3, [r4, #4]
 8006828:	bf04      	itt	eq
 800682a:	1852      	addeq	r2, r2, r1
 800682c:	6022      	streq	r2, [r4, #0]
 800682e:	602c      	str	r4, [r5, #0]
 8006830:	e7ec      	b.n	800680c <_free_r+0x28>
 8006832:	461a      	mov	r2, r3
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	b10b      	cbz	r3, 800683c <_free_r+0x58>
 8006838:	42a3      	cmp	r3, r4
 800683a:	d9fa      	bls.n	8006832 <_free_r+0x4e>
 800683c:	6811      	ldr	r1, [r2, #0]
 800683e:	1855      	adds	r5, r2, r1
 8006840:	42a5      	cmp	r5, r4
 8006842:	d10b      	bne.n	800685c <_free_r+0x78>
 8006844:	6824      	ldr	r4, [r4, #0]
 8006846:	4421      	add	r1, r4
 8006848:	1854      	adds	r4, r2, r1
 800684a:	42a3      	cmp	r3, r4
 800684c:	6011      	str	r1, [r2, #0]
 800684e:	d1dd      	bne.n	800680c <_free_r+0x28>
 8006850:	681c      	ldr	r4, [r3, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	6053      	str	r3, [r2, #4]
 8006856:	4421      	add	r1, r4
 8006858:	6011      	str	r1, [r2, #0]
 800685a:	e7d7      	b.n	800680c <_free_r+0x28>
 800685c:	d902      	bls.n	8006864 <_free_r+0x80>
 800685e:	230c      	movs	r3, #12
 8006860:	6003      	str	r3, [r0, #0]
 8006862:	e7d3      	b.n	800680c <_free_r+0x28>
 8006864:	6825      	ldr	r5, [r4, #0]
 8006866:	1961      	adds	r1, r4, r5
 8006868:	428b      	cmp	r3, r1
 800686a:	bf04      	itt	eq
 800686c:	6819      	ldreq	r1, [r3, #0]
 800686e:	685b      	ldreq	r3, [r3, #4]
 8006870:	6063      	str	r3, [r4, #4]
 8006872:	bf04      	itt	eq
 8006874:	1949      	addeq	r1, r1, r5
 8006876:	6021      	streq	r1, [r4, #0]
 8006878:	6054      	str	r4, [r2, #4]
 800687a:	e7c7      	b.n	800680c <_free_r+0x28>
 800687c:	b003      	add	sp, #12
 800687e:	bd30      	pop	{r4, r5, pc}
 8006880:	20000108 	.word	0x20000108

08006884 <_malloc_r>:
 8006884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006886:	1ccd      	adds	r5, r1, #3
 8006888:	f025 0503 	bic.w	r5, r5, #3
 800688c:	3508      	adds	r5, #8
 800688e:	2d0c      	cmp	r5, #12
 8006890:	bf38      	it	cc
 8006892:	250c      	movcc	r5, #12
 8006894:	2d00      	cmp	r5, #0
 8006896:	4606      	mov	r6, r0
 8006898:	db01      	blt.n	800689e <_malloc_r+0x1a>
 800689a:	42a9      	cmp	r1, r5
 800689c:	d903      	bls.n	80068a6 <_malloc_r+0x22>
 800689e:	230c      	movs	r3, #12
 80068a0:	6033      	str	r3, [r6, #0]
 80068a2:	2000      	movs	r0, #0
 80068a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068a6:	f000 f87d 	bl	80069a4 <__malloc_lock>
 80068aa:	4921      	ldr	r1, [pc, #132]	; (8006930 <_malloc_r+0xac>)
 80068ac:	680a      	ldr	r2, [r1, #0]
 80068ae:	4614      	mov	r4, r2
 80068b0:	b99c      	cbnz	r4, 80068da <_malloc_r+0x56>
 80068b2:	4f20      	ldr	r7, [pc, #128]	; (8006934 <_malloc_r+0xb0>)
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	b923      	cbnz	r3, 80068c2 <_malloc_r+0x3e>
 80068b8:	4621      	mov	r1, r4
 80068ba:	4630      	mov	r0, r6
 80068bc:	f000 f862 	bl	8006984 <_sbrk_r>
 80068c0:	6038      	str	r0, [r7, #0]
 80068c2:	4629      	mov	r1, r5
 80068c4:	4630      	mov	r0, r6
 80068c6:	f000 f85d 	bl	8006984 <_sbrk_r>
 80068ca:	1c43      	adds	r3, r0, #1
 80068cc:	d123      	bne.n	8006916 <_malloc_r+0x92>
 80068ce:	230c      	movs	r3, #12
 80068d0:	6033      	str	r3, [r6, #0]
 80068d2:	4630      	mov	r0, r6
 80068d4:	f000 f86c 	bl	80069b0 <__malloc_unlock>
 80068d8:	e7e3      	b.n	80068a2 <_malloc_r+0x1e>
 80068da:	6823      	ldr	r3, [r4, #0]
 80068dc:	1b5b      	subs	r3, r3, r5
 80068de:	d417      	bmi.n	8006910 <_malloc_r+0x8c>
 80068e0:	2b0b      	cmp	r3, #11
 80068e2:	d903      	bls.n	80068ec <_malloc_r+0x68>
 80068e4:	6023      	str	r3, [r4, #0]
 80068e6:	441c      	add	r4, r3
 80068e8:	6025      	str	r5, [r4, #0]
 80068ea:	e004      	b.n	80068f6 <_malloc_r+0x72>
 80068ec:	6863      	ldr	r3, [r4, #4]
 80068ee:	42a2      	cmp	r2, r4
 80068f0:	bf0c      	ite	eq
 80068f2:	600b      	streq	r3, [r1, #0]
 80068f4:	6053      	strne	r3, [r2, #4]
 80068f6:	4630      	mov	r0, r6
 80068f8:	f000 f85a 	bl	80069b0 <__malloc_unlock>
 80068fc:	f104 000b 	add.w	r0, r4, #11
 8006900:	1d23      	adds	r3, r4, #4
 8006902:	f020 0007 	bic.w	r0, r0, #7
 8006906:	1ac2      	subs	r2, r0, r3
 8006908:	d0cc      	beq.n	80068a4 <_malloc_r+0x20>
 800690a:	1a1b      	subs	r3, r3, r0
 800690c:	50a3      	str	r3, [r4, r2]
 800690e:	e7c9      	b.n	80068a4 <_malloc_r+0x20>
 8006910:	4622      	mov	r2, r4
 8006912:	6864      	ldr	r4, [r4, #4]
 8006914:	e7cc      	b.n	80068b0 <_malloc_r+0x2c>
 8006916:	1cc4      	adds	r4, r0, #3
 8006918:	f024 0403 	bic.w	r4, r4, #3
 800691c:	42a0      	cmp	r0, r4
 800691e:	d0e3      	beq.n	80068e8 <_malloc_r+0x64>
 8006920:	1a21      	subs	r1, r4, r0
 8006922:	4630      	mov	r0, r6
 8006924:	f000 f82e 	bl	8006984 <_sbrk_r>
 8006928:	3001      	adds	r0, #1
 800692a:	d1dd      	bne.n	80068e8 <_malloc_r+0x64>
 800692c:	e7cf      	b.n	80068ce <_malloc_r+0x4a>
 800692e:	bf00      	nop
 8006930:	20000108 	.word	0x20000108
 8006934:	2000010c 	.word	0x2000010c

08006938 <_realloc_r>:
 8006938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800693a:	4607      	mov	r7, r0
 800693c:	4614      	mov	r4, r2
 800693e:	460e      	mov	r6, r1
 8006940:	b921      	cbnz	r1, 800694c <_realloc_r+0x14>
 8006942:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006946:	4611      	mov	r1, r2
 8006948:	f7ff bf9c 	b.w	8006884 <_malloc_r>
 800694c:	b922      	cbnz	r2, 8006958 <_realloc_r+0x20>
 800694e:	f7ff ff49 	bl	80067e4 <_free_r>
 8006952:	4625      	mov	r5, r4
 8006954:	4628      	mov	r0, r5
 8006956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006958:	f000 f830 	bl	80069bc <_malloc_usable_size_r>
 800695c:	42a0      	cmp	r0, r4
 800695e:	d20f      	bcs.n	8006980 <_realloc_r+0x48>
 8006960:	4621      	mov	r1, r4
 8006962:	4638      	mov	r0, r7
 8006964:	f7ff ff8e 	bl	8006884 <_malloc_r>
 8006968:	4605      	mov	r5, r0
 800696a:	2800      	cmp	r0, #0
 800696c:	d0f2      	beq.n	8006954 <_realloc_r+0x1c>
 800696e:	4631      	mov	r1, r6
 8006970:	4622      	mov	r2, r4
 8006972:	f7ff ff0f 	bl	8006794 <memcpy>
 8006976:	4631      	mov	r1, r6
 8006978:	4638      	mov	r0, r7
 800697a:	f7ff ff33 	bl	80067e4 <_free_r>
 800697e:	e7e9      	b.n	8006954 <_realloc_r+0x1c>
 8006980:	4635      	mov	r5, r6
 8006982:	e7e7      	b.n	8006954 <_realloc_r+0x1c>

08006984 <_sbrk_r>:
 8006984:	b538      	push	{r3, r4, r5, lr}
 8006986:	4d06      	ldr	r5, [pc, #24]	; (80069a0 <_sbrk_r+0x1c>)
 8006988:	2300      	movs	r3, #0
 800698a:	4604      	mov	r4, r0
 800698c:	4608      	mov	r0, r1
 800698e:	602b      	str	r3, [r5, #0]
 8006990:	f7fb fa8e 	bl	8001eb0 <_sbrk>
 8006994:	1c43      	adds	r3, r0, #1
 8006996:	d102      	bne.n	800699e <_sbrk_r+0x1a>
 8006998:	682b      	ldr	r3, [r5, #0]
 800699a:	b103      	cbz	r3, 800699e <_sbrk_r+0x1a>
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	bd38      	pop	{r3, r4, r5, pc}
 80069a0:	200041e8 	.word	0x200041e8

080069a4 <__malloc_lock>:
 80069a4:	4801      	ldr	r0, [pc, #4]	; (80069ac <__malloc_lock+0x8>)
 80069a6:	f000 b811 	b.w	80069cc <__retarget_lock_acquire_recursive>
 80069aa:	bf00      	nop
 80069ac:	200041f0 	.word	0x200041f0

080069b0 <__malloc_unlock>:
 80069b0:	4801      	ldr	r0, [pc, #4]	; (80069b8 <__malloc_unlock+0x8>)
 80069b2:	f000 b80c 	b.w	80069ce <__retarget_lock_release_recursive>
 80069b6:	bf00      	nop
 80069b8:	200041f0 	.word	0x200041f0

080069bc <_malloc_usable_size_r>:
 80069bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069c0:	1f18      	subs	r0, r3, #4
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	bfbc      	itt	lt
 80069c6:	580b      	ldrlt	r3, [r1, r0]
 80069c8:	18c0      	addlt	r0, r0, r3
 80069ca:	4770      	bx	lr

080069cc <__retarget_lock_acquire_recursive>:
 80069cc:	4770      	bx	lr

080069ce <__retarget_lock_release_recursive>:
 80069ce:	4770      	bx	lr

080069d0 <cosf>:
 80069d0:	ee10 3a10 	vmov	r3, s0
 80069d4:	b507      	push	{r0, r1, r2, lr}
 80069d6:	4a1c      	ldr	r2, [pc, #112]	; (8006a48 <cosf+0x78>)
 80069d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80069dc:	4293      	cmp	r3, r2
 80069de:	dc04      	bgt.n	80069ea <cosf+0x1a>
 80069e0:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8006a4c <cosf+0x7c>
 80069e4:	f000 fa9a 	bl	8006f1c <__kernel_cosf>
 80069e8:	e004      	b.n	80069f4 <cosf+0x24>
 80069ea:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80069ee:	db04      	blt.n	80069fa <cosf+0x2a>
 80069f0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80069f4:	b003      	add	sp, #12
 80069f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80069fa:	4668      	mov	r0, sp
 80069fc:	f000 f952 	bl	8006ca4 <__ieee754_rem_pio2f>
 8006a00:	f000 0003 	and.w	r0, r0, #3
 8006a04:	2801      	cmp	r0, #1
 8006a06:	d007      	beq.n	8006a18 <cosf+0x48>
 8006a08:	2802      	cmp	r0, #2
 8006a0a:	d00e      	beq.n	8006a2a <cosf+0x5a>
 8006a0c:	b9a0      	cbnz	r0, 8006a38 <cosf+0x68>
 8006a0e:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a12:	ed9d 0a00 	vldr	s0, [sp]
 8006a16:	e7e5      	b.n	80069e4 <cosf+0x14>
 8006a18:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a1c:	ed9d 0a00 	vldr	s0, [sp]
 8006a20:	f000 fd66 	bl	80074f0 <__kernel_sinf>
 8006a24:	eeb1 0a40 	vneg.f32	s0, s0
 8006a28:	e7e4      	b.n	80069f4 <cosf+0x24>
 8006a2a:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a2e:	ed9d 0a00 	vldr	s0, [sp]
 8006a32:	f000 fa73 	bl	8006f1c <__kernel_cosf>
 8006a36:	e7f5      	b.n	8006a24 <cosf+0x54>
 8006a38:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a3c:	ed9d 0a00 	vldr	s0, [sp]
 8006a40:	2001      	movs	r0, #1
 8006a42:	f000 fd55 	bl	80074f0 <__kernel_sinf>
 8006a46:	e7d5      	b.n	80069f4 <cosf+0x24>
 8006a48:	3f490fd8 	.word	0x3f490fd8
 8006a4c:	00000000 	.word	0x00000000

08006a50 <sinf>:
 8006a50:	ee10 3a10 	vmov	r3, s0
 8006a54:	b507      	push	{r0, r1, r2, lr}
 8006a56:	4a1d      	ldr	r2, [pc, #116]	; (8006acc <sinf+0x7c>)
 8006a58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	dc05      	bgt.n	8006a6c <sinf+0x1c>
 8006a60:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8006ad0 <sinf+0x80>
 8006a64:	2000      	movs	r0, #0
 8006a66:	f000 fd43 	bl	80074f0 <__kernel_sinf>
 8006a6a:	e004      	b.n	8006a76 <sinf+0x26>
 8006a6c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006a70:	db04      	blt.n	8006a7c <sinf+0x2c>
 8006a72:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006a76:	b003      	add	sp, #12
 8006a78:	f85d fb04 	ldr.w	pc, [sp], #4
 8006a7c:	4668      	mov	r0, sp
 8006a7e:	f000 f911 	bl	8006ca4 <__ieee754_rem_pio2f>
 8006a82:	f000 0003 	and.w	r0, r0, #3
 8006a86:	2801      	cmp	r0, #1
 8006a88:	d008      	beq.n	8006a9c <sinf+0x4c>
 8006a8a:	2802      	cmp	r0, #2
 8006a8c:	d00d      	beq.n	8006aaa <sinf+0x5a>
 8006a8e:	b9b0      	cbnz	r0, 8006abe <sinf+0x6e>
 8006a90:	eddd 0a01 	vldr	s1, [sp, #4]
 8006a94:	ed9d 0a00 	vldr	s0, [sp]
 8006a98:	2001      	movs	r0, #1
 8006a9a:	e7e4      	b.n	8006a66 <sinf+0x16>
 8006a9c:	eddd 0a01 	vldr	s1, [sp, #4]
 8006aa0:	ed9d 0a00 	vldr	s0, [sp]
 8006aa4:	f000 fa3a 	bl	8006f1c <__kernel_cosf>
 8006aa8:	e7e5      	b.n	8006a76 <sinf+0x26>
 8006aaa:	eddd 0a01 	vldr	s1, [sp, #4]
 8006aae:	ed9d 0a00 	vldr	s0, [sp]
 8006ab2:	2001      	movs	r0, #1
 8006ab4:	f000 fd1c 	bl	80074f0 <__kernel_sinf>
 8006ab8:	eeb1 0a40 	vneg.f32	s0, s0
 8006abc:	e7db      	b.n	8006a76 <sinf+0x26>
 8006abe:	eddd 0a01 	vldr	s1, [sp, #4]
 8006ac2:	ed9d 0a00 	vldr	s0, [sp]
 8006ac6:	f000 fa29 	bl	8006f1c <__kernel_cosf>
 8006aca:	e7f5      	b.n	8006ab8 <sinf+0x68>
 8006acc:	3f490fd8 	.word	0x3f490fd8
 8006ad0:	00000000 	.word	0x00000000

08006ad4 <sqrt>:
 8006ad4:	b538      	push	{r3, r4, r5, lr}
 8006ad6:	ed2d 8b02 	vpush	{d8}
 8006ada:	ec55 4b10 	vmov	r4, r5, d0
 8006ade:	f000 f82d 	bl	8006b3c <__ieee754_sqrt>
 8006ae2:	4b15      	ldr	r3, [pc, #84]	; (8006b38 <sqrt+0x64>)
 8006ae4:	eeb0 8a40 	vmov.f32	s16, s0
 8006ae8:	eef0 8a60 	vmov.f32	s17, s1
 8006aec:	f993 3000 	ldrsb.w	r3, [r3]
 8006af0:	3301      	adds	r3, #1
 8006af2:	d019      	beq.n	8006b28 <sqrt+0x54>
 8006af4:	4622      	mov	r2, r4
 8006af6:	462b      	mov	r3, r5
 8006af8:	4620      	mov	r0, r4
 8006afa:	4629      	mov	r1, r5
 8006afc:	f7fa f836 	bl	8000b6c <__aeabi_dcmpun>
 8006b00:	b990      	cbnz	r0, 8006b28 <sqrt+0x54>
 8006b02:	2200      	movs	r2, #0
 8006b04:	2300      	movs	r3, #0
 8006b06:	4620      	mov	r0, r4
 8006b08:	4629      	mov	r1, r5
 8006b0a:	f7fa f807 	bl	8000b1c <__aeabi_dcmplt>
 8006b0e:	b158      	cbz	r0, 8006b28 <sqrt+0x54>
 8006b10:	f7ff fafe 	bl	8006110 <__errno>
 8006b14:	2321      	movs	r3, #33	; 0x21
 8006b16:	6003      	str	r3, [r0, #0]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	4610      	mov	r0, r2
 8006b1e:	4619      	mov	r1, r3
 8006b20:	f7f9 feb4 	bl	800088c <__aeabi_ddiv>
 8006b24:	ec41 0b18 	vmov	d8, r0, r1
 8006b28:	eeb0 0a48 	vmov.f32	s0, s16
 8006b2c:	eef0 0a68 	vmov.f32	s1, s17
 8006b30:	ecbd 8b02 	vpop	{d8}
 8006b34:	bd38      	pop	{r3, r4, r5, pc}
 8006b36:	bf00      	nop
 8006b38:	2000007c 	.word	0x2000007c

08006b3c <__ieee754_sqrt>:
 8006b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b40:	ec55 4b10 	vmov	r4, r5, d0
 8006b44:	4e56      	ldr	r6, [pc, #344]	; (8006ca0 <__ieee754_sqrt+0x164>)
 8006b46:	43ae      	bics	r6, r5
 8006b48:	ee10 0a10 	vmov	r0, s0
 8006b4c:	ee10 3a10 	vmov	r3, s0
 8006b50:	4629      	mov	r1, r5
 8006b52:	462a      	mov	r2, r5
 8006b54:	d110      	bne.n	8006b78 <__ieee754_sqrt+0x3c>
 8006b56:	ee10 2a10 	vmov	r2, s0
 8006b5a:	462b      	mov	r3, r5
 8006b5c:	f7f9 fd6c 	bl	8000638 <__aeabi_dmul>
 8006b60:	4602      	mov	r2, r0
 8006b62:	460b      	mov	r3, r1
 8006b64:	4620      	mov	r0, r4
 8006b66:	4629      	mov	r1, r5
 8006b68:	f7f9 fbb0 	bl	80002cc <__adddf3>
 8006b6c:	4604      	mov	r4, r0
 8006b6e:	460d      	mov	r5, r1
 8006b70:	ec45 4b10 	vmov	d0, r4, r5
 8006b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b78:	2d00      	cmp	r5, #0
 8006b7a:	dc10      	bgt.n	8006b9e <__ieee754_sqrt+0x62>
 8006b7c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006b80:	4330      	orrs	r0, r6
 8006b82:	d0f5      	beq.n	8006b70 <__ieee754_sqrt+0x34>
 8006b84:	b15d      	cbz	r5, 8006b9e <__ieee754_sqrt+0x62>
 8006b86:	ee10 2a10 	vmov	r2, s0
 8006b8a:	462b      	mov	r3, r5
 8006b8c:	ee10 0a10 	vmov	r0, s0
 8006b90:	f7f9 fb9a 	bl	80002c8 <__aeabi_dsub>
 8006b94:	4602      	mov	r2, r0
 8006b96:	460b      	mov	r3, r1
 8006b98:	f7f9 fe78 	bl	800088c <__aeabi_ddiv>
 8006b9c:	e7e6      	b.n	8006b6c <__ieee754_sqrt+0x30>
 8006b9e:	1509      	asrs	r1, r1, #20
 8006ba0:	d076      	beq.n	8006c90 <__ieee754_sqrt+0x154>
 8006ba2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006ba6:	07ce      	lsls	r6, r1, #31
 8006ba8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8006bac:	bf5e      	ittt	pl
 8006bae:	0fda      	lsrpl	r2, r3, #31
 8006bb0:	005b      	lslpl	r3, r3, #1
 8006bb2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8006bb6:	0fda      	lsrs	r2, r3, #31
 8006bb8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8006bbc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8006bc0:	2000      	movs	r0, #0
 8006bc2:	106d      	asrs	r5, r5, #1
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	f04f 0e16 	mov.w	lr, #22
 8006bca:	4684      	mov	ip, r0
 8006bcc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006bd0:	eb0c 0401 	add.w	r4, ip, r1
 8006bd4:	4294      	cmp	r4, r2
 8006bd6:	bfde      	ittt	le
 8006bd8:	1b12      	suble	r2, r2, r4
 8006bda:	eb04 0c01 	addle.w	ip, r4, r1
 8006bde:	1840      	addle	r0, r0, r1
 8006be0:	0052      	lsls	r2, r2, #1
 8006be2:	f1be 0e01 	subs.w	lr, lr, #1
 8006be6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8006bea:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006bee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006bf2:	d1ed      	bne.n	8006bd0 <__ieee754_sqrt+0x94>
 8006bf4:	4671      	mov	r1, lr
 8006bf6:	2720      	movs	r7, #32
 8006bf8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8006bfc:	4562      	cmp	r2, ip
 8006bfe:	eb04 060e 	add.w	r6, r4, lr
 8006c02:	dc02      	bgt.n	8006c0a <__ieee754_sqrt+0xce>
 8006c04:	d113      	bne.n	8006c2e <__ieee754_sqrt+0xf2>
 8006c06:	429e      	cmp	r6, r3
 8006c08:	d811      	bhi.n	8006c2e <__ieee754_sqrt+0xf2>
 8006c0a:	2e00      	cmp	r6, #0
 8006c0c:	eb06 0e04 	add.w	lr, r6, r4
 8006c10:	da43      	bge.n	8006c9a <__ieee754_sqrt+0x15e>
 8006c12:	f1be 0f00 	cmp.w	lr, #0
 8006c16:	db40      	blt.n	8006c9a <__ieee754_sqrt+0x15e>
 8006c18:	f10c 0801 	add.w	r8, ip, #1
 8006c1c:	eba2 020c 	sub.w	r2, r2, ip
 8006c20:	429e      	cmp	r6, r3
 8006c22:	bf88      	it	hi
 8006c24:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8006c28:	1b9b      	subs	r3, r3, r6
 8006c2a:	4421      	add	r1, r4
 8006c2c:	46c4      	mov	ip, r8
 8006c2e:	0052      	lsls	r2, r2, #1
 8006c30:	3f01      	subs	r7, #1
 8006c32:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8006c36:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006c3a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006c3e:	d1dd      	bne.n	8006bfc <__ieee754_sqrt+0xc0>
 8006c40:	4313      	orrs	r3, r2
 8006c42:	d006      	beq.n	8006c52 <__ieee754_sqrt+0x116>
 8006c44:	1c4c      	adds	r4, r1, #1
 8006c46:	bf13      	iteet	ne
 8006c48:	3101      	addne	r1, #1
 8006c4a:	3001      	addeq	r0, #1
 8006c4c:	4639      	moveq	r1, r7
 8006c4e:	f021 0101 	bicne.w	r1, r1, #1
 8006c52:	1043      	asrs	r3, r0, #1
 8006c54:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006c58:	0849      	lsrs	r1, r1, #1
 8006c5a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006c5e:	07c2      	lsls	r2, r0, #31
 8006c60:	bf48      	it	mi
 8006c62:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8006c66:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8006c6a:	460c      	mov	r4, r1
 8006c6c:	463d      	mov	r5, r7
 8006c6e:	e77f      	b.n	8006b70 <__ieee754_sqrt+0x34>
 8006c70:	0ada      	lsrs	r2, r3, #11
 8006c72:	3815      	subs	r0, #21
 8006c74:	055b      	lsls	r3, r3, #21
 8006c76:	2a00      	cmp	r2, #0
 8006c78:	d0fa      	beq.n	8006c70 <__ieee754_sqrt+0x134>
 8006c7a:	02d7      	lsls	r7, r2, #11
 8006c7c:	d50a      	bpl.n	8006c94 <__ieee754_sqrt+0x158>
 8006c7e:	f1c1 0420 	rsb	r4, r1, #32
 8006c82:	fa23 f404 	lsr.w	r4, r3, r4
 8006c86:	1e4d      	subs	r5, r1, #1
 8006c88:	408b      	lsls	r3, r1
 8006c8a:	4322      	orrs	r2, r4
 8006c8c:	1b41      	subs	r1, r0, r5
 8006c8e:	e788      	b.n	8006ba2 <__ieee754_sqrt+0x66>
 8006c90:	4608      	mov	r0, r1
 8006c92:	e7f0      	b.n	8006c76 <__ieee754_sqrt+0x13a>
 8006c94:	0052      	lsls	r2, r2, #1
 8006c96:	3101      	adds	r1, #1
 8006c98:	e7ef      	b.n	8006c7a <__ieee754_sqrt+0x13e>
 8006c9a:	46e0      	mov	r8, ip
 8006c9c:	e7be      	b.n	8006c1c <__ieee754_sqrt+0xe0>
 8006c9e:	bf00      	nop
 8006ca0:	7ff00000 	.word	0x7ff00000

08006ca4 <__ieee754_rem_pio2f>:
 8006ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ca6:	ee10 6a10 	vmov	r6, s0
 8006caa:	4b8e      	ldr	r3, [pc, #568]	; (8006ee4 <__ieee754_rem_pio2f+0x240>)
 8006cac:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8006cb0:	429d      	cmp	r5, r3
 8006cb2:	b087      	sub	sp, #28
 8006cb4:	eef0 7a40 	vmov.f32	s15, s0
 8006cb8:	4604      	mov	r4, r0
 8006cba:	dc05      	bgt.n	8006cc8 <__ieee754_rem_pio2f+0x24>
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	ed80 0a00 	vstr	s0, [r0]
 8006cc2:	6043      	str	r3, [r0, #4]
 8006cc4:	2000      	movs	r0, #0
 8006cc6:	e01a      	b.n	8006cfe <__ieee754_rem_pio2f+0x5a>
 8006cc8:	4b87      	ldr	r3, [pc, #540]	; (8006ee8 <__ieee754_rem_pio2f+0x244>)
 8006cca:	429d      	cmp	r5, r3
 8006ccc:	dc46      	bgt.n	8006d5c <__ieee754_rem_pio2f+0xb8>
 8006cce:	2e00      	cmp	r6, #0
 8006cd0:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8006eec <__ieee754_rem_pio2f+0x248>
 8006cd4:	4b86      	ldr	r3, [pc, #536]	; (8006ef0 <__ieee754_rem_pio2f+0x24c>)
 8006cd6:	f025 050f 	bic.w	r5, r5, #15
 8006cda:	dd1f      	ble.n	8006d1c <__ieee754_rem_pio2f+0x78>
 8006cdc:	429d      	cmp	r5, r3
 8006cde:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006ce2:	d00e      	beq.n	8006d02 <__ieee754_rem_pio2f+0x5e>
 8006ce4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8006ef4 <__ieee754_rem_pio2f+0x250>
 8006ce8:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8006cec:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006cf0:	ed80 0a00 	vstr	s0, [r0]
 8006cf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006cf8:	2001      	movs	r0, #1
 8006cfa:	edc4 7a01 	vstr	s15, [r4, #4]
 8006cfe:	b007      	add	sp, #28
 8006d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d02:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8006ef8 <__ieee754_rem_pio2f+0x254>
 8006d06:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8006efc <__ieee754_rem_pio2f+0x258>
 8006d0a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006d0e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8006d12:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006d16:	edc0 6a00 	vstr	s13, [r0]
 8006d1a:	e7eb      	b.n	8006cf4 <__ieee754_rem_pio2f+0x50>
 8006d1c:	429d      	cmp	r5, r3
 8006d1e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006d22:	d00e      	beq.n	8006d42 <__ieee754_rem_pio2f+0x9e>
 8006d24:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8006ef4 <__ieee754_rem_pio2f+0x250>
 8006d28:	ee37 0a87 	vadd.f32	s0, s15, s14
 8006d2c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8006d30:	ed80 0a00 	vstr	s0, [r0]
 8006d34:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006d38:	f04f 30ff 	mov.w	r0, #4294967295
 8006d3c:	edc4 7a01 	vstr	s15, [r4, #4]
 8006d40:	e7dd      	b.n	8006cfe <__ieee754_rem_pio2f+0x5a>
 8006d42:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8006ef8 <__ieee754_rem_pio2f+0x254>
 8006d46:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8006efc <__ieee754_rem_pio2f+0x258>
 8006d4a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006d4e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006d52:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006d56:	edc0 6a00 	vstr	s13, [r0]
 8006d5a:	e7eb      	b.n	8006d34 <__ieee754_rem_pio2f+0x90>
 8006d5c:	4b68      	ldr	r3, [pc, #416]	; (8006f00 <__ieee754_rem_pio2f+0x25c>)
 8006d5e:	429d      	cmp	r5, r3
 8006d60:	dc72      	bgt.n	8006e48 <__ieee754_rem_pio2f+0x1a4>
 8006d62:	f000 fc0d 	bl	8007580 <fabsf>
 8006d66:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8006f04 <__ieee754_rem_pio2f+0x260>
 8006d6a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006d6e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006d72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006d76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006d7a:	ee17 0a90 	vmov	r0, s15
 8006d7e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8006eec <__ieee754_rem_pio2f+0x248>
 8006d82:	eea7 0a67 	vfms.f32	s0, s14, s15
 8006d86:	281f      	cmp	r0, #31
 8006d88:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8006ef4 <__ieee754_rem_pio2f+0x250>
 8006d8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d90:	eeb1 6a47 	vneg.f32	s12, s14
 8006d94:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006d98:	ee16 2a90 	vmov	r2, s13
 8006d9c:	dc1c      	bgt.n	8006dd8 <__ieee754_rem_pio2f+0x134>
 8006d9e:	495a      	ldr	r1, [pc, #360]	; (8006f08 <__ieee754_rem_pio2f+0x264>)
 8006da0:	1e47      	subs	r7, r0, #1
 8006da2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8006da6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8006daa:	428b      	cmp	r3, r1
 8006dac:	d014      	beq.n	8006dd8 <__ieee754_rem_pio2f+0x134>
 8006dae:	6022      	str	r2, [r4, #0]
 8006db0:	ed94 7a00 	vldr	s14, [r4]
 8006db4:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006db8:	2e00      	cmp	r6, #0
 8006dba:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006dbe:	ed84 0a01 	vstr	s0, [r4, #4]
 8006dc2:	da9c      	bge.n	8006cfe <__ieee754_rem_pio2f+0x5a>
 8006dc4:	eeb1 7a47 	vneg.f32	s14, s14
 8006dc8:	eeb1 0a40 	vneg.f32	s0, s0
 8006dcc:	ed84 7a00 	vstr	s14, [r4]
 8006dd0:	ed84 0a01 	vstr	s0, [r4, #4]
 8006dd4:	4240      	negs	r0, r0
 8006dd6:	e792      	b.n	8006cfe <__ieee754_rem_pio2f+0x5a>
 8006dd8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006ddc:	15eb      	asrs	r3, r5, #23
 8006dde:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8006de2:	2d08      	cmp	r5, #8
 8006de4:	dde3      	ble.n	8006dae <__ieee754_rem_pio2f+0x10a>
 8006de6:	eddf 7a44 	vldr	s15, [pc, #272]	; 8006ef8 <__ieee754_rem_pio2f+0x254>
 8006dea:	eef0 6a40 	vmov.f32	s13, s0
 8006dee:	eee6 6a27 	vfma.f32	s13, s12, s15
 8006df2:	ee30 0a66 	vsub.f32	s0, s0, s13
 8006df6:	eea6 0a27 	vfma.f32	s0, s12, s15
 8006dfa:	eddf 7a40 	vldr	s15, [pc, #256]	; 8006efc <__ieee754_rem_pio2f+0x258>
 8006dfe:	ee97 0a27 	vfnms.f32	s0, s14, s15
 8006e02:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8006e06:	eef0 7a40 	vmov.f32	s15, s0
 8006e0a:	ee15 2a90 	vmov	r2, s11
 8006e0e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006e12:	1a5b      	subs	r3, r3, r1
 8006e14:	2b19      	cmp	r3, #25
 8006e16:	dc04      	bgt.n	8006e22 <__ieee754_rem_pio2f+0x17e>
 8006e18:	edc4 5a00 	vstr	s11, [r4]
 8006e1c:	eeb0 0a66 	vmov.f32	s0, s13
 8006e20:	e7c6      	b.n	8006db0 <__ieee754_rem_pio2f+0x10c>
 8006e22:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8006f0c <__ieee754_rem_pio2f+0x268>
 8006e26:	eeb0 0a66 	vmov.f32	s0, s13
 8006e2a:	eea6 0a25 	vfma.f32	s0, s12, s11
 8006e2e:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006e32:	eddf 6a37 	vldr	s13, [pc, #220]	; 8006f10 <__ieee754_rem_pio2f+0x26c>
 8006e36:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006e3a:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006e3e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006e42:	ed84 7a00 	vstr	s14, [r4]
 8006e46:	e7b3      	b.n	8006db0 <__ieee754_rem_pio2f+0x10c>
 8006e48:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8006e4c:	db06      	blt.n	8006e5c <__ieee754_rem_pio2f+0x1b8>
 8006e4e:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006e52:	edc0 7a01 	vstr	s15, [r0, #4]
 8006e56:	edc0 7a00 	vstr	s15, [r0]
 8006e5a:	e733      	b.n	8006cc4 <__ieee754_rem_pio2f+0x20>
 8006e5c:	15ea      	asrs	r2, r5, #23
 8006e5e:	3a86      	subs	r2, #134	; 0x86
 8006e60:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006e64:	ee07 3a90 	vmov	s15, r3
 8006e68:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006e6c:	eddf 6a29 	vldr	s13, [pc, #164]	; 8006f14 <__ieee754_rem_pio2f+0x270>
 8006e70:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006e74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e78:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006e7c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006e80:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006e84:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006e88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006e8c:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006e90:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006e94:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e9c:	edcd 7a05 	vstr	s15, [sp, #20]
 8006ea0:	d11e      	bne.n	8006ee0 <__ieee754_rem_pio2f+0x23c>
 8006ea2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eaa:	bf14      	ite	ne
 8006eac:	2302      	movne	r3, #2
 8006eae:	2301      	moveq	r3, #1
 8006eb0:	4919      	ldr	r1, [pc, #100]	; (8006f18 <__ieee754_rem_pio2f+0x274>)
 8006eb2:	9101      	str	r1, [sp, #4]
 8006eb4:	2102      	movs	r1, #2
 8006eb6:	9100      	str	r1, [sp, #0]
 8006eb8:	a803      	add	r0, sp, #12
 8006eba:	4621      	mov	r1, r4
 8006ebc:	f000 f88e 	bl	8006fdc <__kernel_rem_pio2f>
 8006ec0:	2e00      	cmp	r6, #0
 8006ec2:	f6bf af1c 	bge.w	8006cfe <__ieee754_rem_pio2f+0x5a>
 8006ec6:	edd4 7a00 	vldr	s15, [r4]
 8006eca:	eef1 7a67 	vneg.f32	s15, s15
 8006ece:	edc4 7a00 	vstr	s15, [r4]
 8006ed2:	edd4 7a01 	vldr	s15, [r4, #4]
 8006ed6:	eef1 7a67 	vneg.f32	s15, s15
 8006eda:	edc4 7a01 	vstr	s15, [r4, #4]
 8006ede:	e779      	b.n	8006dd4 <__ieee754_rem_pio2f+0x130>
 8006ee0:	2303      	movs	r3, #3
 8006ee2:	e7e5      	b.n	8006eb0 <__ieee754_rem_pio2f+0x20c>
 8006ee4:	3f490fd8 	.word	0x3f490fd8
 8006ee8:	4016cbe3 	.word	0x4016cbe3
 8006eec:	3fc90f80 	.word	0x3fc90f80
 8006ef0:	3fc90fd0 	.word	0x3fc90fd0
 8006ef4:	37354443 	.word	0x37354443
 8006ef8:	37354400 	.word	0x37354400
 8006efc:	2e85a308 	.word	0x2e85a308
 8006f00:	43490f80 	.word	0x43490f80
 8006f04:	3f22f984 	.word	0x3f22f984
 8006f08:	08007778 	.word	0x08007778
 8006f0c:	2e85a300 	.word	0x2e85a300
 8006f10:	248d3132 	.word	0x248d3132
 8006f14:	43800000 	.word	0x43800000
 8006f18:	080077f8 	.word	0x080077f8

08006f1c <__kernel_cosf>:
 8006f1c:	ee10 3a10 	vmov	r3, s0
 8006f20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f24:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8006f28:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8006f2c:	da05      	bge.n	8006f3a <__kernel_cosf+0x1e>
 8006f2e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006f32:	ee17 2a90 	vmov	r2, s15
 8006f36:	2a00      	cmp	r2, #0
 8006f38:	d03d      	beq.n	8006fb6 <__kernel_cosf+0x9a>
 8006f3a:	ee60 5a00 	vmul.f32	s11, s0, s0
 8006f3e:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006fbc <__kernel_cosf+0xa0>
 8006f42:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8006fc0 <__kernel_cosf+0xa4>
 8006f46:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8006fc4 <__kernel_cosf+0xa8>
 8006f4a:	4a1f      	ldr	r2, [pc, #124]	; (8006fc8 <__kernel_cosf+0xac>)
 8006f4c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006f50:	4293      	cmp	r3, r2
 8006f52:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8006fcc <__kernel_cosf+0xb0>
 8006f56:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006f5a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8006fd0 <__kernel_cosf+0xb4>
 8006f5e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006f62:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8006fd4 <__kernel_cosf+0xb8>
 8006f66:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006f6a:	eeb0 7a66 	vmov.f32	s14, s13
 8006f6e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8006f72:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8006f76:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8006f7a:	ee67 6a25 	vmul.f32	s13, s14, s11
 8006f7e:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8006f82:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006f86:	dc04      	bgt.n	8006f92 <__kernel_cosf+0x76>
 8006f88:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006f8c:	ee36 0a47 	vsub.f32	s0, s12, s14
 8006f90:	4770      	bx	lr
 8006f92:	4a11      	ldr	r2, [pc, #68]	; (8006fd8 <__kernel_cosf+0xbc>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	bfda      	itte	le
 8006f98:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8006f9c:	ee06 3a90 	vmovle	s13, r3
 8006fa0:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8006fa4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006fa8:	ee36 0a66 	vsub.f32	s0, s12, s13
 8006fac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006fb0:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006fb4:	4770      	bx	lr
 8006fb6:	eeb0 0a46 	vmov.f32	s0, s12
 8006fba:	4770      	bx	lr
 8006fbc:	ad47d74e 	.word	0xad47d74e
 8006fc0:	310f74f6 	.word	0x310f74f6
 8006fc4:	3d2aaaab 	.word	0x3d2aaaab
 8006fc8:	3e999999 	.word	0x3e999999
 8006fcc:	b493f27c 	.word	0xb493f27c
 8006fd0:	37d00d01 	.word	0x37d00d01
 8006fd4:	bab60b61 	.word	0xbab60b61
 8006fd8:	3f480000 	.word	0x3f480000

08006fdc <__kernel_rem_pio2f>:
 8006fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe0:	ed2d 8b04 	vpush	{d8-d9}
 8006fe4:	b0d7      	sub	sp, #348	; 0x15c
 8006fe6:	4616      	mov	r6, r2
 8006fe8:	4698      	mov	r8, r3
 8006fea:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8006fec:	4bbb      	ldr	r3, [pc, #748]	; (80072dc <__kernel_rem_pio2f+0x300>)
 8006fee:	9001      	str	r0, [sp, #4]
 8006ff0:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 8006ff4:	1d33      	adds	r3, r6, #4
 8006ff6:	460d      	mov	r5, r1
 8006ff8:	f108 39ff 	add.w	r9, r8, #4294967295
 8006ffc:	db29      	blt.n	8007052 <__kernel_rem_pio2f+0x76>
 8006ffe:	1ef1      	subs	r1, r6, #3
 8007000:	bf48      	it	mi
 8007002:	1d31      	addmi	r1, r6, #4
 8007004:	10c9      	asrs	r1, r1, #3
 8007006:	1c4c      	adds	r4, r1, #1
 8007008:	00e3      	lsls	r3, r4, #3
 800700a:	9302      	str	r3, [sp, #8]
 800700c:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800700e:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 80072ec <__kernel_rem_pio2f+0x310>
 8007012:	eba1 0009 	sub.w	r0, r1, r9
 8007016:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 800701a:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 800701e:	eb07 0c09 	add.w	ip, r7, r9
 8007022:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 8007026:	2300      	movs	r3, #0
 8007028:	4563      	cmp	r3, ip
 800702a:	dd14      	ble.n	8007056 <__kernel_rem_pio2f+0x7a>
 800702c:	ab1a      	add	r3, sp, #104	; 0x68
 800702e:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8007032:	46cc      	mov	ip, r9
 8007034:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 8007038:	f1c8 0b01 	rsb	fp, r8, #1
 800703c:	eb0b 020c 	add.w	r2, fp, ip
 8007040:	4297      	cmp	r7, r2
 8007042:	db27      	blt.n	8007094 <__kernel_rem_pio2f+0xb8>
 8007044:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007048:	eddf 7aa8 	vldr	s15, [pc, #672]	; 80072ec <__kernel_rem_pio2f+0x310>
 800704c:	4618      	mov	r0, r3
 800704e:	2200      	movs	r2, #0
 8007050:	e016      	b.n	8007080 <__kernel_rem_pio2f+0xa4>
 8007052:	2100      	movs	r1, #0
 8007054:	e7d7      	b.n	8007006 <__kernel_rem_pio2f+0x2a>
 8007056:	42d8      	cmn	r0, r3
 8007058:	bf5d      	ittte	pl
 800705a:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 800705e:	ee07 2a90 	vmovpl	s15, r2
 8007062:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8007066:	eef0 7a47 	vmovmi.f32	s15, s14
 800706a:	ecea 7a01 	vstmia	sl!, {s15}
 800706e:	3301      	adds	r3, #1
 8007070:	e7da      	b.n	8007028 <__kernel_rem_pio2f+0x4c>
 8007072:	ecfe 6a01 	vldmia	lr!, {s13}
 8007076:	ed90 7a00 	vldr	s14, [r0]
 800707a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800707e:	3201      	adds	r2, #1
 8007080:	454a      	cmp	r2, r9
 8007082:	f1a0 0004 	sub.w	r0, r0, #4
 8007086:	ddf4      	ble.n	8007072 <__kernel_rem_pio2f+0x96>
 8007088:	ecea 7a01 	vstmia	sl!, {s15}
 800708c:	3304      	adds	r3, #4
 800708e:	f10c 0c01 	add.w	ip, ip, #1
 8007092:	e7d3      	b.n	800703c <__kernel_rem_pio2f+0x60>
 8007094:	ab06      	add	r3, sp, #24
 8007096:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 800709a:	9304      	str	r3, [sp, #16]
 800709c:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800709e:	eddf 8a92 	vldr	s17, [pc, #584]	; 80072e8 <__kernel_rem_pio2f+0x30c>
 80070a2:	ed9f 9a90 	vldr	s18, [pc, #576]	; 80072e4 <__kernel_rem_pio2f+0x308>
 80070a6:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80070aa:	9303      	str	r3, [sp, #12]
 80070ac:	46ba      	mov	sl, r7
 80070ae:	ab56      	add	r3, sp, #344	; 0x158
 80070b0:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80070b4:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 80070b8:	ab06      	add	r3, sp, #24
 80070ba:	4618      	mov	r0, r3
 80070bc:	4652      	mov	r2, sl
 80070be:	2a00      	cmp	r2, #0
 80070c0:	dc51      	bgt.n	8007166 <__kernel_rem_pio2f+0x18a>
 80070c2:	4620      	mov	r0, r4
 80070c4:	9305      	str	r3, [sp, #20]
 80070c6:	f000 faa5 	bl	8007614 <scalbnf>
 80070ca:	eeb0 8a40 	vmov.f32	s16, s0
 80070ce:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80070d2:	ee28 0a00 	vmul.f32	s0, s16, s0
 80070d6:	f000 fa5b 	bl	8007590 <floorf>
 80070da:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80070de:	eea0 8a67 	vfms.f32	s16, s0, s15
 80070e2:	2c00      	cmp	r4, #0
 80070e4:	9b05      	ldr	r3, [sp, #20]
 80070e6:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80070ea:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80070ee:	edcd 7a00 	vstr	s15, [sp]
 80070f2:	ee38 8a40 	vsub.f32	s16, s16, s0
 80070f6:	dd4b      	ble.n	8007190 <__kernel_rem_pio2f+0x1b4>
 80070f8:	f10a 3cff 	add.w	ip, sl, #4294967295
 80070fc:	aa06      	add	r2, sp, #24
 80070fe:	f1c4 0e08 	rsb	lr, r4, #8
 8007102:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8007106:	ee17 1a90 	vmov	r1, s15
 800710a:	fa42 f00e 	asr.w	r0, r2, lr
 800710e:	4401      	add	r1, r0
 8007110:	9100      	str	r1, [sp, #0]
 8007112:	fa00 f00e 	lsl.w	r0, r0, lr
 8007116:	a906      	add	r1, sp, #24
 8007118:	1a12      	subs	r2, r2, r0
 800711a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800711e:	f1c4 0007 	rsb	r0, r4, #7
 8007122:	fa42 fb00 	asr.w	fp, r2, r0
 8007126:	f1bb 0f00 	cmp.w	fp, #0
 800712a:	dd43      	ble.n	80071b4 <__kernel_rem_pio2f+0x1d8>
 800712c:	9a00      	ldr	r2, [sp, #0]
 800712e:	f04f 0e00 	mov.w	lr, #0
 8007132:	3201      	adds	r2, #1
 8007134:	9200      	str	r2, [sp, #0]
 8007136:	4670      	mov	r0, lr
 8007138:	45f2      	cmp	sl, lr
 800713a:	dc6c      	bgt.n	8007216 <__kernel_rem_pio2f+0x23a>
 800713c:	2c00      	cmp	r4, #0
 800713e:	dd04      	ble.n	800714a <__kernel_rem_pio2f+0x16e>
 8007140:	2c01      	cmp	r4, #1
 8007142:	d079      	beq.n	8007238 <__kernel_rem_pio2f+0x25c>
 8007144:	2c02      	cmp	r4, #2
 8007146:	f000 8082 	beq.w	800724e <__kernel_rem_pio2f+0x272>
 800714a:	f1bb 0f02 	cmp.w	fp, #2
 800714e:	d131      	bne.n	80071b4 <__kernel_rem_pio2f+0x1d8>
 8007150:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007154:	ee30 8a48 	vsub.f32	s16, s0, s16
 8007158:	b360      	cbz	r0, 80071b4 <__kernel_rem_pio2f+0x1d8>
 800715a:	4620      	mov	r0, r4
 800715c:	f000 fa5a 	bl	8007614 <scalbnf>
 8007160:	ee38 8a40 	vsub.f32	s16, s16, s0
 8007164:	e026      	b.n	80071b4 <__kernel_rem_pio2f+0x1d8>
 8007166:	ee60 7a28 	vmul.f32	s15, s0, s17
 800716a:	3a01      	subs	r2, #1
 800716c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007170:	a942      	add	r1, sp, #264	; 0x108
 8007172:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007176:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 800717a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800717e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007182:	eca0 0a01 	vstmia	r0!, {s0}
 8007186:	ed9c 0a00 	vldr	s0, [ip]
 800718a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800718e:	e796      	b.n	80070be <__kernel_rem_pio2f+0xe2>
 8007190:	d107      	bne.n	80071a2 <__kernel_rem_pio2f+0x1c6>
 8007192:	f10a 32ff 	add.w	r2, sl, #4294967295
 8007196:	a906      	add	r1, sp, #24
 8007198:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800719c:	ea4f 2b22 	mov.w	fp, r2, asr #8
 80071a0:	e7c1      	b.n	8007126 <__kernel_rem_pio2f+0x14a>
 80071a2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80071a6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80071aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071ae:	da2f      	bge.n	8007210 <__kernel_rem_pio2f+0x234>
 80071b0:	f04f 0b00 	mov.w	fp, #0
 80071b4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80071b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071bc:	f040 8098 	bne.w	80072f0 <__kernel_rem_pio2f+0x314>
 80071c0:	f10a 33ff 	add.w	r3, sl, #4294967295
 80071c4:	469c      	mov	ip, r3
 80071c6:	2200      	movs	r2, #0
 80071c8:	45bc      	cmp	ip, r7
 80071ca:	da48      	bge.n	800725e <__kernel_rem_pio2f+0x282>
 80071cc:	2a00      	cmp	r2, #0
 80071ce:	d05f      	beq.n	8007290 <__kernel_rem_pio2f+0x2b4>
 80071d0:	aa06      	add	r2, sp, #24
 80071d2:	3c08      	subs	r4, #8
 80071d4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80071d8:	2900      	cmp	r1, #0
 80071da:	d07d      	beq.n	80072d8 <__kernel_rem_pio2f+0x2fc>
 80071dc:	4620      	mov	r0, r4
 80071de:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80071e2:	9301      	str	r3, [sp, #4]
 80071e4:	f000 fa16 	bl	8007614 <scalbnf>
 80071e8:	9b01      	ldr	r3, [sp, #4]
 80071ea:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80072e8 <__kernel_rem_pio2f+0x30c>
 80071ee:	4619      	mov	r1, r3
 80071f0:	2900      	cmp	r1, #0
 80071f2:	f280 80af 	bge.w	8007354 <__kernel_rem_pio2f+0x378>
 80071f6:	4618      	mov	r0, r3
 80071f8:	2400      	movs	r4, #0
 80071fa:	2800      	cmp	r0, #0
 80071fc:	f2c0 80d0 	blt.w	80073a0 <__kernel_rem_pio2f+0x3c4>
 8007200:	a942      	add	r1, sp, #264	; 0x108
 8007202:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 8007206:	4a36      	ldr	r2, [pc, #216]	; (80072e0 <__kernel_rem_pio2f+0x304>)
 8007208:	eddf 7a38 	vldr	s15, [pc, #224]	; 80072ec <__kernel_rem_pio2f+0x310>
 800720c:	2100      	movs	r1, #0
 800720e:	e0bb      	b.n	8007388 <__kernel_rem_pio2f+0x3ac>
 8007210:	f04f 0b02 	mov.w	fp, #2
 8007214:	e78a      	b.n	800712c <__kernel_rem_pio2f+0x150>
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	b948      	cbnz	r0, 800722e <__kernel_rem_pio2f+0x252>
 800721a:	b11a      	cbz	r2, 8007224 <__kernel_rem_pio2f+0x248>
 800721c:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8007220:	601a      	str	r2, [r3, #0]
 8007222:	2201      	movs	r2, #1
 8007224:	f10e 0e01 	add.w	lr, lr, #1
 8007228:	3304      	adds	r3, #4
 800722a:	4610      	mov	r0, r2
 800722c:	e784      	b.n	8007138 <__kernel_rem_pio2f+0x15c>
 800722e:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 8007232:	601a      	str	r2, [r3, #0]
 8007234:	4602      	mov	r2, r0
 8007236:	e7f5      	b.n	8007224 <__kernel_rem_pio2f+0x248>
 8007238:	f10a 3cff 	add.w	ip, sl, #4294967295
 800723c:	ab06      	add	r3, sp, #24
 800723e:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8007242:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007246:	aa06      	add	r2, sp, #24
 8007248:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 800724c:	e77d      	b.n	800714a <__kernel_rem_pio2f+0x16e>
 800724e:	f10a 3cff 	add.w	ip, sl, #4294967295
 8007252:	ab06      	add	r3, sp, #24
 8007254:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8007258:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800725c:	e7f3      	b.n	8007246 <__kernel_rem_pio2f+0x26a>
 800725e:	a906      	add	r1, sp, #24
 8007260:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 8007264:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007268:	4302      	orrs	r2, r0
 800726a:	e7ad      	b.n	80071c8 <__kernel_rem_pio2f+0x1ec>
 800726c:	3001      	adds	r0, #1
 800726e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007272:	2a00      	cmp	r2, #0
 8007274:	d0fa      	beq.n	800726c <__kernel_rem_pio2f+0x290>
 8007276:	a91a      	add	r1, sp, #104	; 0x68
 8007278:	eb0a 0208 	add.w	r2, sl, r8
 800727c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8007280:	f10a 0301 	add.w	r3, sl, #1
 8007284:	eb0a 0100 	add.w	r1, sl, r0
 8007288:	4299      	cmp	r1, r3
 800728a:	da04      	bge.n	8007296 <__kernel_rem_pio2f+0x2ba>
 800728c:	468a      	mov	sl, r1
 800728e:	e70e      	b.n	80070ae <__kernel_rem_pio2f+0xd2>
 8007290:	9b04      	ldr	r3, [sp, #16]
 8007292:	2001      	movs	r0, #1
 8007294:	e7eb      	b.n	800726e <__kernel_rem_pio2f+0x292>
 8007296:	9803      	ldr	r0, [sp, #12]
 8007298:	f8dd c004 	ldr.w	ip, [sp, #4]
 800729c:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80072a0:	9000      	str	r0, [sp, #0]
 80072a2:	ee07 0a90 	vmov	s15, r0
 80072a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80072aa:	2000      	movs	r0, #0
 80072ac:	ece2 7a01 	vstmia	r2!, {s15}
 80072b0:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80072ec <__kernel_rem_pio2f+0x310>
 80072b4:	4696      	mov	lr, r2
 80072b6:	4548      	cmp	r0, r9
 80072b8:	dd06      	ble.n	80072c8 <__kernel_rem_pio2f+0x2ec>
 80072ba:	a842      	add	r0, sp, #264	; 0x108
 80072bc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80072c0:	edc0 7a00 	vstr	s15, [r0]
 80072c4:	3301      	adds	r3, #1
 80072c6:	e7df      	b.n	8007288 <__kernel_rem_pio2f+0x2ac>
 80072c8:	ecfc 6a01 	vldmia	ip!, {s13}
 80072cc:	ed3e 7a01 	vldmdb	lr!, {s14}
 80072d0:	3001      	adds	r0, #1
 80072d2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80072d6:	e7ee      	b.n	80072b6 <__kernel_rem_pio2f+0x2da>
 80072d8:	3b01      	subs	r3, #1
 80072da:	e779      	b.n	80071d0 <__kernel_rem_pio2f+0x1f4>
 80072dc:	08007b3c 	.word	0x08007b3c
 80072e0:	08007b10 	.word	0x08007b10
 80072e4:	43800000 	.word	0x43800000
 80072e8:	3b800000 	.word	0x3b800000
 80072ec:	00000000 	.word	0x00000000
 80072f0:	9b02      	ldr	r3, [sp, #8]
 80072f2:	eeb0 0a48 	vmov.f32	s0, s16
 80072f6:	1b98      	subs	r0, r3, r6
 80072f8:	f000 f98c 	bl	8007614 <scalbnf>
 80072fc:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 80072e4 <__kernel_rem_pio2f+0x308>
 8007300:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8007304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007308:	db1b      	blt.n	8007342 <__kernel_rem_pio2f+0x366>
 800730a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80072e8 <__kernel_rem_pio2f+0x30c>
 800730e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007312:	aa06      	add	r2, sp, #24
 8007314:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007318:	a906      	add	r1, sp, #24
 800731a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800731e:	3408      	adds	r4, #8
 8007320:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8007324:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007328:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800732c:	ee10 3a10 	vmov	r3, s0
 8007330:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8007334:	ee17 2a90 	vmov	r2, s15
 8007338:	f10a 0301 	add.w	r3, sl, #1
 800733c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007340:	e74c      	b.n	80071dc <__kernel_rem_pio2f+0x200>
 8007342:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007346:	aa06      	add	r2, sp, #24
 8007348:	ee10 3a10 	vmov	r3, s0
 800734c:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8007350:	4653      	mov	r3, sl
 8007352:	e743      	b.n	80071dc <__kernel_rem_pio2f+0x200>
 8007354:	aa42      	add	r2, sp, #264	; 0x108
 8007356:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800735a:	aa06      	add	r2, sp, #24
 800735c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8007360:	9201      	str	r2, [sp, #4]
 8007362:	ee07 2a90 	vmov	s15, r2
 8007366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800736a:	3901      	subs	r1, #1
 800736c:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007370:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007374:	edc0 7a00 	vstr	s15, [r0]
 8007378:	e73a      	b.n	80071f0 <__kernel_rem_pio2f+0x214>
 800737a:	ecf2 6a01 	vldmia	r2!, {s13}
 800737e:	ecb6 7a01 	vldmia	r6!, {s14}
 8007382:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007386:	3101      	adds	r1, #1
 8007388:	42b9      	cmp	r1, r7
 800738a:	dc01      	bgt.n	8007390 <__kernel_rem_pio2f+0x3b4>
 800738c:	428c      	cmp	r4, r1
 800738e:	daf4      	bge.n	800737a <__kernel_rem_pio2f+0x39e>
 8007390:	aa56      	add	r2, sp, #344	; 0x158
 8007392:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8007396:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800739a:	3801      	subs	r0, #1
 800739c:	3401      	adds	r4, #1
 800739e:	e72c      	b.n	80071fa <__kernel_rem_pio2f+0x21e>
 80073a0:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80073a2:	2a02      	cmp	r2, #2
 80073a4:	dc0a      	bgt.n	80073bc <__kernel_rem_pio2f+0x3e0>
 80073a6:	2a00      	cmp	r2, #0
 80073a8:	dc61      	bgt.n	800746e <__kernel_rem_pio2f+0x492>
 80073aa:	d03c      	beq.n	8007426 <__kernel_rem_pio2f+0x44a>
 80073ac:	9b00      	ldr	r3, [sp, #0]
 80073ae:	f003 0007 	and.w	r0, r3, #7
 80073b2:	b057      	add	sp, #348	; 0x15c
 80073b4:	ecbd 8b04 	vpop	{d8-d9}
 80073b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073bc:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80073be:	2a03      	cmp	r2, #3
 80073c0:	d1f4      	bne.n	80073ac <__kernel_rem_pio2f+0x3d0>
 80073c2:	aa2e      	add	r2, sp, #184	; 0xb8
 80073c4:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80073c8:	4608      	mov	r0, r1
 80073ca:	461c      	mov	r4, r3
 80073cc:	2c00      	cmp	r4, #0
 80073ce:	f1a0 0004 	sub.w	r0, r0, #4
 80073d2:	dc59      	bgt.n	8007488 <__kernel_rem_pio2f+0x4ac>
 80073d4:	4618      	mov	r0, r3
 80073d6:	2801      	cmp	r0, #1
 80073d8:	f1a1 0104 	sub.w	r1, r1, #4
 80073dc:	dc64      	bgt.n	80074a8 <__kernel_rem_pio2f+0x4cc>
 80073de:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 80072ec <__kernel_rem_pio2f+0x310>
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	dc70      	bgt.n	80074c8 <__kernel_rem_pio2f+0x4ec>
 80073e6:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 80073ea:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 80073ee:	f1bb 0f00 	cmp.w	fp, #0
 80073f2:	d172      	bne.n	80074da <__kernel_rem_pio2f+0x4fe>
 80073f4:	edc5 6a00 	vstr	s13, [r5]
 80073f8:	ed85 7a01 	vstr	s14, [r5, #4]
 80073fc:	edc5 7a02 	vstr	s15, [r5, #8]
 8007400:	e7d4      	b.n	80073ac <__kernel_rem_pio2f+0x3d0>
 8007402:	aa2e      	add	r2, sp, #184	; 0xb8
 8007404:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8007408:	ed91 7a00 	vldr	s14, [r1]
 800740c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007410:	3b01      	subs	r3, #1
 8007412:	2b00      	cmp	r3, #0
 8007414:	daf5      	bge.n	8007402 <__kernel_rem_pio2f+0x426>
 8007416:	f1bb 0f00 	cmp.w	fp, #0
 800741a:	d001      	beq.n	8007420 <__kernel_rem_pio2f+0x444>
 800741c:	eef1 7a67 	vneg.f32	s15, s15
 8007420:	edc5 7a00 	vstr	s15, [r5]
 8007424:	e7c2      	b.n	80073ac <__kernel_rem_pio2f+0x3d0>
 8007426:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 80072ec <__kernel_rem_pio2f+0x310>
 800742a:	e7f2      	b.n	8007412 <__kernel_rem_pio2f+0x436>
 800742c:	aa2e      	add	r2, sp, #184	; 0xb8
 800742e:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8007432:	edd0 7a00 	vldr	s15, [r0]
 8007436:	ee37 7a27 	vadd.f32	s14, s14, s15
 800743a:	3901      	subs	r1, #1
 800743c:	2900      	cmp	r1, #0
 800743e:	daf5      	bge.n	800742c <__kernel_rem_pio2f+0x450>
 8007440:	f1bb 0f00 	cmp.w	fp, #0
 8007444:	d017      	beq.n	8007476 <__kernel_rem_pio2f+0x49a>
 8007446:	eef1 7a47 	vneg.f32	s15, s14
 800744a:	edc5 7a00 	vstr	s15, [r5]
 800744e:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8007452:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007456:	a82f      	add	r0, sp, #188	; 0xbc
 8007458:	2101      	movs	r1, #1
 800745a:	428b      	cmp	r3, r1
 800745c:	da0e      	bge.n	800747c <__kernel_rem_pio2f+0x4a0>
 800745e:	f1bb 0f00 	cmp.w	fp, #0
 8007462:	d001      	beq.n	8007468 <__kernel_rem_pio2f+0x48c>
 8007464:	eef1 7a67 	vneg.f32	s15, s15
 8007468:	edc5 7a01 	vstr	s15, [r5, #4]
 800746c:	e79e      	b.n	80073ac <__kernel_rem_pio2f+0x3d0>
 800746e:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 80072ec <__kernel_rem_pio2f+0x310>
 8007472:	4619      	mov	r1, r3
 8007474:	e7e2      	b.n	800743c <__kernel_rem_pio2f+0x460>
 8007476:	eef0 7a47 	vmov.f32	s15, s14
 800747a:	e7e6      	b.n	800744a <__kernel_rem_pio2f+0x46e>
 800747c:	ecb0 7a01 	vldmia	r0!, {s14}
 8007480:	3101      	adds	r1, #1
 8007482:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007486:	e7e8      	b.n	800745a <__kernel_rem_pio2f+0x47e>
 8007488:	edd0 7a00 	vldr	s15, [r0]
 800748c:	edd0 6a01 	vldr	s13, [r0, #4]
 8007490:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007494:	3c01      	subs	r4, #1
 8007496:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800749a:	ed80 7a00 	vstr	s14, [r0]
 800749e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074a2:	edc0 7a01 	vstr	s15, [r0, #4]
 80074a6:	e791      	b.n	80073cc <__kernel_rem_pio2f+0x3f0>
 80074a8:	edd1 7a00 	vldr	s15, [r1]
 80074ac:	edd1 6a01 	vldr	s13, [r1, #4]
 80074b0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80074b4:	3801      	subs	r0, #1
 80074b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80074ba:	ed81 7a00 	vstr	s14, [r1]
 80074be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074c2:	edc1 7a01 	vstr	s15, [r1, #4]
 80074c6:	e786      	b.n	80073d6 <__kernel_rem_pio2f+0x3fa>
 80074c8:	aa2e      	add	r2, sp, #184	; 0xb8
 80074ca:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80074ce:	ed91 7a00 	vldr	s14, [r1]
 80074d2:	3b01      	subs	r3, #1
 80074d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80074d8:	e783      	b.n	80073e2 <__kernel_rem_pio2f+0x406>
 80074da:	eef1 6a66 	vneg.f32	s13, s13
 80074de:	eeb1 7a47 	vneg.f32	s14, s14
 80074e2:	edc5 6a00 	vstr	s13, [r5]
 80074e6:	ed85 7a01 	vstr	s14, [r5, #4]
 80074ea:	eef1 7a67 	vneg.f32	s15, s15
 80074ee:	e785      	b.n	80073fc <__kernel_rem_pio2f+0x420>

080074f0 <__kernel_sinf>:
 80074f0:	ee10 3a10 	vmov	r3, s0
 80074f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80074f8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80074fc:	da04      	bge.n	8007508 <__kernel_sinf+0x18>
 80074fe:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007502:	ee17 3a90 	vmov	r3, s15
 8007506:	b35b      	cbz	r3, 8007560 <__kernel_sinf+0x70>
 8007508:	ee20 7a00 	vmul.f32	s14, s0, s0
 800750c:	eddf 7a15 	vldr	s15, [pc, #84]	; 8007564 <__kernel_sinf+0x74>
 8007510:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8007568 <__kernel_sinf+0x78>
 8007514:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007518:	eddf 7a14 	vldr	s15, [pc, #80]	; 800756c <__kernel_sinf+0x7c>
 800751c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007520:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8007570 <__kernel_sinf+0x80>
 8007524:	eea7 6a87 	vfma.f32	s12, s15, s14
 8007528:	eddf 7a12 	vldr	s15, [pc, #72]	; 8007574 <__kernel_sinf+0x84>
 800752c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8007530:	eee6 7a07 	vfma.f32	s15, s12, s14
 8007534:	b930      	cbnz	r0, 8007544 <__kernel_sinf+0x54>
 8007536:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8007578 <__kernel_sinf+0x88>
 800753a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800753e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8007542:	4770      	bx	lr
 8007544:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8007548:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800754c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8007550:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8007554:	eddf 7a09 	vldr	s15, [pc, #36]	; 800757c <__kernel_sinf+0x8c>
 8007558:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800755c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	2f2ec9d3 	.word	0x2f2ec9d3
 8007568:	b2d72f34 	.word	0xb2d72f34
 800756c:	3638ef1b 	.word	0x3638ef1b
 8007570:	b9500d01 	.word	0xb9500d01
 8007574:	3c088889 	.word	0x3c088889
 8007578:	be2aaaab 	.word	0xbe2aaaab
 800757c:	3e2aaaab 	.word	0x3e2aaaab

08007580 <fabsf>:
 8007580:	ee10 3a10 	vmov	r3, s0
 8007584:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007588:	ee00 3a10 	vmov	s0, r3
 800758c:	4770      	bx	lr
	...

08007590 <floorf>:
 8007590:	ee10 3a10 	vmov	r3, s0
 8007594:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007598:	3a7f      	subs	r2, #127	; 0x7f
 800759a:	2a16      	cmp	r2, #22
 800759c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80075a0:	dc2a      	bgt.n	80075f8 <floorf+0x68>
 80075a2:	2a00      	cmp	r2, #0
 80075a4:	da11      	bge.n	80075ca <floorf+0x3a>
 80075a6:	eddf 7a18 	vldr	s15, [pc, #96]	; 8007608 <floorf+0x78>
 80075aa:	ee30 0a27 	vadd.f32	s0, s0, s15
 80075ae:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80075b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075b6:	dd05      	ble.n	80075c4 <floorf+0x34>
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	da23      	bge.n	8007604 <floorf+0x74>
 80075bc:	4a13      	ldr	r2, [pc, #76]	; (800760c <floorf+0x7c>)
 80075be:	2900      	cmp	r1, #0
 80075c0:	bf18      	it	ne
 80075c2:	4613      	movne	r3, r2
 80075c4:	ee00 3a10 	vmov	s0, r3
 80075c8:	4770      	bx	lr
 80075ca:	4911      	ldr	r1, [pc, #68]	; (8007610 <floorf+0x80>)
 80075cc:	4111      	asrs	r1, r2
 80075ce:	420b      	tst	r3, r1
 80075d0:	d0fa      	beq.n	80075c8 <floorf+0x38>
 80075d2:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8007608 <floorf+0x78>
 80075d6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80075da:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80075de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075e2:	ddef      	ble.n	80075c4 <floorf+0x34>
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	bfbe      	ittt	lt
 80075e8:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80075ec:	fa40 f202 	asrlt.w	r2, r0, r2
 80075f0:	189b      	addlt	r3, r3, r2
 80075f2:	ea23 0301 	bic.w	r3, r3, r1
 80075f6:	e7e5      	b.n	80075c4 <floorf+0x34>
 80075f8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80075fc:	d3e4      	bcc.n	80075c8 <floorf+0x38>
 80075fe:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007602:	4770      	bx	lr
 8007604:	2300      	movs	r3, #0
 8007606:	e7dd      	b.n	80075c4 <floorf+0x34>
 8007608:	7149f2ca 	.word	0x7149f2ca
 800760c:	bf800000 	.word	0xbf800000
 8007610:	007fffff 	.word	0x007fffff

08007614 <scalbnf>:
 8007614:	ee10 3a10 	vmov	r3, s0
 8007618:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800761c:	d025      	beq.n	800766a <scalbnf+0x56>
 800761e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8007622:	d302      	bcc.n	800762a <scalbnf+0x16>
 8007624:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007628:	4770      	bx	lr
 800762a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800762e:	d122      	bne.n	8007676 <scalbnf+0x62>
 8007630:	4b2a      	ldr	r3, [pc, #168]	; (80076dc <scalbnf+0xc8>)
 8007632:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80076e0 <scalbnf+0xcc>
 8007636:	4298      	cmp	r0, r3
 8007638:	ee20 0a27 	vmul.f32	s0, s0, s15
 800763c:	db16      	blt.n	800766c <scalbnf+0x58>
 800763e:	ee10 3a10 	vmov	r3, s0
 8007642:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007646:	3a19      	subs	r2, #25
 8007648:	4402      	add	r2, r0
 800764a:	2afe      	cmp	r2, #254	; 0xfe
 800764c:	dd15      	ble.n	800767a <scalbnf+0x66>
 800764e:	ee10 3a10 	vmov	r3, s0
 8007652:	eddf 7a24 	vldr	s15, [pc, #144]	; 80076e4 <scalbnf+0xd0>
 8007656:	eddf 6a24 	vldr	s13, [pc, #144]	; 80076e8 <scalbnf+0xd4>
 800765a:	2b00      	cmp	r3, #0
 800765c:	eeb0 7a67 	vmov.f32	s14, s15
 8007660:	bfb8      	it	lt
 8007662:	eef0 7a66 	vmovlt.f32	s15, s13
 8007666:	ee27 0a27 	vmul.f32	s0, s14, s15
 800766a:	4770      	bx	lr
 800766c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80076ec <scalbnf+0xd8>
 8007670:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007674:	4770      	bx	lr
 8007676:	0dd2      	lsrs	r2, r2, #23
 8007678:	e7e6      	b.n	8007648 <scalbnf+0x34>
 800767a:	2a00      	cmp	r2, #0
 800767c:	dd06      	ble.n	800768c <scalbnf+0x78>
 800767e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007682:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8007686:	ee00 3a10 	vmov	s0, r3
 800768a:	4770      	bx	lr
 800768c:	f112 0f16 	cmn.w	r2, #22
 8007690:	da1a      	bge.n	80076c8 <scalbnf+0xb4>
 8007692:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007696:	4298      	cmp	r0, r3
 8007698:	ee10 3a10 	vmov	r3, s0
 800769c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076a0:	dd0a      	ble.n	80076b8 <scalbnf+0xa4>
 80076a2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80076e4 <scalbnf+0xd0>
 80076a6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80076e8 <scalbnf+0xd4>
 80076aa:	eef0 7a40 	vmov.f32	s15, s0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	bf18      	it	ne
 80076b2:	eeb0 0a47 	vmovne.f32	s0, s14
 80076b6:	e7db      	b.n	8007670 <scalbnf+0x5c>
 80076b8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80076ec <scalbnf+0xd8>
 80076bc:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80076f0 <scalbnf+0xdc>
 80076c0:	eef0 7a40 	vmov.f32	s15, s0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	e7f3      	b.n	80076b0 <scalbnf+0x9c>
 80076c8:	3219      	adds	r2, #25
 80076ca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80076ce:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80076d2:	eddf 7a08 	vldr	s15, [pc, #32]	; 80076f4 <scalbnf+0xe0>
 80076d6:	ee07 3a10 	vmov	s14, r3
 80076da:	e7c4      	b.n	8007666 <scalbnf+0x52>
 80076dc:	ffff3cb0 	.word	0xffff3cb0
 80076e0:	4c000000 	.word	0x4c000000
 80076e4:	7149f2ca 	.word	0x7149f2ca
 80076e8:	f149f2ca 	.word	0xf149f2ca
 80076ec:	0da24260 	.word	0x0da24260
 80076f0:	8da24260 	.word	0x8da24260
 80076f4:	33000000 	.word	0x33000000

080076f8 <_init>:
 80076f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076fa:	bf00      	nop
 80076fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076fe:	bc08      	pop	{r3}
 8007700:	469e      	mov	lr, r3
 8007702:	4770      	bx	lr

08007704 <_fini>:
 8007704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007706:	bf00      	nop
 8007708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800770a:	bc08      	pop	{r3}
 800770c:	469e      	mov	lr, r3
 800770e:	4770      	bx	lr
