Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 09:46:32 2023
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (576)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1487)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (576)
--------------------------
 There are 576 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1487)
---------------------------------------------------
 There are 1487 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1503          inf        0.000                      0                 1503           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1503 Endpoints
Min Delay          1503 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_mask/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/valid_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.990ns  (logic 5.132ns (39.508%)  route 7.858ns (60.492%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE                         0.000     0.000 r  segment_mask/count_reg[4]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_mask/count_reg[4]/Q
                         net (fo=7, routed)           1.137     1.655    segment_mask/count_reg[4]
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.124     1.779 r  segment_mask/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.779    segment_mask/i__carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.180 r  segment_mask/valid2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.180    segment_mask/valid2_inferred__0/i__carry_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  segment_mask/valid2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.294    segment_mask/valid2_inferred__0/i__carry__0_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  segment_mask/valid2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.408    segment_mask/valid2_inferred__0/i__carry__1_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  segment_mask/valid2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.522    segment_mask/valid2_inferred__0/i__carry__2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  segment_mask/valid2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.636    segment_mask/valid2_inferred__0/i__carry__3_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  segment_mask/valid2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.750    segment_mask/valid2_inferred__0/i__carry__4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  segment_mask/valid2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.864    segment_mask/valid2_inferred__0/i__carry__5_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.135 r  segment_mask/i___54_carry_i_7/CO[0]
                         net (fo=19, routed)          0.994     4.129    segment_mask/i___54_carry_i_7_n_3
    SLICE_X3Y134         LUT3 (Prop_lut3_I0_O)        0.373     4.502 r  segment_mask/i___54_carry_i_1/O
                         net (fo=10, routed)          1.375     5.876    segment_mask/i___54_carry_i_1_n_0
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.124     6.000 r  segment_mask/i___54_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.000    segment_mask/i___54_carry__1_i_3_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.643 r  segment_mask/valid2_inferred__0/i___54_carry__1/O[3]
                         net (fo=1, routed)           0.821     7.464    segment_mask/valid2_inferred__0/i___54_carry__1_n_4
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.307     7.771 r  segment_mask/i___87_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.771    segment_mask/i___87_carry__4_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.172 r  segment_mask/valid2_inferred__0/i___87_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.172    segment_mask/valid2_inferred__0/i___87_carry__4_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.506 f  segment_mask/valid2_inferred__0/i___87_carry__5/O[1]
                         net (fo=1, routed)           0.667     9.173    segment_mask/valid2_inferred__0/i___87_carry__5_n_6
    SLICE_X3Y133         LUT1 (Prop_lut1_I0_O)        0.303     9.476 r  segment_mask/i___155_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.476    segment_mask/i___155_carry__3_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.877 r  segment_mask/valid2_inferred__0/i___155_carry__3/CO[3]
                         net (fo=2, routed)           1.259    11.136    segment_mask/valid2_inferred__0/i___155_carry__3_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    11.260 f  segment_mask/valid[7]_i_5/O
                         net (fo=1, routed)           0.877    12.136    segment_mask/valid[7]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  segment_mask/valid[7]_i_2/O
                         net (fo=8, routed)           0.729    12.990    segment_mask/valid[7]_i_2_n_0
    SLICE_X1Y135         FDSE                                         r  segment_mask/valid_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/valid_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.990ns  (logic 5.132ns (39.508%)  route 7.858ns (60.492%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE                         0.000     0.000 r  segment_mask/count_reg[4]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_mask/count_reg[4]/Q
                         net (fo=7, routed)           1.137     1.655    segment_mask/count_reg[4]
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.124     1.779 r  segment_mask/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.779    segment_mask/i__carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.180 r  segment_mask/valid2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.180    segment_mask/valid2_inferred__0/i__carry_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  segment_mask/valid2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.294    segment_mask/valid2_inferred__0/i__carry__0_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  segment_mask/valid2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.408    segment_mask/valid2_inferred__0/i__carry__1_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  segment_mask/valid2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.522    segment_mask/valid2_inferred__0/i__carry__2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  segment_mask/valid2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.636    segment_mask/valid2_inferred__0/i__carry__3_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  segment_mask/valid2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.750    segment_mask/valid2_inferred__0/i__carry__4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  segment_mask/valid2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.864    segment_mask/valid2_inferred__0/i__carry__5_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.135 r  segment_mask/i___54_carry_i_7/CO[0]
                         net (fo=19, routed)          0.994     4.129    segment_mask/i___54_carry_i_7_n_3
    SLICE_X3Y134         LUT3 (Prop_lut3_I0_O)        0.373     4.502 r  segment_mask/i___54_carry_i_1/O
                         net (fo=10, routed)          1.375     5.876    segment_mask/i___54_carry_i_1_n_0
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.124     6.000 r  segment_mask/i___54_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.000    segment_mask/i___54_carry__1_i_3_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.643 r  segment_mask/valid2_inferred__0/i___54_carry__1/O[3]
                         net (fo=1, routed)           0.821     7.464    segment_mask/valid2_inferred__0/i___54_carry__1_n_4
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.307     7.771 r  segment_mask/i___87_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.771    segment_mask/i___87_carry__4_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.172 r  segment_mask/valid2_inferred__0/i___87_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.172    segment_mask/valid2_inferred__0/i___87_carry__4_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.506 f  segment_mask/valid2_inferred__0/i___87_carry__5/O[1]
                         net (fo=1, routed)           0.667     9.173    segment_mask/valid2_inferred__0/i___87_carry__5_n_6
    SLICE_X3Y133         LUT1 (Prop_lut1_I0_O)        0.303     9.476 r  segment_mask/i___155_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.476    segment_mask/i___155_carry__3_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.877 r  segment_mask/valid2_inferred__0/i___155_carry__3/CO[3]
                         net (fo=2, routed)           1.259    11.136    segment_mask/valid2_inferred__0/i___155_carry__3_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    11.260 f  segment_mask/valid[7]_i_5/O
                         net (fo=1, routed)           0.877    12.136    segment_mask/valid[7]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  segment_mask/valid[7]_i_2/O
                         net (fo=8, routed)           0.729    12.990    segment_mask/valid[7]_i_2_n_0
    SLICE_X1Y135         FDSE                                         r  segment_mask/valid_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/valid_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.990ns  (logic 5.132ns (39.508%)  route 7.858ns (60.492%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE                         0.000     0.000 r  segment_mask/count_reg[4]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_mask/count_reg[4]/Q
                         net (fo=7, routed)           1.137     1.655    segment_mask/count_reg[4]
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.124     1.779 r  segment_mask/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.779    segment_mask/i__carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.180 r  segment_mask/valid2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.180    segment_mask/valid2_inferred__0/i__carry_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  segment_mask/valid2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.294    segment_mask/valid2_inferred__0/i__carry__0_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  segment_mask/valid2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.408    segment_mask/valid2_inferred__0/i__carry__1_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  segment_mask/valid2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.522    segment_mask/valid2_inferred__0/i__carry__2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  segment_mask/valid2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.636    segment_mask/valid2_inferred__0/i__carry__3_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  segment_mask/valid2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.750    segment_mask/valid2_inferred__0/i__carry__4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  segment_mask/valid2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.864    segment_mask/valid2_inferred__0/i__carry__5_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.135 r  segment_mask/i___54_carry_i_7/CO[0]
                         net (fo=19, routed)          0.994     4.129    segment_mask/i___54_carry_i_7_n_3
    SLICE_X3Y134         LUT3 (Prop_lut3_I0_O)        0.373     4.502 r  segment_mask/i___54_carry_i_1/O
                         net (fo=10, routed)          1.375     5.876    segment_mask/i___54_carry_i_1_n_0
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.124     6.000 r  segment_mask/i___54_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.000    segment_mask/i___54_carry__1_i_3_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.643 r  segment_mask/valid2_inferred__0/i___54_carry__1/O[3]
                         net (fo=1, routed)           0.821     7.464    segment_mask/valid2_inferred__0/i___54_carry__1_n_4
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.307     7.771 r  segment_mask/i___87_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.771    segment_mask/i___87_carry__4_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.172 r  segment_mask/valid2_inferred__0/i___87_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.172    segment_mask/valid2_inferred__0/i___87_carry__4_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.506 f  segment_mask/valid2_inferred__0/i___87_carry__5/O[1]
                         net (fo=1, routed)           0.667     9.173    segment_mask/valid2_inferred__0/i___87_carry__5_n_6
    SLICE_X3Y133         LUT1 (Prop_lut1_I0_O)        0.303     9.476 r  segment_mask/i___155_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.476    segment_mask/i___155_carry__3_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.877 r  segment_mask/valid2_inferred__0/i___155_carry__3/CO[3]
                         net (fo=2, routed)           1.259    11.136    segment_mask/valid2_inferred__0/i___155_carry__3_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    11.260 f  segment_mask/valid[7]_i_5/O
                         net (fo=1, routed)           0.877    12.136    segment_mask/valid[7]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  segment_mask/valid[7]_i_2/O
                         net (fo=8, routed)           0.729    12.990    segment_mask/valid[7]_i_2_n_0
    SLICE_X1Y135         FDSE                                         r  segment_mask/valid_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/valid_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.990ns  (logic 5.132ns (39.508%)  route 7.858ns (60.492%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE                         0.000     0.000 r  segment_mask/count_reg[4]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_mask/count_reg[4]/Q
                         net (fo=7, routed)           1.137     1.655    segment_mask/count_reg[4]
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.124     1.779 r  segment_mask/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.779    segment_mask/i__carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.180 r  segment_mask/valid2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.180    segment_mask/valid2_inferred__0/i__carry_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  segment_mask/valid2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.294    segment_mask/valid2_inferred__0/i__carry__0_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  segment_mask/valid2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.408    segment_mask/valid2_inferred__0/i__carry__1_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  segment_mask/valid2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.522    segment_mask/valid2_inferred__0/i__carry__2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  segment_mask/valid2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.636    segment_mask/valid2_inferred__0/i__carry__3_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  segment_mask/valid2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.750    segment_mask/valid2_inferred__0/i__carry__4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  segment_mask/valid2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.864    segment_mask/valid2_inferred__0/i__carry__5_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.135 r  segment_mask/i___54_carry_i_7/CO[0]
                         net (fo=19, routed)          0.994     4.129    segment_mask/i___54_carry_i_7_n_3
    SLICE_X3Y134         LUT3 (Prop_lut3_I0_O)        0.373     4.502 r  segment_mask/i___54_carry_i_1/O
                         net (fo=10, routed)          1.375     5.876    segment_mask/i___54_carry_i_1_n_0
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.124     6.000 r  segment_mask/i___54_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.000    segment_mask/i___54_carry__1_i_3_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.643 r  segment_mask/valid2_inferred__0/i___54_carry__1/O[3]
                         net (fo=1, routed)           0.821     7.464    segment_mask/valid2_inferred__0/i___54_carry__1_n_4
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.307     7.771 r  segment_mask/i___87_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.771    segment_mask/i___87_carry__4_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.172 r  segment_mask/valid2_inferred__0/i___87_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.172    segment_mask/valid2_inferred__0/i___87_carry__4_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.506 f  segment_mask/valid2_inferred__0/i___87_carry__5/O[1]
                         net (fo=1, routed)           0.667     9.173    segment_mask/valid2_inferred__0/i___87_carry__5_n_6
    SLICE_X3Y133         LUT1 (Prop_lut1_I0_O)        0.303     9.476 r  segment_mask/i___155_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.476    segment_mask/i___155_carry__3_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.877 r  segment_mask/valid2_inferred__0/i___155_carry__3/CO[3]
                         net (fo=2, routed)           1.259    11.136    segment_mask/valid2_inferred__0/i___155_carry__3_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    11.260 f  segment_mask/valid[7]_i_5/O
                         net (fo=1, routed)           0.877    12.136    segment_mask/valid[7]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  segment_mask/valid[7]_i_2/O
                         net (fo=8, routed)           0.729    12.990    segment_mask/valid[7]_i_2_n_0
    SLICE_X1Y135         FDSE                                         r  segment_mask/valid_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/valid_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.989ns  (logic 5.132ns (39.511%)  route 7.857ns (60.489%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE                         0.000     0.000 r  segment_mask/count_reg[4]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_mask/count_reg[4]/Q
                         net (fo=7, routed)           1.137     1.655    segment_mask/count_reg[4]
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.124     1.779 r  segment_mask/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.779    segment_mask/i__carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.180 r  segment_mask/valid2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.180    segment_mask/valid2_inferred__0/i__carry_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  segment_mask/valid2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.294    segment_mask/valid2_inferred__0/i__carry__0_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  segment_mask/valid2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.408    segment_mask/valid2_inferred__0/i__carry__1_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  segment_mask/valid2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.522    segment_mask/valid2_inferred__0/i__carry__2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  segment_mask/valid2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.636    segment_mask/valid2_inferred__0/i__carry__3_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  segment_mask/valid2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.750    segment_mask/valid2_inferred__0/i__carry__4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  segment_mask/valid2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.864    segment_mask/valid2_inferred__0/i__carry__5_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.135 r  segment_mask/i___54_carry_i_7/CO[0]
                         net (fo=19, routed)          0.994     4.129    segment_mask/i___54_carry_i_7_n_3
    SLICE_X3Y134         LUT3 (Prop_lut3_I0_O)        0.373     4.502 r  segment_mask/i___54_carry_i_1/O
                         net (fo=10, routed)          1.375     5.876    segment_mask/i___54_carry_i_1_n_0
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.124     6.000 r  segment_mask/i___54_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.000    segment_mask/i___54_carry__1_i_3_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.643 r  segment_mask/valid2_inferred__0/i___54_carry__1/O[3]
                         net (fo=1, routed)           0.821     7.464    segment_mask/valid2_inferred__0/i___54_carry__1_n_4
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.307     7.771 r  segment_mask/i___87_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.771    segment_mask/i___87_carry__4_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.172 r  segment_mask/valid2_inferred__0/i___87_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.172    segment_mask/valid2_inferred__0/i___87_carry__4_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.506 f  segment_mask/valid2_inferred__0/i___87_carry__5/O[1]
                         net (fo=1, routed)           0.667     9.173    segment_mask/valid2_inferred__0/i___87_carry__5_n_6
    SLICE_X3Y133         LUT1 (Prop_lut1_I0_O)        0.303     9.476 r  segment_mask/i___155_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.476    segment_mask/i___155_carry__3_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.877 r  segment_mask/valid2_inferred__0/i___155_carry__3/CO[3]
                         net (fo=2, routed)           1.259    11.136    segment_mask/valid2_inferred__0/i___155_carry__3_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    11.260 f  segment_mask/valid[7]_i_5/O
                         net (fo=1, routed)           0.877    12.136    segment_mask/valid[7]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  segment_mask/valid[7]_i_2/O
                         net (fo=8, routed)           0.728    12.989    segment_mask/valid[7]_i_2_n_0
    SLICE_X0Y136         FDSE                                         r  segment_mask/valid_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/valid_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.989ns  (logic 5.132ns (39.511%)  route 7.857ns (60.489%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE                         0.000     0.000 r  segment_mask/count_reg[4]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_mask/count_reg[4]/Q
                         net (fo=7, routed)           1.137     1.655    segment_mask/count_reg[4]
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.124     1.779 r  segment_mask/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.779    segment_mask/i__carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.180 r  segment_mask/valid2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.180    segment_mask/valid2_inferred__0/i__carry_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  segment_mask/valid2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.294    segment_mask/valid2_inferred__0/i__carry__0_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  segment_mask/valid2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.408    segment_mask/valid2_inferred__0/i__carry__1_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  segment_mask/valid2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.522    segment_mask/valid2_inferred__0/i__carry__2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  segment_mask/valid2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.636    segment_mask/valid2_inferred__0/i__carry__3_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  segment_mask/valid2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.750    segment_mask/valid2_inferred__0/i__carry__4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  segment_mask/valid2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.864    segment_mask/valid2_inferred__0/i__carry__5_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.135 r  segment_mask/i___54_carry_i_7/CO[0]
                         net (fo=19, routed)          0.994     4.129    segment_mask/i___54_carry_i_7_n_3
    SLICE_X3Y134         LUT3 (Prop_lut3_I0_O)        0.373     4.502 r  segment_mask/i___54_carry_i_1/O
                         net (fo=10, routed)          1.375     5.876    segment_mask/i___54_carry_i_1_n_0
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.124     6.000 r  segment_mask/i___54_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.000    segment_mask/i___54_carry__1_i_3_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.643 r  segment_mask/valid2_inferred__0/i___54_carry__1/O[3]
                         net (fo=1, routed)           0.821     7.464    segment_mask/valid2_inferred__0/i___54_carry__1_n_4
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.307     7.771 r  segment_mask/i___87_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.771    segment_mask/i___87_carry__4_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.172 r  segment_mask/valid2_inferred__0/i___87_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.172    segment_mask/valid2_inferred__0/i___87_carry__4_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.506 f  segment_mask/valid2_inferred__0/i___87_carry__5/O[1]
                         net (fo=1, routed)           0.667     9.173    segment_mask/valid2_inferred__0/i___87_carry__5_n_6
    SLICE_X3Y133         LUT1 (Prop_lut1_I0_O)        0.303     9.476 r  segment_mask/i___155_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.476    segment_mask/i___155_carry__3_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.877 r  segment_mask/valid2_inferred__0/i___155_carry__3/CO[3]
                         net (fo=2, routed)           1.259    11.136    segment_mask/valid2_inferred__0/i___155_carry__3_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    11.260 f  segment_mask/valid[7]_i_5/O
                         net (fo=1, routed)           0.877    12.136    segment_mask/valid[7]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  segment_mask/valid[7]_i_2/O
                         net (fo=8, routed)           0.728    12.989    segment_mask/valid[7]_i_2_n_0
    SLICE_X0Y136         FDSE                                         r  segment_mask/valid_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/valid_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.989ns  (logic 5.132ns (39.511%)  route 7.857ns (60.489%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE                         0.000     0.000 r  segment_mask/count_reg[4]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_mask/count_reg[4]/Q
                         net (fo=7, routed)           1.137     1.655    segment_mask/count_reg[4]
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.124     1.779 r  segment_mask/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.779    segment_mask/i__carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.180 r  segment_mask/valid2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.180    segment_mask/valid2_inferred__0/i__carry_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  segment_mask/valid2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.294    segment_mask/valid2_inferred__0/i__carry__0_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  segment_mask/valid2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.408    segment_mask/valid2_inferred__0/i__carry__1_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  segment_mask/valid2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.522    segment_mask/valid2_inferred__0/i__carry__2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  segment_mask/valid2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.636    segment_mask/valid2_inferred__0/i__carry__3_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  segment_mask/valid2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.750    segment_mask/valid2_inferred__0/i__carry__4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  segment_mask/valid2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.864    segment_mask/valid2_inferred__0/i__carry__5_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.135 r  segment_mask/i___54_carry_i_7/CO[0]
                         net (fo=19, routed)          0.994     4.129    segment_mask/i___54_carry_i_7_n_3
    SLICE_X3Y134         LUT3 (Prop_lut3_I0_O)        0.373     4.502 r  segment_mask/i___54_carry_i_1/O
                         net (fo=10, routed)          1.375     5.876    segment_mask/i___54_carry_i_1_n_0
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.124     6.000 r  segment_mask/i___54_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.000    segment_mask/i___54_carry__1_i_3_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.643 r  segment_mask/valid2_inferred__0/i___54_carry__1/O[3]
                         net (fo=1, routed)           0.821     7.464    segment_mask/valid2_inferred__0/i___54_carry__1_n_4
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.307     7.771 r  segment_mask/i___87_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.771    segment_mask/i___87_carry__4_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.172 r  segment_mask/valid2_inferred__0/i___87_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.172    segment_mask/valid2_inferred__0/i___87_carry__4_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.506 f  segment_mask/valid2_inferred__0/i___87_carry__5/O[1]
                         net (fo=1, routed)           0.667     9.173    segment_mask/valid2_inferred__0/i___87_carry__5_n_6
    SLICE_X3Y133         LUT1 (Prop_lut1_I0_O)        0.303     9.476 r  segment_mask/i___155_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.476    segment_mask/i___155_carry__3_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.877 r  segment_mask/valid2_inferred__0/i___155_carry__3/CO[3]
                         net (fo=2, routed)           1.259    11.136    segment_mask/valid2_inferred__0/i___155_carry__3_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    11.260 f  segment_mask/valid[7]_i_5/O
                         net (fo=1, routed)           0.877    12.136    segment_mask/valid[7]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  segment_mask/valid[7]_i_2/O
                         net (fo=8, routed)           0.728    12.989    segment_mask/valid[7]_i_2_n_0
    SLICE_X0Y136         FDSE                                         r  segment_mask/valid_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_mask/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment_mask/valid_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.989ns  (logic 5.132ns (39.511%)  route 7.857ns (60.489%))
  Logic Levels:           20  (CARRY4=12 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE                         0.000     0.000 r  segment_mask/count_reg[4]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segment_mask/count_reg[4]/Q
                         net (fo=7, routed)           1.137     1.655    segment_mask/count_reg[4]
    SLICE_X5Y129         LUT2 (Prop_lut2_I0_O)        0.124     1.779 r  segment_mask/i__carry_i_1/O
                         net (fo=1, routed)           0.000     1.779    segment_mask/i__carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.180 r  segment_mask/valid2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.180    segment_mask/valid2_inferred__0/i__carry_n_0
    SLICE_X5Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.294 r  segment_mask/valid2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.294    segment_mask/valid2_inferred__0/i__carry__0_n_0
    SLICE_X5Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.408 r  segment_mask/valid2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.408    segment_mask/valid2_inferred__0/i__carry__1_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  segment_mask/valid2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.522    segment_mask/valid2_inferred__0/i__carry__2_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.636 r  segment_mask/valid2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.636    segment_mask/valid2_inferred__0/i__carry__3_n_0
    SLICE_X5Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.750 r  segment_mask/valid2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.750    segment_mask/valid2_inferred__0/i__carry__4_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.864 r  segment_mask/valid2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.864    segment_mask/valid2_inferred__0/i__carry__5_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.135 r  segment_mask/i___54_carry_i_7/CO[0]
                         net (fo=19, routed)          0.994     4.129    segment_mask/i___54_carry_i_7_n_3
    SLICE_X3Y134         LUT3 (Prop_lut3_I0_O)        0.373     4.502 r  segment_mask/i___54_carry_i_1/O
                         net (fo=10, routed)          1.375     5.876    segment_mask/i___54_carry_i_1_n_0
    SLICE_X2Y133         LUT4 (Prop_lut4_I0_O)        0.124     6.000 r  segment_mask/i___54_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.000    segment_mask/i___54_carry__1_i_3_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.643 r  segment_mask/valid2_inferred__0/i___54_carry__1/O[3]
                         net (fo=1, routed)           0.821     7.464    segment_mask/valid2_inferred__0/i___54_carry__1_n_4
    SLICE_X4Y133         LUT2 (Prop_lut2_I1_O)        0.307     7.771 r  segment_mask/i___87_carry__4_i_1/O
                         net (fo=1, routed)           0.000     7.771    segment_mask/i___87_carry__4_i_1_n_0
    SLICE_X4Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.172 r  segment_mask/valid2_inferred__0/i___87_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.172    segment_mask/valid2_inferred__0/i___87_carry__4_n_0
    SLICE_X4Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.506 f  segment_mask/valid2_inferred__0/i___87_carry__5/O[1]
                         net (fo=1, routed)           0.667     9.173    segment_mask/valid2_inferred__0/i___87_carry__5_n_6
    SLICE_X3Y133         LUT1 (Prop_lut1_I0_O)        0.303     9.476 r  segment_mask/i___155_carry__3_i_1/O
                         net (fo=1, routed)           0.000     9.476    segment_mask/i___155_carry__3_i_1_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.877 r  segment_mask/valid2_inferred__0/i___155_carry__3/CO[3]
                         net (fo=2, routed)           1.259    11.136    segment_mask/valid2_inferred__0/i___155_carry__3_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    11.260 f  segment_mask/valid[7]_i_5/O
                         net (fo=1, routed)           0.877    12.136    segment_mask/valid[7]_i_5_n_0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  segment_mask/valid[7]_i_2/O
                         net (fo=8, routed)           0.728    12.989    segment_mask/valid[7]_i_2_n_0
    SLICE_X0Y136         FDSE                                         r  segment_mask/valid_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random/index_reg_rep[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.167ns  (logic 4.875ns (43.654%)  route 6.292ns (56.346%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE                         0.000     0.000 r  shift_reg/dout_reg[2]/C
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  shift_reg/dout_reg[2]/Q
                         net (fo=7, routed)           1.125     1.643    time_seed/index1_inferred__0/i___3_carry__1[2]
    SLICE_X4Y118         LUT4 (Prop_lut4_I3_O)        0.150     1.793 r  time_seed/i___3_carry__0_i_4/O
                         net (fo=2, routed)           0.655     2.448    random/index0_carry__0_i_3[0]
    SLICE_X4Y119         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.182 r  random/index1_inferred__0/i___3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.182    random/index1_inferred__0/i___3_carry__0_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.404 r  random/index1_inferred__0/i___3_carry__1/O[0]
                         net (fo=3, routed)           1.133     4.536    shift_reg/index0_carry__1[4]
    SLICE_X6Y119         LUT2 (Prop_lut2_I0_O)        0.299     4.835 r  shift_reg/index0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.835    random/index0_carry__1_0[0]
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.368 r  random/index0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.368    random/index0_carry__0_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.691 f  random/index0_carry__1/O[1]
                         net (fo=1, routed)           0.946     6.637    random/index0_carry__1_n_6
    SLICE_X5Y119         LUT1 (Prop_lut1_I0_O)        0.306     6.943 r  random/index0__24_carry_i_3/O
                         net (fo=1, routed)           0.000     6.943    random/index0__24_carry_i_3_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.523 r  random/index0__24_carry/O[2]
                         net (fo=1, routed)           0.643     8.166    random/index0__24_carry_n_5
    SLICE_X5Y118         LUT2 (Prop_lut2_I1_O)        0.302     8.468 r  random/index0__33_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.468    random/index0__33_carry__0_i_3_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.048 r  random/index0__33_carry__0/O[2]
                         net (fo=4, routed)           0.982    10.030    random/index0__33_carry__0_n_5
    SLICE_X3Y118         LUT5 (Prop_lut5_I0_O)        0.328    10.358 r  random/index[6]_i_2/O
                         net (fo=2, routed)           0.809    11.167    random/index[6]_i_2_n_0
    SLICE_X6Y118         FDRE                                         r  random/index_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            random/index_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.093ns  (logic 4.875ns (43.945%)  route 6.218ns (56.055%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE                         0.000     0.000 r  shift_reg/dout_reg[2]/C
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  shift_reg/dout_reg[2]/Q
                         net (fo=7, routed)           1.125     1.643    time_seed/index1_inferred__0/i___3_carry__1[2]
    SLICE_X4Y118         LUT4 (Prop_lut4_I3_O)        0.150     1.793 r  time_seed/i___3_carry__0_i_4/O
                         net (fo=2, routed)           0.655     2.448    random/index0_carry__0_i_3[0]
    SLICE_X4Y119         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     3.182 r  random/index1_inferred__0/i___3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.182    random/index1_inferred__0/i___3_carry__0_n_0
    SLICE_X4Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.404 r  random/index1_inferred__0/i___3_carry__1/O[0]
                         net (fo=3, routed)           1.133     4.536    shift_reg/index0_carry__1[4]
    SLICE_X6Y119         LUT2 (Prop_lut2_I0_O)        0.299     4.835 r  shift_reg/index0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.835    random/index0_carry__1_0[0]
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.368 r  random/index0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.368    random/index0_carry__0_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.691 f  random/index0_carry__1/O[1]
                         net (fo=1, routed)           0.946     6.637    random/index0_carry__1_n_6
    SLICE_X5Y119         LUT1 (Prop_lut1_I0_O)        0.306     6.943 r  random/index0__24_carry_i_3/O
                         net (fo=1, routed)           0.000     6.943    random/index0__24_carry_i_3_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.523 r  random/index0__24_carry/O[2]
                         net (fo=1, routed)           0.643     8.166    random/index0__24_carry_n_5
    SLICE_X5Y118         LUT2 (Prop_lut2_I1_O)        0.302     8.468 r  random/index0__33_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.468    random/index0__33_carry__0_i_3_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.048 r  random/index0__33_carry__0/O[2]
                         net (fo=4, routed)           0.982    10.030    random/index0__33_carry__0_n_5
    SLICE_X3Y118         LUT5 (Prop_lut5_I0_O)        0.328    10.358 r  random/index[6]_i_2/O
                         net (fo=2, routed)           0.735    11.093    random/index[6]_i_2_n_0
    SLICE_X5Y119         FDRE                                         r  random/index_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 micro_second_bin2bcd/bin_buf_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            micro_second_bin2bcd/bin_buf_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE                         0.000     0.000 r  micro_second_bin2bcd/bin_buf_reg[5]/C
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  micro_second_bin2bcd/bin_buf_reg[5]/Q
                         net (fo=1, routed)           0.053     0.194    timer/micro_second_clock/bin_buf_reg[11][5]
    SLICE_X5Y124         LUT4 (Prop_lut4_I3_O)        0.045     0.239 r  timer/micro_second_clock/bin_buf[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.239    micro_second_bin2bcd/D[6]
    SLICE_X5Y124         FDRE                                         r  micro_second_bin2bcd/bin_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_encode/r8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_encode/r7_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.513%)  route 0.116ns (47.487%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE                         0.000     0.000 r  uart_encode/r8_reg[0]/C
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_encode/r8_reg[0]/Q
                         net (fo=1, routed)           0.116     0.244    uart_encode/r8__0[0]
    SLICE_X9Y117         FDRE                                         r  uart_encode/r7_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_encode/r3_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_encode/r2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE                         0.000     0.000 r  uart_encode/r3_reg[4]/C
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_encode/r3_reg[4]/Q
                         net (fo=1, routed)           0.116     0.244    uart_encode/r3[4]
    SLICE_X9Y119         FDRE                                         r  uart_encode/r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_encode/r7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_encode/r6_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.090%)  route 0.110ns (43.910%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE                         0.000     0.000 r  uart_encode/r7_reg[0]/C
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_encode/r7_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    uart_encode/r7[0]
    SLICE_X9Y117         FDRE                                         r  uart_encode/r6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_encode/r7_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_encode/r6_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE                         0.000     0.000 r  uart_encode/r7_reg[1]/C
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_encode/r7_reg[1]/Q
                         net (fo=1, routed)           0.113     0.254    uart_encode/r7[1]
    SLICE_X10Y116        FDRE                                         r  uart_encode/r6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_encode/r6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_encode/r5_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE                         0.000     0.000 r  uart_encode/r6_reg[3]/C
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_encode/r6_reg[3]/Q
                         net (fo=1, routed)           0.117     0.258    uart_encode/r6[3]
    SLICE_X10Y117        FDRE                                         r  uart_encode/r5_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in/sw_r1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            in/sw_r2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE                         0.000     0.000 r  in/sw_r1_reg[2]/C
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  in/sw_r1_reg[2]/Q
                         net (fo=1, routed)           0.119     0.260    in/sw_r1[2]
    SLICE_X0Y122         FDRE                                         r  in/sw_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer/second_clock/value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            second_bin2bcd/bin_buf_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE                         0.000     0.000 r  timer/second_clock/value_reg[5]/C
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timer/second_clock/value_reg[5]/Q
                         net (fo=4, routed)           0.075     0.216    timer/second_clock/second[5]
    SLICE_X6Y127         LUT4 (Prop_lut4_I0_O)        0.045     0.261 r  timer/second_clock/bin_buf[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.261    second_bin2bcd/D[5]
    SLICE_X6Y127         FDRE                                         r  second_bin2bcd/bin_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 second_bin2bcd/bcd_buf_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            second_bin2bcd/bcd_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE                         0.000     0.000 r  second_bin2bcd/bcd_buf_reg[6]/C
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  second_bin2bcd/bcd_buf_reg[6]/Q
                         net (fo=4, routed)           0.121     0.262    second_bin2bcd/p_0_in[2]
    SLICE_X2Y130         FDRE                                         r  second_bin2bcd/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_encode/r3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_encode/r2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.066%)  route 0.116ns (43.934%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE                         0.000     0.000 r  uart_encode/r3_reg[3]/C
    SLICE_X10Y117        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart_encode/r3_reg[3]/Q
                         net (fo=1, routed)           0.116     0.264    uart_encode/r3[3]
    SLICE_X10Y117        FDRE                                         r  uart_encode/r2_reg[3]/D
  -------------------------------------------------------------------    -------------------





