<def f='tvm/relay/ir/adt.cc' l='50' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/ir/dataflow_pattern.cc' l='54' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/ir/expr.cc' l='127' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/ir/op_strategy.cc' l='32' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/image/grid_sample.cc' l='96' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/image/resize.cc' l='137' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/nn/bitserial.cc' l='120' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/nn/convolution.cc' l='180' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/nn/nn.cc' l='106' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/nn/pad.cc' l='211' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/tensor/reduce.cc' l='42' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/tensor/transform.cc' l='127' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/vision/multibox_op.cc' l='77' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/vision/nms.cc' l='74' macro='1' type='::tvm::ReflectionVTable::Registry'/>
<def f='tvm/relay/op/vision/rcnn_op.cc' l='109' macro='1' type='::tvm::ReflectionVTable::Registry'/>
