Analysis & Synthesis report for Lab6_1
Sat Apr 22 14:21:34 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 19. Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 20. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 21. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 22. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 24. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 25. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 26. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 27. Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 28. Source assignments for lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated
 29. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001
 31. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 33. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 34. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 35. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 36. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 37. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 38. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 39. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 40. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 41. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 42. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 43. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 44. Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 45. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller
 46. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 51. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated
 52. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p
 53. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p
 54. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram
 55. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp
 56. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp
 57. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 58. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 59. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp
 60. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp
 61. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 62. Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 63. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 64. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated
 65. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p
 66. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p
 67. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram
 68. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp
 69. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp
 70. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 71. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 72. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp
 73. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp
 74. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 75. Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 76. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 77. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 78. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a
 79. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b
 81. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 83. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram
 84. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 86. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 87. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 88. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 89. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy
 90. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0
 91. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 93. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 94. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 95. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 96. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 97. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 98. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator
 99. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
100. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
101. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
102. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
103. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
104. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
105. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
106. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
107. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
108. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
109. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
110. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
111. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
114. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
117. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
120. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent
123. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
126. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
129. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
132. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
135. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
136. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
137. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
138. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
139. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
140. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
141. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
144. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
147. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
150. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_003|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_004|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_005|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_006|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_007|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_008|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_009|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_010|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_011|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_012|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_013|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_014|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_015|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
195. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
196. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
197. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
198. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
199. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
200. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
201. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
202. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
203. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
204. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
205. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
206. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
207. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
208. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
209. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
210. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
211. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
212. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
213. Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
214. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller
215. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
216. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
217. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001
218. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
219. Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
220. Parameter Settings for User Entity Instance: sdram_pll0:pll|altpll:altpll_component
221. Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller
222. Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|sdram_pll0:sdram_pll0_inst|altpll:altpll_component
223. Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|control_interface:control1
224. Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|command:command1
225. Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|sdr_data_path:data_path1
226. Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
227. Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
228. Parameter Settings for User Entity Instance: Game_Logic:game
229. Parameter Settings for User Entity Instance: color_mapper:colormap
230. Parameter Settings for User Entity Instance: vga_controller:vga_ctrl
231. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult8
232. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult9
233. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult10
234. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult11
235. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult12
236. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult13
237. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult14
238. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult15
239. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult0
240. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult1
241. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult2
242. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult3
243. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult4
244. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult5
245. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult6
246. Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult7
247. scfifo Parameter Settings by Entity Instance
248. dcfifo Parameter Settings by Entity Instance
249. altsyncram Parameter Settings by Entity Instance
250. altpll Parameter Settings by Entity Instance
251. lpm_mult Parameter Settings by Entity Instance
252. Port Connectivity Checks: "vga_controller:vga_ctrl"
253. Port Connectivity Checks: "color_mapper:colormap"
254. Port Connectivity Checks: "Game_Logic:game"
255. Port Connectivity Checks: "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1"
256. Port Connectivity Checks: "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1"
257. Port Connectivity Checks: "Sdram_Control:sdram_controller|sdr_data_path:data_path1"
258. Port Connectivity Checks: "Sdram_Control:sdram_controller|control_interface:control1"
259. Port Connectivity Checks: "Sdram_Control:sdram_controller|sdram_pll0:sdram_pll0_inst"
260. Port Connectivity Checks: "Sdram_Control:sdram_controller"
261. Port Connectivity Checks: "sdram_pll0:pll"
262. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
263. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001"
264. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
265. Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller"
266. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
267. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
268. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
269. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode"
270. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
271. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
272. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
273. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
274. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
275. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
276. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
277. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
278. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
279. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
280. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
281. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
282. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
283. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
284. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
285. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
286. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
287. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
288. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo"
289. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent"
290. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
291. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
292. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
293. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
294. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
295. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
296. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
297. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
298. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
299. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
300. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
301. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
302. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
303. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
304. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
305. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
306. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
307. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
308. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
309. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator"
310. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
311. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
312. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
313. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
314. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
315. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
316. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_spi_0:spi_0"
317. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0"
318. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy"
319. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
320. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
321. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib"
322. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
323. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
324. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
325. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
326. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
327. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug"
328. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci"
329. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench"
330. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0"
331. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic"
332. Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0"
333. Port Connectivity Checks: "lab62_soc:u0"
334. Post-Synthesis Netlist Statistics for Top Partition
335. Elapsed Time Per Partition
336. Analysis & Synthesis Messages
337. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 22 14:21:34 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab6_1                                      ;
; Top-level Entity Name              ; lab62                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,381                                       ;
;     Total combinational functions  ; 4,946                                       ;
;     Dedicated logic registers      ; 1,882                                       ;
; Total registers                    ; 1882                                        ;
; Total pins                         ; 142                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,059,872                                   ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab62              ; Lab6_1             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                            ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; v/Sdram_Control/Sdram_WR_FIFO.v                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v                                                                 ;             ;
; v/Sdram_Control/Sdram_RD_FIFO.v                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v                                                                 ;             ;
; v/Sdram_Control/Sdram_Params.h                                                                  ; yes             ; User File                                    ; C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Params.h                                                                  ;             ;
; v/Sdram_Control/Sdram_Control.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v                                                                 ;             ;
; v/Sdram_Control/sdr_data_path.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v                                                                 ;             ;
; v/Sdram_Control/control_interface.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v                                                             ;             ;
; v/Sdram_Control/command.v                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v                                                                       ;             ;
; v/sdram_pll0.v                                                                                  ; yes             ; User Wizard-Generated File                   ; C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v                                                                                  ;             ;
; v/pll_test.v                                                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/user1/Desktop/NES-on-FPGA/pong/v/pll_test.v                                                                                    ;             ;
; lab62_soc/synthesis/lab62_soc.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v                                                                 ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v                                        ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v                                      ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv                                          ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v                                    ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v                  ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv                           ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv                         ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv                           ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv                         ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv                        ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv                            ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv                                    ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                ; lab62_soc   ;
; lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv                               ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v                                              ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v                                              ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v                                              ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v                                         ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_spi_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v                                                ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.hex                                   ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v                                     ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v                                         ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v                                     ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v                          ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v                                             ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_keycode.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_keycode.v                                              ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_key.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_key.v                                                  ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v                                          ; lab62_soc   ;
; lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v                                       ; lab62_soc   ;
; VGA_controller.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv                                                                               ;             ;
; lab62.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv                                                                                        ;             ;
; HexDriver.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/HexDriver.sv                                                                                    ;             ;
; Color_Mapper.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv                                                                                 ;             ;
; Game_Logic.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv                                                                                   ;             ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                       ;             ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                    ;             ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                     ;             ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                     ;             ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                     ;             ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                     ;             ;
; aglobal181.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                   ;             ;
; db/scfifo_9621.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/scfifo_9621.tdf                                                                              ;             ;
; db/a_dpfifo_bb01.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_337.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_337.tdf                                                                                 ;             ;
; db/altsyncram_dtn1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_dtn1.tdf                                                                          ;             ;
; db/cntr_n2b.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_n2b.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_s0c1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_s0c1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                        ;             ;
; db/altsyncram_0n61.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_0n61.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                         ;             ;
; db/altsyncram_2mg1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf                                                                          ;             ;
; db/decode_c7a.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/decode_c7a.tdf                                                                               ;             ;
; db/mux_93b.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/mux_93b.tdf                                                                                  ;             ;
; altpll.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                       ;             ;
; stratix_pll.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                  ;             ;
; stratixii_pll.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                ;             ;
; cycloneii_pll.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                ;             ;
; db/sdram_pll0_altpll.v                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sdram_pll0_altpll.v                                                                          ;             ;
; dcfifo.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                       ;             ;
; lpm_counter.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                  ;             ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                  ;             ;
; a_graycounter.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                ;             ;
; a_fefifo.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                     ;             ;
; a_gray2bin.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                   ;             ;
; dffpipe.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                      ;             ;
; alt_sync_fifo.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                ;             ;
; lpm_compare.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                  ;             ;
; altsyncram_fifo.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                              ;             ;
; db/dcfifo_54p1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf                                                                              ;             ;
; db/a_gray2bin_ssa.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_gray2bin_ssa.tdf                                                                           ;             ;
; db/a_graycounter_rh6.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_rh6.tdf                                                                        ;             ;
; db/a_graycounter_nvb.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_nvb.tdf                                                                        ;             ;
; db/altsyncram_b681.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf                                                                          ;             ;
; db/dffpipe_oe9.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_oe9.tdf                                                                              ;             ;
; db/alt_synch_pipe_8pl.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_8pl.tdf                                                                       ;             ;
; db/dffpipe_pe9.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_pe9.tdf                                                                              ;             ;
; db/alt_synch_pipe_9pl.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_9pl.tdf                                                                       ;             ;
; db/dffpipe_qe9.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_qe9.tdf                                                                              ;             ;
; db/cmpr_di5.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cmpr_di5.tdf                                                                                 ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sldb845612e/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
; lpm_mult.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                     ;             ;
; multcore.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                     ;             ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                     ;             ;
; altshift.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                     ;             ;
; db/mult_fgs.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/mult_fgs.tdf                                                                                 ;             ;
; multcore.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                                     ;             ;
; csa_add.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                                      ;             ;
; mpar_add.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                     ;             ;
; muleabz.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                                      ;             ;
; mul_lfrg.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                     ;             ;
; mul_boothc.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                   ;             ;
; alt_ded_mult.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                 ;             ;
; alt_ded_mult_y.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                               ;             ;
; mpar_add.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                     ;             ;
; lpm_add_sub.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                  ;             ;
; addcore.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                      ;             ;
; look_add.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                     ;             ;
; alt_stratix_add_sub.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                          ;             ;
; db/add_sub_1qg.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/add_sub_1qg.tdf                                                                              ;             ;
; altshift.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                                     ;             ;
; db/mult_ens.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/user1/Desktop/NES-on-FPGA/pong/db/mult_ens.tdf                                                                                 ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 5,381               ;
;                                             ;                     ;
; Total combinational functions               ; 4946                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 3324                ;
;     -- 3 input functions                    ; 884                 ;
;     -- <=2 input functions                  ; 738                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 4490                ;
;     -- arithmetic mode                      ; 456                 ;
;                                             ;                     ;
; Total registers                             ; 1882                ;
;     -- Dedicated logic registers            ; 1882                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 142                 ;
; Total memory bits                           ; 1059872             ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 16                  ;
;                                             ;                     ;
; Total PLLs                                  ; 2                   ;
;     -- PLLs                                 ; 2                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 1584                ;
; Total fan-out                               ; 28241               ;
; Average fan-out                             ; 3.80                ;
+---------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |lab62                                                                                                                                  ; 4946 (1)            ; 1882 (0)                  ; 1059872     ; 0          ; 16           ; 0       ; 8         ; 142  ; 0            ; 0          ; |lab62                                                                                                                                                                                                                                                                                                                                                                                                                      ; lab62                                             ; work         ;
;    |Game_Logic:game|                                                                                                                    ; 1934 (1934)         ; 346 (346)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|Game_Logic:game                                                                                                                                                                                                                                                                                                                                                                                                      ; Game_Logic                                        ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                ; HexDriver                                         ; work         ;
;    |Sdram_Control:sdram_controller|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|Sdram_Control:sdram_controller                                                                                                                                                                                                                                                                                                                                                                                       ; Sdram_Control                                     ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                                                                                                             ; Sdram_WR_FIFO                                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                     ; dcfifo                                            ; work         ;
;             |dcfifo_54p1:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated                                                                                                                                                                                                                                                                                                          ; dcfifo_54p1                                       ; work         ;
;                |altsyncram_b681:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram                                                                                                                                                                                                                                                                                 ; altsyncram_b681                                   ; work         ;
;       |sdram_pll0:sdram_pll0_inst|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|Sdram_Control:sdram_controller|sdram_pll0:sdram_pll0_inst                                                                                                                                                                                                                                                                                                                                                            ; sdram_pll0                                        ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|Sdram_Control:sdram_controller|sdram_pll0:sdram_pll0_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                    ; altpll                                            ; work         ;
;             |sdram_pll0_altpll:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|Sdram_Control:sdram_controller|sdram_pll0:sdram_pll0_inst|altpll:altpll_component|sdram_pll0_altpll:auto_generated                                                                                                                                                                                                                                                                                                   ; sdram_pll0_altpll                                 ; work         ;
;    |color_mapper:colormap|                                                                                                              ; 322 (230)           ; 0 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap                                                                                                                                                                                                                                                                                                                                                                                                ; color_mapper                                      ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 12 (7)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                              ; multcore                                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                              ; mpar_add                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                       ; work         ;
;                   |add_sub_1qg:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                                                                                                                                                                                                                                                                                              ; add_sub_1qg                                       ; work         ;
;       |lpm_mult:Mult10|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult10                                                                                                                                                                                                                                                                                                                                                                                ; lpm_mult                                          ; work         ;
;          |mult_fgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult10|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; mult_fgs                                          ; work         ;
;       |lpm_mult:Mult11|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult11                                                                                                                                                                                                                                                                                                                                                                                ; lpm_mult                                          ; work         ;
;          |mult_fgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult11|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; mult_fgs                                          ; work         ;
;       |lpm_mult:Mult12|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult12                                                                                                                                                                                                                                                                                                                                                                                ; lpm_mult                                          ; work         ;
;          |mult_fgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult12|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; mult_fgs                                          ; work         ;
;       |lpm_mult:Mult13|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult13                                                                                                                                                                                                                                                                                                                                                                                ; lpm_mult                                          ; work         ;
;          |mult_fgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult13|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; mult_fgs                                          ; work         ;
;       |lpm_mult:Mult14|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult14                                                                                                                                                                                                                                                                                                                                                                                ; lpm_mult                                          ; work         ;
;          |mult_fgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult14|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; mult_fgs                                          ; work         ;
;       |lpm_mult:Mult15|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult15                                                                                                                                                                                                                                                                                                                                                                                ; lpm_mult                                          ; work         ;
;          |mult_fgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult15|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; mult_fgs                                          ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 11 (6)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                              ; multcore                                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                              ; mpar_add                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                       ; work         ;
;                   |add_sub_1qg:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                                                                                                                                                                                                                                                                                              ; add_sub_1qg                                       ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 12 (7)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                              ; multcore                                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                              ; mpar_add                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                       ; work         ;
;                   |add_sub_1qg:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                                                                                                                                                                                                                                                                                              ; add_sub_1qg                                       ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 11 (6)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                              ; multcore                                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                              ; mpar_add                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                       ; work         ;
;                   |add_sub_1qg:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                                                                                                                                                                                                                                                                                              ; add_sub_1qg                                       ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 12 (7)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                              ; multcore                                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                              ; mpar_add                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                       ; work         ;
;                   |add_sub_1qg:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                                                                                                                                                                                                                                                                                              ; add_sub_1qg                                       ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 11 (6)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                              ; multcore                                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                              ; mpar_add                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                       ; work         ;
;                   |add_sub_1qg:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                                                                                                                                                                                                                                                                                              ; add_sub_1qg                                       ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 12 (7)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                              ; multcore                                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                              ; mpar_add                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                       ; work         ;
;                   |add_sub_1qg:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                                                                                                                                                                                                                                                                                              ; add_sub_1qg                                       ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 11 (6)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                              ; multcore                                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                              ; mpar_add                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                         ; lpm_add_sub                                       ; work         ;
;                   |add_sub_1qg:auto_generated|                                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1qg:auto_generated                                                                                                                                                                                                                                                                                              ; add_sub_1qg                                       ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult8                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |mult_fgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult8|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; mult_fgs                                          ; work         ;
;       |lpm_mult:Mult9|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult9                                                                                                                                                                                                                                                                                                                                                                                 ; lpm_mult                                          ; work         ;
;          |mult_fgs:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |lab62|color_mapper:colormap|lpm_mult:Mult9|mult_fgs:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; mult_fgs                                          ; work         ;
;    |lab62_soc:u0|                                                                                                                       ; 2470 (0)            ; 1428 (0)                  ; 1059840     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0                                                                                                                                                                                                                                                                                                                                                                                                         ; lab62_soc                                         ; lab62_soc    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; lab62_soc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; lab62_soc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; lab62_soc    ;
;       |lab62_soc_hex_digits_pio:hex_digits_pio|                                                                                         ; 20 (20)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                                 ; lab62_soc_hex_digits_pio                          ; lab62_soc    ;
;       |lab62_soc_jtag_uart_0:jtag_uart_0|                                                                                               ; 140 (37)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                       ; lab62_soc_jtag_uart_0                             ; lab62_soc    ;
;          |alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|                                                                    ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                 ; work         ;
;          |lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                     ; lab62_soc_jtag_uart_0_scfifo_r                    ; lab62_soc    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                             ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                           ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                  ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                        ; cntr_n2b                                          ; work         ;
;          |lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                     ; lab62_soc_jtag_uart_0_scfifo_w                    ; lab62_soc    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                             ; scfifo_9621                                       ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_bb01                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                           ; cntr_337                                          ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                ; altsyncram_dtn1                                   ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                  ; cntr_n2b                                          ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                        ; cntr_n2b                                          ; work         ;
;       |lab62_soc_key:key|                                                                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_key:key                                                                                                                                                                                                                                                                                                                                                                                       ; lab62_soc_key                                     ; lab62_soc    ;
;       |lab62_soc_keycode:keycode|                                                                                                       ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_keycode                                 ; lab62_soc    ;
;       |lab62_soc_leds_pio:leds_pio|                                                                                                     ; 18 (18)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                             ; lab62_soc_leds_pio                                ; lab62_soc    ;
;       |lab62_soc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 836 (0)             ; 324 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0                       ; lab62_soc    ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|                                                                                 ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; lab62_soc    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; lab62_soc    ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; lab62_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; lab62_soc    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 22 (22)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                   ; lab62_soc    ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:keys_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                         ; lab62_soc    ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:keys_s1_translator|                                                                            ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 5 (5)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 4 (4)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                          ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_cmd_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                              ; 13 (8)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                              ; 58 (54)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                              ; 62 (58)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                              ; 12 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                              ; 12 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                              ; 14 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                              ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                              ; 14 (10)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                              ; 32 (28)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                              ; 31 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 21 (17)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                               ; lab62_soc_mm_interconnect_0_cmd_mux               ; lab62_soc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_router:router_001|                                                                                ; 45 (45)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                             ; lab62_soc_mm_interconnect_0_router                ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_router:router|                                                                                    ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; lab62_soc_mm_interconnect_0_router                ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                       ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_rsp_demux             ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                              ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                           ; lab62_soc_mm_interconnect_0_rsp_mux               ; lab62_soc    ;
;          |lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 103 (103)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; lab62_soc_mm_interconnect_0_rsp_mux               ; lab62_soc    ;
;       |lab62_soc_nios2_gen2_0:nios2_gen2_0|                                                                                             ; 1025 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; lab62_soc_nios2_gen2_0                            ; lab62_soc    ;
;          |lab62_soc_nios2_gen2_0_cpu:cpu|                                                                                               ; 1025 (731)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; lab62_soc_nios2_gen2_0_cpu                        ; lab62_soc    ;
;             |lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|                                             ; 294 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; lab62_soc_nios2_gen2_0_cpu_nios2_oci              ; lab62_soc    ;
;                |lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                      ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab62_soc    ;
;                   |lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab62_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|                           ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab62_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab62_soc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                            ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab62_soc    ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|                              ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; lab62_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab62_soc    ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|                              ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab62_soc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|                                    ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; lab62_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab62_soc    ;
;                   |lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab62_soc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                   ; work         ;
;             |lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; lab62_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab62_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                   ; work         ;
;             |lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; lab62_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab62_soc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                   ; work         ;
;       |lab62_soc_onchip_memory2_0:onchip_memory2_0|                                                                                     ; 69 (1)              ; 2 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                             ; lab62_soc_onchip_memory2_0                        ; lab62_soc    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 68 (0)              ; 2 (0)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;             |altsyncram_2mg1:auto_generated|                                                                                            ; 68 (0)              ; 2 (2)                     ; 1048576     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_2mg1                                   ; work         ;
;                |decode_c7a:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated|decode_c7a:decode3                                                                                                                                                                                                                                                                                 ; decode_c7a                                        ; work         ;
;                |mux_93b:mux2|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated|mux_93b:mux2                                                                                                                                                                                                                                                                                       ; mux_93b                                           ; work         ;
;       |lab62_soc_spi_0:spi_0|                                                                                                           ; 116 (116)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                   ; lab62_soc_spi_0                                   ; lab62_soc    ;
;       |lab62_soc_timer_0:timer_0|                                                                                                       ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_timer_0                                 ; lab62_soc    ;
;       |lab62_soc_usb_gpx:usb_irq|                                                                                                       ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_usb_gpx                                 ; lab62_soc    ;
;       |lab62_soc_usb_rst:usb_rst|                                                                                                       ; 6 (6)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|lab62_soc:u0|lab62_soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                               ; lab62_soc_usb_rst                                 ; lab62_soc    ;
;    |sdram_pll0:pll|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sdram_pll0:pll                                                                                                                                                                                                                                                                                                                                                                                                       ; sdram_pll0                                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sdram_pll0:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                               ; altpll                                            ; work         ;
;          |sdram_pll0_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sdram_pll0:pll|altpll:altpll_component|sdram_pll0_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                              ; sdram_pll0_altpll                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (107)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                    ; altera_sld   ;
;    |vga_controller:vga_ctrl|                                                                                                            ; 41 (41)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |lab62|vga_controller:vga_ctrl                                                                                                                                                                                                                                                                                                                                                                                              ; vga_controller                                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------+
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None                           ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                           ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                           ;
; lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; lab62_soc_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File                 ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |lab62|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                 ;
; Altera ; ALTPLL                          ; 16.1    ; N/A          ; N/A          ; |lab62|sdram_pll0:pll                                                                                                                                                                                                                                                      ; v/sdram_pll0.v                  ;
; Altera ; FIFO                            ; 16.1    ; N/A          ; N/A          ; |lab62|Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                             ; v/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; ALTPLL                          ; 16.1    ; N/A          ; N/A          ; |lab62|Sdram_Control:sdram_controller|sdram_pll0:sdram_pll0_inst                                                                                                                                                                                                           ; v/sdram_pll0.v                  ;
; Altera ; FIFO                            ; 16.1    ; N/A          ; N/A          ; |lab62|Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                            ; v/Sdram_Control/Sdram_WR_FIFO.v ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0                                                                                                                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                ; lab62_soc.qsys                  ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_key:key                                                                                                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_keycode:keycode                                                                                                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_key:keys                                                                                                                                                                                                                                     ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_leds_pio:leds_pio                                                                                                                                                                                                                            ; lab62_soc.qsys                  ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                            ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                   ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                            ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                       ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                  ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                   ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                         ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                               ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                     ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent                                                                                                                                                                  ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                             ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                         ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                    ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                             ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                   ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                         ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                               ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                 ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                            ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router                                                                                                                                                                ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001                                                                                                                                                            ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_003                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_004                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_005                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_006                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_007                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_008                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                        ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                      ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                   ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                         ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                               ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                     ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                               ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                     ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                               ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                     ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                               ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                     ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                               ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                          ; lab62_soc.qsys                  ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                     ; lab62_soc.qsys                  ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                    ; lab62_soc.qsys                  ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                     ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                            ; lab62_soc.qsys                  ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; lab62_soc.qsys                  ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                             ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_spi               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0                                                                                                                                                                                                                                  ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_sysid_qsys        ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                    ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_timer             ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_timer_0:timer_0                                                                                                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx                                                                                                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_usb_gpx:usb_irq                                                                                                                                                                                                                              ; lab62_soc.qsys                  ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |lab62|lab62_soc:u0|lab62_soc_usb_rst:usb_rst                                                                                                                                                                                                                              ; lab62_soc.qsys                  ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                                                                                                                                                                                                                                                                                    ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Game_Logic:game|blockYMotion[2..7]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|flag                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|CMD[0,1]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|ST[0..9]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Pre_RD                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Pre_WR                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Read                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Write                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|OUT_VALID                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|IN_REQ                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|mWR_DONE                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|RD_MASK                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|mRD_DONE                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|rWR_ADDR[0..24]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port aload                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|rRD_ADDR[1..24]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port aload                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|rRD_ADDR[0]                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|mWR                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|mRD                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|mADDR[0..24]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|mLENGTH[0..8]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|WR_MASK                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[0..9]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[0..9]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|mDATAOUT[0..15]                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a0                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                                            ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a1                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a2                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a3                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a4                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a5                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a6                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a7                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a8                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a9                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|parity9                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                                            ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|sub_parity10a[0..2]                                                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a0                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                                            ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a1                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a2                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a3                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a4                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a5                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a6                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a7                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a8                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a9                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|parity6                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                                            ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|sub_parity7a[0..2]                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[0..9]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[0..9]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[0..9]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a0                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                                            ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a1                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a2                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a3                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a4                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a5                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a6                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a7                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a8                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a9                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|parity9                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                                            ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|sub_parity10a[0..2]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a0                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                                            ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a1                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a2                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a3                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a4                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a5                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a6                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a7                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a8                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a9                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|parity6                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                                                                                                                            ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|sub_parity7a[0..2]                                                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|do_reada                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|do_writea                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|do_refresh                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|REFRESH                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|do_precharge                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|PRECHARGE                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|do_load_mode                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|LOAD_MODE                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|do_initial                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|command_done                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|command_delay[0..7]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|rw_flag                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|rp_shift[0..3]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|rp_done                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|ex_read                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|READA                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|ex_write                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|WRITEA                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|OE                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|oe4                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|PM_STOP                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|rw_shift[0,1]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|do_rw                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|command:command1|CM_ACK                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|SADDR[10..22]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|CS_N[0]                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|command:command1|CKE                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|control_interface:control1|SADDR[0..9,23,24]                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|REF_ACK                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|CMD_ACK                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|control_interface:control1|timer[0..15]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|INIT_REQ                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|REF_REQ                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; Sdram_Control:sdram_controller|control_interface:control1|init_timer[0..15]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,6,8,9,11,13,17..21,23..25,27,28,31]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[1..31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|CKE                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|CS_N[0]                                                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|SA[0..12]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|command:command1|BA[0,1]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|command:command1|RAS_N                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|command:command1|CAS_N                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|command:command1|WE_N                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|DQM[0,1]                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|CAS_N                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|BA[0,1]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|SA[0..8,10..12]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|blockXMotion[6]                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|WE_N                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|RAS_N                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|SA[9]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2..5,7,10,12,14..16,22,26,29]                                                                                                                                                                                        ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                  ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; Game_Logic:game|blockXMotion[2..5]                                                                                                                                                                                                                                                                                                                                   ; Merged with Game_Logic:game|blockXMotion[1]                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                             ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                              ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                               ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                    ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Merged with lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Game_Logic:game|blockY1[5,6]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Game_Logic:game|blockY2[5,6]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Game_Logic:game|blockY3[5,6]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Game_Logic:game|blockY4[5,6]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Game_Logic:game|Board[18][10]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][9]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][8]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][11]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][5]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][6]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][4]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][7]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][2]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][1]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][0]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][3]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][13]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][14]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][12]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Game_Logic:game|Board[18][15]                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1448                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control:sdram_controller|ST[9]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Sdram_Control:sdram_controller|OUT_VALID, Sdram_Control:sdram_controller|IN_REQ,                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; Sdram_Control:sdram_controller|mWR_DONE, Sdram_Control:sdram_controller|mRD_DONE,                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[24],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[23],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[22],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[21],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[20],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[19],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[18],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[17],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[16],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[15],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[14],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[13],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[12],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[11],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[10],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[9],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[8],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[7],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[6],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[5],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[4],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[3],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[2],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[1],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rWR_ADDR[0],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[9],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[8],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[7],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[6],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[5],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[4],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[3],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[2],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[1],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|wrptr_g[0],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[0],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[1],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[2],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[3],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[4],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[5],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[6],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[7],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[8],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[9],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[10],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[11],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[12],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[13],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[14],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mDATAOUT[15],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a0,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a1,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a2,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a3,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a4,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a5,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a6,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a7,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a8,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a9,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|parity9,                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|sub_parity10a[2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|sub_parity10a[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|sub_parity10a[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[9],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[8],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[7],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[6],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[5],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[4],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[3],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[2],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[1],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|rdptr_g[0],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a0,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a1,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a2,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a3,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a4,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a5,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a6,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a7,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a8,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a9,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|parity6,                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|sub_parity7a[2],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|sub_parity7a[1],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|sub_parity7a[0],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|DQM[0], Sdram_Control:sdram_controller|DQM[1],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|CAS_N, Sdram_Control:sdram_controller|SA[0],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|SA[1], Sdram_Control:sdram_controller|SA[2],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|SA[3], Sdram_Control:sdram_controller|SA[4],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|SA[5], Sdram_Control:sdram_controller|SA[6],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|SA[7], Sdram_Control:sdram_controller|SA[8],                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|SA[10], Sdram_Control:sdram_controller|SA[11],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|SA[12], Sdram_Control:sdram_controller|WE_N,                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|RAS_N, Sdram_Control:sdram_controller|SA[9]                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|flag                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Sdram_Control:sdram_controller|RD_MASK,                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; Sdram_Control:sdram_controller|rRD_ADDR[24],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[23],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[22],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[21],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[20],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[19],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[18],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[17],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[16],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[15],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[14],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[13],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[12],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[11],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[10],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[9],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[8],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[7],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[6],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[5],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[4],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[3],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[2],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[1],                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|rRD_ADDR[0], Sdram_Control:sdram_controller|mWR,                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mRD, Sdram_Control:sdram_controller|mADDR[24],                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[23], Sdram_Control:sdram_controller|mADDR[22],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[21], Sdram_Control:sdram_controller|mADDR[20],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[19], Sdram_Control:sdram_controller|mADDR[18],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[17], Sdram_Control:sdram_controller|mADDR[16],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[15], Sdram_Control:sdram_controller|mADDR[14],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[13], Sdram_Control:sdram_controller|mADDR[12],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[11], Sdram_Control:sdram_controller|mADDR[10],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[9], Sdram_Control:sdram_controller|mADDR[8],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[7], Sdram_Control:sdram_controller|mADDR[6],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[5], Sdram_Control:sdram_controller|mADDR[4],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[3], Sdram_Control:sdram_controller|mADDR[2],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mADDR[1], Sdram_Control:sdram_controller|mADDR[0],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mLENGTH[8],                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mLENGTH[7],                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mLENGTH[6],                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mLENGTH[5],                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mLENGTH[4],                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mLENGTH[3],                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mLENGTH[2],                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mLENGTH[1],                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|mLENGTH[0], Sdram_Control:sdram_controller|WR_MASK                                                                                                                                                                                                                                                                                    ;
; Sdram_Control:sdram_controller|command:command1|do_reada                                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; Sdram_Control:sdram_controller|control_interface:control1|REFRESH,                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; Sdram_Control:sdram_controller|command:command1|rw_flag,                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|READA,                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|oe4,                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|PM_STOP,                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|rw_shift[0],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|do_rw,                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[22],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[21],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[20],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[19],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[18],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[17],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[16],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[15],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[14],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[13],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[12],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[11],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[10],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[9],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[8],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[7],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[6],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[5],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[4],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[3],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[2],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[1],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[0],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[12],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[11],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[10],                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[9],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[8],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[7],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[6],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[5],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[4],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[3],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[2],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[1],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|SA[0],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|RAS_N,                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|CAS_N,                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|WE_N                                                                                                                                                                                                                                                                                                                 ;
; Sdram_Control:sdram_controller|command:command1|do_writea                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; Sdram_Control:sdram_controller|command:command1|command_delay[6],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; Sdram_Control:sdram_controller|command:command1|command_delay[5],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|command_delay[4],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|command_delay[3],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|command_delay[2],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|command_delay[1],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|command_delay[0],                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|WRITEA,                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|CM_ACK,                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|REF_ACK,                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[15],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[14],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[13],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[12],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[11],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[10],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[9],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[8],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[7],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[6],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[5],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[4],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[3],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[2],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[1],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|timer[0],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|REF_REQ                                                                                                                                                                                                                                                                                                    ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a0                                                                                                                                                                                                                  ; Stuck at VCC              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a1,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port preset  ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a2,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a3,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a4,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a5,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a6,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a7,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a8,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p|counter5a9                                                                                                                                                                                                                    ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a0                                                                                                                                                                                                                 ; Stuck at VCC              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a1,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port preset  ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a2,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a3,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a4,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a5,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a6,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a7,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a8,                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p|counter8a9                                                                                                                                                                                                                   ;
; Sdram_Control:sdram_controller|command:command1|do_precharge                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Sdram_Control:sdram_controller|control_interface:control1|PRECHARGE,                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[24],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|control_interface:control1|SADDR[23],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|BA[1],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|BA[0],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|BA[0], Sdram_Control:sdram_controller|BA[1]                                                                                                                                                                                                                                                                                           ;
; Sdram_Control:sdram_controller|command:command1|command_done                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Sdram_Control:sdram_controller|command:command1|rp_shift[3],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; Sdram_Control:sdram_controller|command:command1|rp_shift[2],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|rp_shift[1],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|rp_shift[0],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|command:command1|rp_done                                                                                                                                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                            ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                     ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                    ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[0]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[1]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[2]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                               ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[4]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[5]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[6]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[7]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[8]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[9]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Pre_RD                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Sdram_Control:sdram_controller|Read, Sdram_Control:sdram_controller|Write                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ;                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                               ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                               ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                               ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                               ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                               ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                               ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                               ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                               ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                                                                                                                                                                                                           ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                               ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                                                                                                                             ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|delayed_wrptr_g[3]                                                                                                                                                                                                                                        ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                                                                                                                                                                                                                          ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|CMD[1]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; Sdram_Control:sdram_controller|control_interface:control1|CMD_ACK                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[31]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[30]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[29]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[28]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[27]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[26]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[25]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[24]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[23]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[22]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[21]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[20]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[19]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[18]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[17]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[16]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[15]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[14]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[13]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[12]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[11]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[10]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[9]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[8]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[7]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[6]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[5]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[4]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[3]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[2]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[1]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                                                                                                                              ;
; lab62_soc:u0|lab62_soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:keys|readdata[0]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                                                                                                                            ; Lost Fanouts              ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                                                                                                                              ;
; Sdram_Control:sdram_controller|command:command1|do_load_mode                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; Sdram_Control:sdram_controller|control_interface:control1|LOAD_MODE                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ;                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|CS_N[0]                                                                                                                                                                                                                                                                                                            ; Stuck at VCC              ; Sdram_Control:sdram_controller|CS_N[0]                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control:sdram_controller|command:command1|CKE                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; Sdram_Control:sdram_controller|CKE                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                          ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                             ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                           ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                            ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                             ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC              ; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1882  ;
; Number of registers using Synchronous Clear  ; 69    ;
; Number of registers using Synchronous Load   ; 238   ;
; Number of registers using Asynchronous Clear ; 1521  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 799   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                      ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                     ; 3       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                     ; 3       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                   ; 44      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                          ; 11      ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                        ; 4       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                   ; 6       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|waitrequest_reset_override                                                                                                                                                                                         ; 4       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; Game_Logic:game|blockX1[0]                                                                                                                                                                                                                                                                                                      ; 25      ;
; Game_Logic:game|blockX1[2]                                                                                                                                                                                                                                                                                                      ; 25      ;
; Game_Logic:game|blockX2[1]                                                                                                                                                                                                                                                                                                      ; 25      ;
; Game_Logic:game|blockX2[2]                                                                                                                                                                                                                                                                                                      ; 25      ;
; Game_Logic:game|blockX3[0]                                                                                                                                                                                                                                                                                                      ; 25      ;
; Game_Logic:game|blockX3[2]                                                                                                                                                                                                                                                                                                      ; 25      ;
; Game_Logic:game|blockY3[0]                                                                                                                                                                                                                                                                                                      ; 24      ;
; Game_Logic:game|blockX4[1]                                                                                                                                                                                                                                                                                                      ; 25      ;
; Game_Logic:game|blockX4[2]                                                                                                                                                                                                                                                                                                      ; 25      ;
; Game_Logic:game|blockY4[0]                                                                                                                                                                                                                                                                                                      ; 24      ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; 11      ;
; lab62_soc:u0|lab62_soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                      ; 2       ;
; lab62_soc:u0|lab62_soc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                    ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 15      ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                  ; 10      ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; lab62_soc:u0|lab62_soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                              ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                        ; 2       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                        ; 2       ;
; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                        ; 2       ;
; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                   ; 3       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[0]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[1]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[2]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[3]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[14]                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[15]                                                                                                                                                                                                                                                           ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[9]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[8]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|lab62_soc_timer_0:timer_0|period_halfword_0_register[6]                                                                                                                                                                                                                                                            ; 2       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 72                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|shift_reg[4]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]                                                                                         ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[14]                                                                                                                                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[8]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[1]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_spi_0:spi_0|data_to_cpu[4]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|E_logic_result[15]                                                                                                                                                                                                                                                               ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab62|lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001|src_channel[3]                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                     ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                         ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                    ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                ;
+----------------+--------------------------------+-----------------------------------------------------+
; INIT_FILE      ; lab62_soc_onchip_memory2_0.hex ; String                                              ;
+----------------+--------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                      ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                   ;
; WIDTH_A                            ; 32                             ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                             ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32768                          ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WIDTH_B                            ; 1                              ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; INIT_FILE                          ; lab62_soc_onchip_memory2_0.hex ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 32768                          ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10                         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_2mg1                ; Untyped                                                   ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router_001|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_003|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_004|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_005|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_006|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_007|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_008|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_009|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_010|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_011|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_012|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_013|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_014|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_015|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll0:pll|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------+
; Parameter Name                ; Value                        ; Type                 ;
+-------------------------------+------------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped              ;
; PLL_TYPE                      ; AUTO                         ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll0 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped              ;
; SCAN_CHAIN                    ; LONG                         ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped              ;
; LOCK_HIGH                     ; 1                            ; Untyped              ;
; LOCK_LOW                      ; 1                            ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped              ;
; SKIP_VCO                      ; OFF                          ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped              ;
; BANDWIDTH                     ; 0                            ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped              ;
; DOWN_SPREAD                   ; 0                            ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 2                            ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                            ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped              ;
; DPA_DIVIDER                   ; 0                            ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped              ;
; VCO_MIN                       ; 0                            ; Untyped              ;
; VCO_MAX                       ; 0                            ; Untyped              ;
; VCO_CENTER                    ; 0                            ; Untyped              ;
; PFD_MIN                       ; 0                            ; Untyped              ;
; PFD_MAX                       ; 0                            ; Untyped              ;
; M_INITIAL                     ; 0                            ; Untyped              ;
; M                             ; 0                            ; Untyped              ;
; N                             ; 1                            ; Untyped              ;
; M2                            ; 1                            ; Untyped              ;
; N2                            ; 1                            ; Untyped              ;
; SS                            ; 1                            ; Untyped              ;
; C0_HIGH                       ; 0                            ; Untyped              ;
; C1_HIGH                       ; 0                            ; Untyped              ;
; C2_HIGH                       ; 0                            ; Untyped              ;
; C3_HIGH                       ; 0                            ; Untyped              ;
; C4_HIGH                       ; 0                            ; Untyped              ;
; C5_HIGH                       ; 0                            ; Untyped              ;
; C6_HIGH                       ; 0                            ; Untyped              ;
; C7_HIGH                       ; 0                            ; Untyped              ;
; C8_HIGH                       ; 0                            ; Untyped              ;
; C9_HIGH                       ; 0                            ; Untyped              ;
; C0_LOW                        ; 0                            ; Untyped              ;
; C1_LOW                        ; 0                            ; Untyped              ;
; C2_LOW                        ; 0                            ; Untyped              ;
; C3_LOW                        ; 0                            ; Untyped              ;
; C4_LOW                        ; 0                            ; Untyped              ;
; C5_LOW                        ; 0                            ; Untyped              ;
; C6_LOW                        ; 0                            ; Untyped              ;
; C7_LOW                        ; 0                            ; Untyped              ;
; C8_LOW                        ; 0                            ; Untyped              ;
; C9_LOW                        ; 0                            ; Untyped              ;
; C0_INITIAL                    ; 0                            ; Untyped              ;
; C1_INITIAL                    ; 0                            ; Untyped              ;
; C2_INITIAL                    ; 0                            ; Untyped              ;
; C3_INITIAL                    ; 0                            ; Untyped              ;
; C4_INITIAL                    ; 0                            ; Untyped              ;
; C5_INITIAL                    ; 0                            ; Untyped              ;
; C6_INITIAL                    ; 0                            ; Untyped              ;
; C7_INITIAL                    ; 0                            ; Untyped              ;
; C8_INITIAL                    ; 0                            ; Untyped              ;
; C9_INITIAL                    ; 0                            ; Untyped              ;
; C0_MODE                       ; BYPASS                       ; Untyped              ;
; C1_MODE                       ; BYPASS                       ; Untyped              ;
; C2_MODE                       ; BYPASS                       ; Untyped              ;
; C3_MODE                       ; BYPASS                       ; Untyped              ;
; C4_MODE                       ; BYPASS                       ; Untyped              ;
; C5_MODE                       ; BYPASS                       ; Untyped              ;
; C6_MODE                       ; BYPASS                       ; Untyped              ;
; C7_MODE                       ; BYPASS                       ; Untyped              ;
; C8_MODE                       ; BYPASS                       ; Untyped              ;
; C9_MODE                       ; BYPASS                       ; Untyped              ;
; C0_PH                         ; 0                            ; Untyped              ;
; C1_PH                         ; 0                            ; Untyped              ;
; C2_PH                         ; 0                            ; Untyped              ;
; C3_PH                         ; 0                            ; Untyped              ;
; C4_PH                         ; 0                            ; Untyped              ;
; C5_PH                         ; 0                            ; Untyped              ;
; C6_PH                         ; 0                            ; Untyped              ;
; C7_PH                         ; 0                            ; Untyped              ;
; C8_PH                         ; 0                            ; Untyped              ;
; C9_PH                         ; 0                            ; Untyped              ;
; L0_HIGH                       ; 1                            ; Untyped              ;
; L1_HIGH                       ; 1                            ; Untyped              ;
; G0_HIGH                       ; 1                            ; Untyped              ;
; G1_HIGH                       ; 1                            ; Untyped              ;
; G2_HIGH                       ; 1                            ; Untyped              ;
; G3_HIGH                       ; 1                            ; Untyped              ;
; E0_HIGH                       ; 1                            ; Untyped              ;
; E1_HIGH                       ; 1                            ; Untyped              ;
; E2_HIGH                       ; 1                            ; Untyped              ;
; E3_HIGH                       ; 1                            ; Untyped              ;
; L0_LOW                        ; 1                            ; Untyped              ;
; L1_LOW                        ; 1                            ; Untyped              ;
; G0_LOW                        ; 1                            ; Untyped              ;
; G1_LOW                        ; 1                            ; Untyped              ;
; G2_LOW                        ; 1                            ; Untyped              ;
; G3_LOW                        ; 1                            ; Untyped              ;
; E0_LOW                        ; 1                            ; Untyped              ;
; E1_LOW                        ; 1                            ; Untyped              ;
; E2_LOW                        ; 1                            ; Untyped              ;
; E3_LOW                        ; 1                            ; Untyped              ;
; L0_INITIAL                    ; 1                            ; Untyped              ;
; L1_INITIAL                    ; 1                            ; Untyped              ;
; G0_INITIAL                    ; 1                            ; Untyped              ;
; G1_INITIAL                    ; 1                            ; Untyped              ;
; G2_INITIAL                    ; 1                            ; Untyped              ;
; G3_INITIAL                    ; 1                            ; Untyped              ;
; E0_INITIAL                    ; 1                            ; Untyped              ;
; E1_INITIAL                    ; 1                            ; Untyped              ;
; E2_INITIAL                    ; 1                            ; Untyped              ;
; E3_INITIAL                    ; 1                            ; Untyped              ;
; L0_MODE                       ; BYPASS                       ; Untyped              ;
; L1_MODE                       ; BYPASS                       ; Untyped              ;
; G0_MODE                       ; BYPASS                       ; Untyped              ;
; G1_MODE                       ; BYPASS                       ; Untyped              ;
; G2_MODE                       ; BYPASS                       ; Untyped              ;
; G3_MODE                       ; BYPASS                       ; Untyped              ;
; E0_MODE                       ; BYPASS                       ; Untyped              ;
; E1_MODE                       ; BYPASS                       ; Untyped              ;
; E2_MODE                       ; BYPASS                       ; Untyped              ;
; E3_MODE                       ; BYPASS                       ; Untyped              ;
; L0_PH                         ; 0                            ; Untyped              ;
; L1_PH                         ; 0                            ; Untyped              ;
; G0_PH                         ; 0                            ; Untyped              ;
; G1_PH                         ; 0                            ; Untyped              ;
; G2_PH                         ; 0                            ; Untyped              ;
; G3_PH                         ; 0                            ; Untyped              ;
; E0_PH                         ; 0                            ; Untyped              ;
; E1_PH                         ; 0                            ; Untyped              ;
; E2_PH                         ; 0                            ; Untyped              ;
; E3_PH                         ; 0                            ; Untyped              ;
; M_PH                          ; 0                            ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped              ;
; CLK0_COUNTER                  ; G0                           ; Untyped              ;
; CLK1_COUNTER                  ; G0                           ; Untyped              ;
; CLK2_COUNTER                  ; G0                           ; Untyped              ;
; CLK3_COUNTER                  ; G0                           ; Untyped              ;
; CLK4_COUNTER                  ; G0                           ; Untyped              ;
; CLK5_COUNTER                  ; G0                           ; Untyped              ;
; CLK6_COUNTER                  ; E0                           ; Untyped              ;
; CLK7_COUNTER                  ; E1                           ; Untyped              ;
; CLK8_COUNTER                  ; E2                           ; Untyped              ;
; CLK9_COUNTER                  ; E3                           ; Untyped              ;
; L0_TIME_DELAY                 ; 0                            ; Untyped              ;
; L1_TIME_DELAY                 ; 0                            ; Untyped              ;
; G0_TIME_DELAY                 ; 0                            ; Untyped              ;
; G1_TIME_DELAY                 ; 0                            ; Untyped              ;
; G2_TIME_DELAY                 ; 0                            ; Untyped              ;
; G3_TIME_DELAY                 ; 0                            ; Untyped              ;
; E0_TIME_DELAY                 ; 0                            ; Untyped              ;
; E1_TIME_DELAY                 ; 0                            ; Untyped              ;
; E2_TIME_DELAY                 ; 0                            ; Untyped              ;
; E3_TIME_DELAY                 ; 0                            ; Untyped              ;
; M_TIME_DELAY                  ; 0                            ; Untyped              ;
; N_TIME_DELAY                  ; 0                            ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped              ;
; ENABLE0_COUNTER               ; L0                           ; Untyped              ;
; ENABLE1_COUNTER               ; L0                           ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped              ;
; LOOP_FILTER_C                 ; 5                            ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped              ;
; VCO_POST_SCALE                ; 0                            ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                       ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped              ;
; M_TEST_SOURCE                 ; 5                            ; Untyped              ;
; C0_TEST_SOURCE                ; 5                            ; Untyped              ;
; C1_TEST_SOURCE                ; 5                            ; Untyped              ;
; C2_TEST_SOURCE                ; 5                            ; Untyped              ;
; C3_TEST_SOURCE                ; 5                            ; Untyped              ;
; C4_TEST_SOURCE                ; 5                            ; Untyped              ;
; C5_TEST_SOURCE                ; 5                            ; Untyped              ;
; C6_TEST_SOURCE                ; 5                            ; Untyped              ;
; C7_TEST_SOURCE                ; 5                            ; Untyped              ;
; C8_TEST_SOURCE                ; 5                            ; Untyped              ;
; C9_TEST_SOURCE                ; 5                            ; Untyped              ;
; CBXI_PARAMETER                ; sdram_pll0_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped              ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                       ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE       ;
+-------------------------------+------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                     ;
; REF_PER        ; 1024  ; Signed Integer                                     ;
; SC_CL          ; 3     ; Signed Integer                                     ;
; SC_RCD         ; 3     ; Signed Integer                                     ;
; SC_RRD         ; 7     ; Signed Integer                                     ;
; SC_PM          ; 1     ; Signed Integer                                     ;
; SC_BL          ; 1     ; Signed Integer                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|sdram_pll0:sdram_pll0_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                                            ;
+-------------------------------+------------------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                                         ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll0 ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                                         ;
; LOCK_HIGH                     ; 1                            ; Untyped                                                         ;
; LOCK_LOW                      ; 1                            ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                                         ;
; SKIP_VCO                      ; OFF                          ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                                         ;
; BANDWIDTH                     ; 0                            ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                                         ;
; CLK1_MULTIPLY_BY              ; 2                            ; Signed Integer                                                  ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer                                                  ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                                         ;
; CLK1_DIVIDE_BY                ; 1                            ; Signed Integer                                                  ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer                                                  ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                                         ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                                                  ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                                         ;
; VCO_MIN                       ; 0                            ; Untyped                                                         ;
; VCO_MAX                       ; 0                            ; Untyped                                                         ;
; VCO_CENTER                    ; 0                            ; Untyped                                                         ;
; PFD_MIN                       ; 0                            ; Untyped                                                         ;
; PFD_MAX                       ; 0                            ; Untyped                                                         ;
; M_INITIAL                     ; 0                            ; Untyped                                                         ;
; M                             ; 0                            ; Untyped                                                         ;
; N                             ; 1                            ; Untyped                                                         ;
; M2                            ; 1                            ; Untyped                                                         ;
; N2                            ; 1                            ; Untyped                                                         ;
; SS                            ; 1                            ; Untyped                                                         ;
; C0_HIGH                       ; 0                            ; Untyped                                                         ;
; C1_HIGH                       ; 0                            ; Untyped                                                         ;
; C2_HIGH                       ; 0                            ; Untyped                                                         ;
; C3_HIGH                       ; 0                            ; Untyped                                                         ;
; C4_HIGH                       ; 0                            ; Untyped                                                         ;
; C5_HIGH                       ; 0                            ; Untyped                                                         ;
; C6_HIGH                       ; 0                            ; Untyped                                                         ;
; C7_HIGH                       ; 0                            ; Untyped                                                         ;
; C8_HIGH                       ; 0                            ; Untyped                                                         ;
; C9_HIGH                       ; 0                            ; Untyped                                                         ;
; C0_LOW                        ; 0                            ; Untyped                                                         ;
; C1_LOW                        ; 0                            ; Untyped                                                         ;
; C2_LOW                        ; 0                            ; Untyped                                                         ;
; C3_LOW                        ; 0                            ; Untyped                                                         ;
; C4_LOW                        ; 0                            ; Untyped                                                         ;
; C5_LOW                        ; 0                            ; Untyped                                                         ;
; C6_LOW                        ; 0                            ; Untyped                                                         ;
; C7_LOW                        ; 0                            ; Untyped                                                         ;
; C8_LOW                        ; 0                            ; Untyped                                                         ;
; C9_LOW                        ; 0                            ; Untyped                                                         ;
; C0_INITIAL                    ; 0                            ; Untyped                                                         ;
; C1_INITIAL                    ; 0                            ; Untyped                                                         ;
; C2_INITIAL                    ; 0                            ; Untyped                                                         ;
; C3_INITIAL                    ; 0                            ; Untyped                                                         ;
; C4_INITIAL                    ; 0                            ; Untyped                                                         ;
; C5_INITIAL                    ; 0                            ; Untyped                                                         ;
; C6_INITIAL                    ; 0                            ; Untyped                                                         ;
; C7_INITIAL                    ; 0                            ; Untyped                                                         ;
; C8_INITIAL                    ; 0                            ; Untyped                                                         ;
; C9_INITIAL                    ; 0                            ; Untyped                                                         ;
; C0_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C1_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C2_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C3_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C4_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C5_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C6_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C7_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C8_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C9_MODE                       ; BYPASS                       ; Untyped                                                         ;
; C0_PH                         ; 0                            ; Untyped                                                         ;
; C1_PH                         ; 0                            ; Untyped                                                         ;
; C2_PH                         ; 0                            ; Untyped                                                         ;
; C3_PH                         ; 0                            ; Untyped                                                         ;
; C4_PH                         ; 0                            ; Untyped                                                         ;
; C5_PH                         ; 0                            ; Untyped                                                         ;
; C6_PH                         ; 0                            ; Untyped                                                         ;
; C7_PH                         ; 0                            ; Untyped                                                         ;
; C8_PH                         ; 0                            ; Untyped                                                         ;
; C9_PH                         ; 0                            ; Untyped                                                         ;
; L0_HIGH                       ; 1                            ; Untyped                                                         ;
; L1_HIGH                       ; 1                            ; Untyped                                                         ;
; G0_HIGH                       ; 1                            ; Untyped                                                         ;
; G1_HIGH                       ; 1                            ; Untyped                                                         ;
; G2_HIGH                       ; 1                            ; Untyped                                                         ;
; G3_HIGH                       ; 1                            ; Untyped                                                         ;
; E0_HIGH                       ; 1                            ; Untyped                                                         ;
; E1_HIGH                       ; 1                            ; Untyped                                                         ;
; E2_HIGH                       ; 1                            ; Untyped                                                         ;
; E3_HIGH                       ; 1                            ; Untyped                                                         ;
; L0_LOW                        ; 1                            ; Untyped                                                         ;
; L1_LOW                        ; 1                            ; Untyped                                                         ;
; G0_LOW                        ; 1                            ; Untyped                                                         ;
; G1_LOW                        ; 1                            ; Untyped                                                         ;
; G2_LOW                        ; 1                            ; Untyped                                                         ;
; G3_LOW                        ; 1                            ; Untyped                                                         ;
; E0_LOW                        ; 1                            ; Untyped                                                         ;
; E1_LOW                        ; 1                            ; Untyped                                                         ;
; E2_LOW                        ; 1                            ; Untyped                                                         ;
; E3_LOW                        ; 1                            ; Untyped                                                         ;
; L0_INITIAL                    ; 1                            ; Untyped                                                         ;
; L1_INITIAL                    ; 1                            ; Untyped                                                         ;
; G0_INITIAL                    ; 1                            ; Untyped                                                         ;
; G1_INITIAL                    ; 1                            ; Untyped                                                         ;
; G2_INITIAL                    ; 1                            ; Untyped                                                         ;
; G3_INITIAL                    ; 1                            ; Untyped                                                         ;
; E0_INITIAL                    ; 1                            ; Untyped                                                         ;
; E1_INITIAL                    ; 1                            ; Untyped                                                         ;
; E2_INITIAL                    ; 1                            ; Untyped                                                         ;
; E3_INITIAL                    ; 1                            ; Untyped                                                         ;
; L0_MODE                       ; BYPASS                       ; Untyped                                                         ;
; L1_MODE                       ; BYPASS                       ; Untyped                                                         ;
; G0_MODE                       ; BYPASS                       ; Untyped                                                         ;
; G1_MODE                       ; BYPASS                       ; Untyped                                                         ;
; G2_MODE                       ; BYPASS                       ; Untyped                                                         ;
; G3_MODE                       ; BYPASS                       ; Untyped                                                         ;
; E0_MODE                       ; BYPASS                       ; Untyped                                                         ;
; E1_MODE                       ; BYPASS                       ; Untyped                                                         ;
; E2_MODE                       ; BYPASS                       ; Untyped                                                         ;
; E3_MODE                       ; BYPASS                       ; Untyped                                                         ;
; L0_PH                         ; 0                            ; Untyped                                                         ;
; L1_PH                         ; 0                            ; Untyped                                                         ;
; G0_PH                         ; 0                            ; Untyped                                                         ;
; G1_PH                         ; 0                            ; Untyped                                                         ;
; G2_PH                         ; 0                            ; Untyped                                                         ;
; G3_PH                         ; 0                            ; Untyped                                                         ;
; E0_PH                         ; 0                            ; Untyped                                                         ;
; E1_PH                         ; 0                            ; Untyped                                                         ;
; E2_PH                         ; 0                            ; Untyped                                                         ;
; E3_PH                         ; 0                            ; Untyped                                                         ;
; M_PH                          ; 0                            ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                       ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                                         ;
; CBXI_PARAMETER                ; sdram_pll0_altpll            ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                                         ;
; DEVICE_FAMILY                 ; MAX 10                       ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                                  ;
+-------------------------------+------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|control_interface:control1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                ;
; REF_PER        ; 1024  ; Signed Integer                                                                ;
; SC_CL          ; 3     ; Signed Integer                                                                ;
; SC_RCD         ; 3     ; Signed Integer                                                                ;
; SC_RRD         ; 7     ; Signed Integer                                                                ;
; SC_PM          ; 1     ; Signed Integer                                                                ;
; SC_BL          ; 1     ; Signed Integer                                                                ;
; SDR_BL         ; 111   ; Unsigned Binary                                                               ;
; SDR_BT         ; 0     ; Unsigned Binary                                                               ;
; SDR_CL         ; 011   ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|command:command1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|sdr_data_path:data_path1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                              ;
; REF_PER        ; 1024  ; Signed Integer                                                              ;
; SC_CL          ; 3     ; Signed Integer                                                              ;
; SC_RCD         ; 3     ; Signed Integer                                                              ;
; SC_RRD         ; 7     ; Signed Integer                                                              ;
; SC_PM          ; 1     ; Signed Integer                                                              ;
; SC_BL          ; 1     ; Signed Integer                                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                  ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                               ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                               ;
; CBXI_PARAMETER          ; dcfifo_54p1 ; Untyped                                                                               ;
+-------------------------+-------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                       ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                              ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                              ;
; CBXI_PARAMETER          ; dcfifo_54p1 ; Untyped                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Game_Logic:game ;
+-----------------+----------+---------------------------------+
; Parameter Name  ; Value    ; Type                            ;
+-----------------+----------+---------------------------------+
; board_width     ; 001011   ; Unsigned Binary                 ;
; board_height    ; 0010010  ; Unsigned Binary                 ;
; frames_per_move ; 00001101 ; Unsigned Binary                 ;
+-----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_mapper:colormap ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; squareSize     ; 26    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ctrl ;
+----------------+------------+----------------------------------------+
; Parameter Name ; Value      ; Type                                   ;
+----------------+------------+----------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                        ;
; vlines         ; 1000001100 ; Unsigned Binary                        ;
+----------------+------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult8 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 11       ; Untyped                   ;
; LPM_WIDTHB                                     ; 11       ; Untyped                   ;
; LPM_WIDTHP                                     ; 22       ; Untyped                   ;
; LPM_WIDTHR                                     ; 22       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult9 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 11       ; Untyped                   ;
; LPM_WIDTHB                                     ; 11       ; Untyped                   ;
; LPM_WIDTHP                                     ; 22       ; Untyped                   ;
; LPM_WIDTHR                                     ; 22       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult10 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 11       ; Untyped                    ;
; LPM_WIDTHB                                     ; 11       ; Untyped                    ;
; LPM_WIDTHP                                     ; 22       ; Untyped                    ;
; LPM_WIDTHR                                     ; 22       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult11 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 11       ; Untyped                    ;
; LPM_WIDTHB                                     ; 11       ; Untyped                    ;
; LPM_WIDTHP                                     ; 22       ; Untyped                    ;
; LPM_WIDTHR                                     ; 22       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult12 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 11       ; Untyped                    ;
; LPM_WIDTHB                                     ; 11       ; Untyped                    ;
; LPM_WIDTHP                                     ; 22       ; Untyped                    ;
; LPM_WIDTHR                                     ; 22       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult13 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 11       ; Untyped                    ;
; LPM_WIDTHB                                     ; 11       ; Untyped                    ;
; LPM_WIDTHP                                     ; 22       ; Untyped                    ;
; LPM_WIDTHR                                     ; 22       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult14 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 11       ; Untyped                    ;
; LPM_WIDTHB                                     ; 11       ; Untyped                    ;
; LPM_WIDTHP                                     ; 22       ; Untyped                    ;
; LPM_WIDTHR                                     ; 22       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult15 ;
+------------------------------------------------+----------+----------------------------+
; Parameter Name                                 ; Value    ; Type                       ;
+------------------------------------------------+----------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 11       ; Untyped                    ;
; LPM_WIDTHB                                     ; 11       ; Untyped                    ;
; LPM_WIDTHP                                     ; 22       ; Untyped                    ;
; LPM_WIDTHR                                     ; 22       ; Untyped                    ;
; LPM_WIDTHS                                     ; 1        ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                    ;
; LPM_PIPELINE                                   ; 0        ; Untyped                    ;
; LATENCY                                        ; 0        ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                    ;
; USE_EAB                                        ; OFF      ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                    ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                    ;
+------------------------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 6        ; Untyped                   ;
; LPM_WIDTHB                                     ; 5        ; Untyped                   ;
; LPM_WIDTHP                                     ; 11       ; Untyped                   ;
; LPM_WIDTHR                                     ; 11       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult1 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 5        ; Untyped                   ;
; LPM_WIDTHB                                     ; 5        ; Untyped                   ;
; LPM_WIDTHP                                     ; 10       ; Untyped                   ;
; LPM_WIDTHR                                     ; 10       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult2 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 6        ; Untyped                   ;
; LPM_WIDTHB                                     ; 5        ; Untyped                   ;
; LPM_WIDTHP                                     ; 11       ; Untyped                   ;
; LPM_WIDTHR                                     ; 11       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult3 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 5        ; Untyped                   ;
; LPM_WIDTHB                                     ; 5        ; Untyped                   ;
; LPM_WIDTHP                                     ; 10       ; Untyped                   ;
; LPM_WIDTHR                                     ; 10       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult4 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 6        ; Untyped                   ;
; LPM_WIDTHB                                     ; 5        ; Untyped                   ;
; LPM_WIDTHP                                     ; 11       ; Untyped                   ;
; LPM_WIDTHR                                     ; 11       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult5 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 5        ; Untyped                   ;
; LPM_WIDTHB                                     ; 5        ; Untyped                   ;
; LPM_WIDTHP                                     ; 10       ; Untyped                   ;
; LPM_WIDTHR                                     ; 10       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult6 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 6        ; Untyped                   ;
; LPM_WIDTHB                                     ; 5        ; Untyped                   ;
; LPM_WIDTHP                                     ; 11       ; Untyped                   ;
; LPM_WIDTHR                                     ; 11       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:colormap|lpm_mult:Mult7 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 5        ; Untyped                   ;
; LPM_WIDTHB                                     ; 5        ; Untyped                   ;
; LPM_WIDTHP                                     ; 10       ; Untyped                   ;
; LPM_WIDTHR                                     ; 10       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                  ;
+----------------------------+----------------------------------------------------------------------------------+
; Name                       ; Value                                                                            ;
+----------------------------+----------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                ;
; Entity Instance            ; Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                               ;
;     -- LPM_NUMWORDS        ; 512                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
; Entity Instance            ; Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                               ;
;     -- LPM_NUMWORDS        ; 512                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                              ;
;     -- USE_EAB             ; ON                                                                               ;
+----------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                 ;
; Entity Instance               ; sdram_pll0:pll|altpll:altpll_component                                            ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; Sdram_Control:sdram_controller|sdram_pll0:sdram_pll0_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 16                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 11                                    ;
;     -- LPM_WIDTHB                     ; 11                                    ;
;     -- LPM_WIDTHP                     ; 22                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 11                                    ;
;     -- LPM_WIDTHB                     ; 11                                    ;
;     -- LPM_WIDTHP                     ; 22                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 11                                    ;
;     -- LPM_WIDTHB                     ; 11                                    ;
;     -- LPM_WIDTHP                     ; 22                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 11                                    ;
;     -- LPM_WIDTHB                     ; 11                                    ;
;     -- LPM_WIDTHP                     ; 22                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 11                                    ;
;     -- LPM_WIDTHB                     ; 11                                    ;
;     -- LPM_WIDTHP                     ; 22                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 11                                    ;
;     -- LPM_WIDTHB                     ; 11                                    ;
;     -- LPM_WIDTHP                     ; 22                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 11                                    ;
;     -- LPM_WIDTHB                     ; 11                                    ;
;     -- LPM_WIDTHP                     ; 22                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 11                                    ;
;     -- LPM_WIDTHB                     ; 11                                    ;
;     -- LPM_WIDTHP                     ; 22                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 6                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 11                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 5                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 10                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 6                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 11                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 5                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 10                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 6                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 11                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 5                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 10                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 6                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 11                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
; Entity Instance                       ; color_mapper:colormap|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 5                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 10                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ctrl"    ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; Reset     ; Input  ; Info     ; Stuck at GND           ;
; pixel_clk ; Output ; Info     ; Explicitly unconnected ;
; blank     ; Output ; Info     ; Explicitly unconnected ;
; sync      ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "color_mapper:colormap"                                                                                                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Ball_size   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "Ball_size[9..1]" will be connected to GND. ;
; Red[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; Green[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; Blue[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Game_Logic:game"                                                                                                                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; blockX1Pos ; Output ; Warning  ; Output or bidir port (6 bits) is smaller than the port expression (10 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; blockY1Pos ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (10 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; blockX2Pos ; Output ; Warning  ; Output or bidir port (6 bits) is smaller than the port expression (10 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; blockY2Pos ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (10 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; blockX3Pos ; Output ; Warning  ; Output or bidir port (6 bits) is smaller than the port expression (10 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; blockY3Pos ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (10 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; blockX4Pos ; Output ; Warning  ; Output or bidir port (6 bits) is smaller than the port expression (10 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; blockY4Pos ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (10 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; blockColor ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1"                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1"                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:sdram_controller|sdr_data_path:data_path1"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:sdram_controller|control_interface:control1"                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:sdram_controller|sdram_pll0:sdram_pll0_inst" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:sdram_controller"                                                                                                                                                                   ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_ADDR[24..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR         ; Input  ; Warning  ; Input port expression (18 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "WR_MAX_ADDR[24..18]" will be connected to GND.                            ;
; WR_MAX_ADDR[17..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_LENGTH           ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "WR_LENGTH[8..5]" will be connected to GND.                                  ;
; WR_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR_LOAD             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_DATA             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (25 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD_ADDR[24..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_MAX_ADDR         ; Input  ; Warning  ; Input port expression (18 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "RD_MAX_ADDR[24..18]" will be connected to GND.                            ;
; RD_MAX_ADDR[17..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_LENGTH           ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "RD_LENGTH[8..5]" will be connected to GND.                                  ;
; RD_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_LOAD             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "sdram_pll0:pll"          ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected ;
; c1     ; Output ; Info     ; Explicitly unconnected ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                        ;
+----------------+--------+----------+------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                   ;
+----------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_spi_0:spi_0"                                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic"                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab62_soc:u0"                                                                                                                                           ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                      ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; usb_gpx_export   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; keys_wire_export ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 181                         ;
; cycloneiii_ff         ; 1797                        ;
;     CLR               ; 770                         ;
;     CLR SCLR          ; 7                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 154                         ;
;     ENA CLR           ; 503                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 72                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 10                          ;
;     plain             ; 133                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 4808                        ;
;     arith             ; 448                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 192                         ;
;         3 data inputs ; 255                         ;
;     normal            ; 4360                        ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 86                          ;
;         2 data inputs ; 401                         ;
;         3 data inputs ; 595                         ;
;         4 data inputs ; 3252                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 22 14:20:46 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 3D_Pong -c Lab6_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll0.v
    Info (12023): Found entity 1: sdram_pll0 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/rw_test.v
    Info (12023): Found entity 1: RW_Test File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/RW_Test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/lab62_soc.v
    Info (12023): Found entity 1: lab62_soc File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab62_soc_irq_mapper File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router_002 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab62_soc_mm_interconnect_0_router File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v
    Info (12023): Found entity 1: lab62_soc_usb_rst File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v
    Info (12023): Found entity 1: lab62_soc_usb_gpx File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_timer_0.v
    Info (12023): Found entity 1: lab62_soc_timer_0 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab62_soc_sysid_qsys_0 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_spi_0.v
    Info (12023): Found entity 1: lab62_soc_spi_0 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab62_soc_onchip_memory2_0 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab62_soc_nios2_gen2_0_cpu File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v
    Info (12023): Found entity 1: lab62_soc_leds_pio File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_keycode.v
    Info (12023): Found entity 1: lab62_soc_keycode File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_key.v
    Info (12023): Found entity 1: lab62_soc_key File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab62_soc_jtag_uart_0_scfifo_w File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab62_soc_jtag_uart_0_scfifo_r File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab62_soc_jtag_uart_0 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v
    Info (12023): Found entity 1: lab62_soc_hex_digits_pio File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file lab62.sv
    Info (12023): Found entity 1: lab62 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/user1/Desktop/NES-on-FPGA/pong/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ball.sv
    Info (12023): Found entity 1: ball File: C:/Users/user1/Desktop/NES-on-FPGA/pong/ball.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file lab61.sv
    Info (12023): Found entity 1: lab61 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab61.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file game_logic.sv
    Info (12023): Found entity 1: Game_Logic File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at lab62.sv(181): created implicit net for "test_software_reset_n" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 181
Warning (10236): Verilog HDL Implicit Net warning at lab62.sv(188): created implicit net for "test_global_reset_n" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 188
Warning (10236): Verilog HDL Implicit Net warning at lab62.sv(218): created implicit net for "ballsizesig" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 218
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v Line: 402
Info (12127): Elaborating entity "lab62" for the top level hierarchy
Warning (10030): Net "test_global_reset_n" at lab62.sv(188) has no driver or initial value, using a default initial value '0' File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 188
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 105
Info (12128): Elaborating entity "lab62_soc" for hierarchy "lab62_soc:u0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 168
Info (12128): Elaborating entity "lab62_soc_hex_digits_pio" for hierarchy "lab62_soc:u0|lab62_soc_hex_digits_pio:hex_digits_pio" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 116
Info (12128): Elaborating entity "lab62_soc_jtag_uart_0" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 129
Info (12128): Elaborating entity "lab62_soc_jtag_uart_0_scfifo_w" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "lab62_soc_jtag_uart_0_scfifo_r" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab62_soc:u0|lab62_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab62_soc_key" for hierarchy "lab62_soc:u0|lab62_soc_key:key" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 137
Info (12128): Elaborating entity "lab62_soc_keycode" for hierarchy "lab62_soc:u0|lab62_soc_keycode:keycode" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 148
Info (12128): Elaborating entity "lab62_soc_leds_pio" for hierarchy "lab62_soc:u0|lab62_soc_leds_pio:leds_pio" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 167
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 196
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab62_soc:u0|lab62_soc_nios2_gen2_0:nios2_gen2_0|lab62_soc_nios2_gen2_0_cpu:cpu|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab62_soc_onchip_memory2_0" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 210
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab62_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2mg1.tdf
    Info (12023): Found entity 1: altsyncram_2mg1 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2mg1" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated|decode_c7a:decode3" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/mux_93b.tdf Line: 22
Info (12128): Elaborating entity "mux_93b" for hierarchy "lab62_soc:u0|lab62_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated|mux_93b:mux2" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf Line: 44
Info (12128): Elaborating entity "lab62_soc_spi_0" for hierarchy "lab62_soc:u0|lab62_soc_spi_0:spi_0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 226
Info (12128): Elaborating entity "lab62_soc_sysid_qsys_0" for hierarchy "lab62_soc:u0|lab62_soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 233
Info (12128): Elaborating entity "lab62_soc_timer_0" for hierarchy "lab62_soc:u0|lab62_soc_timer_0:timer_0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 244
Info (12128): Elaborating entity "lab62_soc_usb_gpx" for hierarchy "lab62_soc:u0|lab62_soc_usb_gpx:usb_gpx" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 252
Info (12128): Elaborating entity "lab62_soc_usb_rst" for hierarchy "lab62_soc:u0|lab62_soc_usb_rst:usb_rst" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 271
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 352
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1171
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1231
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1295
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1359
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1423
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1487
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 1551
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2063
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2127
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2208
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2289
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2373
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 2414
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 4055
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router:router|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_002" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 4087
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_router_002:router_002|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 4390
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 4508
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 4830
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 5224
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v Line: 5348
Info (12128): Elaborating entity "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab62_soc_irq_mapper" for hierarchy "lab62_soc:u0|lab62_soc_irq_mapper:irq_mapper" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 361
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 424
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab62_soc:u0|altera_reset_controller:rst_controller_001" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v Line: 487
Info (12128): Elaborating entity "sdram_pll0" for hierarchy "sdram_pll0:pll" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 177
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll0:pll|altpll:altpll_component" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v Line: 108
Info (12130): Elaborated megafunction instantiation "sdram_pll0:pll|altpll:altpll_component" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v Line: 108
Info (12133): Instantiated megafunction "sdram_pll0:pll|altpll:altpll_component" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll0_altpll.v
    Info (12023): Found entity 1: sdram_pll0_altpll File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sdram_pll0_altpll.v Line: 30
Info (12128): Elaborating entity "sdram_pll0_altpll" for hierarchy "sdram_pll0:pll|altpll:altpll_component|sdram_pll0_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:sdram_controller" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 208
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(313): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 313
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:sdram_controller|control_interface:control1" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 172
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:sdram_controller|command:command1" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 198
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:sdram_controller|sdr_data_path:data_path1" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 207
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 220
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v Line: 97
Info (12130): Elaborated megafunction instantiation "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v Line: 97
Info (12133): Instantiated megafunction "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v Line: 97
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_54p1.tdf
    Info (12023): Found entity 1: dcfifo_54p1 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_54p1" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ssa.tdf
    Info (12023): Found entity 1: a_gray2bin_ssa File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_gray2bin_ssa.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_ssa" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_gray2bin_ssa:rdptr_g_gray2bin" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rh6.tdf
    Info (12023): Found entity 1: a_graycounter_rh6 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_rh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_rh6" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_rh6:rdptr_g1p" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nvb.tdf
    Info (12023): Found entity 1: a_graycounter_nvb File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_nvb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nvb" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|a_graycounter_nvb:wrptr_g1p" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b681.tdf
    Info (12023): Found entity 1: altsyncram_b681 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b681" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_di5.tdf
    Info (12023): Found entity 1: cmpr_di5 File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cmpr_di5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_di5" for hierarchy "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|cmpr_di5:rdempty_eq_comp" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf Line: 80
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 246
Info (12128): Elaborating entity "Game_Logic" for hierarchy "Game_Logic:game" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 214
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(44): truncated value with size 32 to match size of target (6) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 44
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(78): truncated value with size 32 to match size of target (7) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 78
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(116): truncated value with size 32 to match size of target (4) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 116
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(120): truncated value with size 32 to match size of target (3) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 120
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(123): truncated value with size 7 to match size of target (6) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 123
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(124): truncated value with size 7 to match size of target (6) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 124
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(125): truncated value with size 7 to match size of target (6) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 125
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(126): truncated value with size 7 to match size of target (6) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 126
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(127): truncated value with size 8 to match size of target (7) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 127
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(128): truncated value with size 8 to match size of target (7) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 128
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(129): truncated value with size 8 to match size of target (7) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 129
Warning (10230): Verilog HDL assignment warning at Game_Logic.sv(130): truncated value with size 8 to match size of target (7) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv Line: 130
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "Pieces" into its bus
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:colormap" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 218
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(29): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 29
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(30): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 30
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(31): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 31
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(32): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 32
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(33): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 33
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(34): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 34
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(35): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 35
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(36): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 36
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ctrl" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 220
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv Line: 79
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "blockx1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "blockx1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "blockx1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "blockx1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "blockx1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "blockx1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "blockx1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "blockx1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx1sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky1sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx2sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky2sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx3sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky3sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blockx4sig[6]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[9]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[8]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
    Warning (12110): Net "blocky4sig[7]" is missing source, defaulting to GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 72
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.04.22.14:21:10 Progress: Loading sldb845612e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[0]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[1]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 73
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[2]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 105
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[3]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 137
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[4]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 169
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[5]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 201
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[6]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 233
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[7]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 265
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[8]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 297
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[9]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 329
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[10]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 361
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[11]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 393
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[12]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 425
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[13]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 457
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[14]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 489
        Warning (14320): Synthesized away node "Sdram_Control:sdram_controller|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|q_b[15]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 521
Info (278001): Inferred 16 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult8" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult9" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult10" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult11" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult12" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 56
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult13" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 56
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult14" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 56
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult15" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 56
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult1" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult2" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 31
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult3" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 32
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult4" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 33
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult5" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 34
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult6" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 35
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "color_mapper:colormap|Mult7" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 36
Info (12130): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult8" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 55
Info (12133): Instantiated megafunction "color_mapper:colormap|lpm_mult:Mult8" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 55
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf
    Info (12023): Found entity 1: mult_fgs File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/mult_fgs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult0" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 29
Info (12133): Instantiated megafunction "color_mapper:colormap|lpm_mult:Mult0" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "color_mapper:colormap|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "color_mapper:colormap|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "color_mapper:colormap|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf
    Info (12023): Found entity 1: add_sub_1qg File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/add_sub_1qg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "color_mapper:colormap|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult1" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 30
Info (12133): Instantiated megafunction "color_mapper:colormap|lpm_mult:Mult1" with the following parameter: File: C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "color_mapper:colormap|lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "color_mapper:colormap|lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "color_mapper:colormap|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "color_mapper:colormap|lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 57
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[6]" is fed by VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 210
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[0]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[1]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[2]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[3]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[4]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[5]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[6]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[7]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[8]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[9]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[10]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[11]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[12]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[13]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[14]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
    Warning (13010): Node "Sdram_Control:sdram_controller|DQ[15]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v Line: 73
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 54
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 57
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 25
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 26
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 27
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 27
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 27
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 27
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 27
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 28
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 29
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 30
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 30
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 30
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 30
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 30
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 34
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 35
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 36
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 36
    Warning (13410): Pin "DRAM_LDQM" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 38
    Warning (13410): Pin "DRAM_UDQM" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 39
    Warning (13410): Pin "DRAM_CS_N" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 40
    Warning (13410): Pin "DRAM_WE_N" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 41
    Warning (13410): Pin "DRAM_CAS_N" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 42
    Warning (13410): Pin "DRAM_RAS_N" is stuck at VCC File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 43
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 49
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 49
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 50
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 215 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control:sdram_controller|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_54p1:auto_generated|altsyncram_b681:fifo_ram|ALTSYNCRAM" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf Line: 37
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/user1/Desktop/NES-on-FPGA/pong/output_files/Lab6_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "sdram_pll0:pll|altpll:altpll_component|sdram_pll0_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sdram_pll0_altpll.v Line: 50
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv Line: 19
Info (21057): Implemented 5937 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 5516 logic cells
    Info (21064): Implemented 256 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 406 warnings
    Info: Peak virtual memory: 5038 megabytes
    Info: Processing ended: Sat Apr 22 14:21:34 2023
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user1/Desktop/NES-on-FPGA/pong/output_files/Lab6_1.map.smsg.


