{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586357791935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586357791942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 17:56:31 2020 " "Processing started: Wed Apr 08 17:56:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586357791942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357791942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357791942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586357792293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586357792293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumator.v 1 1 " "Found 1 design units, including 1 entities, in source file sumator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumator " "Found entity 1: sumator" {  } { { "sumator.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/sumator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586357813465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357813465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/bitwise_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586357813471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357813471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor " "Found entity 1: bitwise_xor" {  } { { "bitwise_xor.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/bitwise_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586357813478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357813478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_sum " "Found entity 1: bitwise_sum" {  } { { "bitwise_sum.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/bitwise_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586357813482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357813482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux44bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux44bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux44bit " "Found entity 1: mux44bit" {  } { { "mux44bit.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/mux44bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586357813486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357813486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transcodor.v 1 1 " "Found 1 design units, including 1 entities, in source file transcodor.v" { { "Info" "ISGN_ENTITY_NAME" "1 transcodor " "Found entity 1: transcodor" {  } { { "transcodor.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/transcodor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586357813491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357813491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux24bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux24bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux24bit " "Found entity 1: mux24bit" {  } { { "mux24bit.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/mux24bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586357813496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357813496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586357813501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357813501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux4lamux2 top.v(30) " "Verilog HDL Implicit Net warning at top.v(30): created implicit net for \"mux4lamux2\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586357813502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586357813550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_and bitwise_and:si " "Elaborating entity \"bitwise_and\" for hierarchy \"bitwise_and:si\"" {  } { { "top.v" "si" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586357813596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_sum bitwise_sum:suma " "Elaborating entity \"bitwise_sum\" for hierarchy \"bitwise_sum:suma\"" {  } { { "top.v" "suma" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586357813628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_xor bitwise_xor:sauexcl " "Elaborating entity \"bitwise_xor\" for hierarchy \"bitwise_xor:sauexcl\"" {  } { { "top.v" "sauexcl" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586357813657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux44bit mux44bit:mux4in1 " "Elaborating entity \"mux44bit\" for hierarchy \"mux44bit:mux4in1\"" {  } { { "top.v" "mux4in1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586357813700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux24bit mux24bit:mux2in1 " "Elaborating entity \"mux24bit\" for hierarchy \"mux24bit:mux2in1\"" {  } { { "top.v" "mux2in1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586357813745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transcodor transcodor:trans " "Elaborating entity \"transcodor\" for hierarchy \"transcodor:trans\"" {  } { { "top.v" "trans" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586357813777 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586357814537 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] VCC " "Pin \"out\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586357814605 "|top|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586357814605 "|top|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586357814605 "|top|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586357814605 "|top|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586357814605 "|top|out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[5\] GND " "Pin \"out\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586357814605 "|top|out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] GND " "Pin \"out\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586357814605 "|top|out[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586357814605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586357814976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586357814976 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[0\] " "No output dependent on input pin \"in0\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|in0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[1\] " "No output dependent on input pin \"in0\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|in0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[2\] " "No output dependent on input pin \"in0\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|in0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[3\] " "No output dependent on input pin \"in0\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|in0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[0\] " "No output dependent on input pin \"in1\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|in1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[1\] " "No output dependent on input pin \"in1\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|in1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[2\] " "No output dependent on input pin \"in1\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|in1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[3\] " "No output dependent on input pin \"in1\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|in1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[0\] " "No output dependent on input pin \"sel\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[1\] " "No output dependent on input pin \"sel\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "oe " "No output dependent on input pin \"oe\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 201X/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586357815128 "|top|oe"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586357815128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586357815130 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586357815130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586357815130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586357815206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 17:56:55 2020 " "Processing ended: Wed Apr 08 17:56:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586357815206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586357815206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586357815206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586357815206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586357821669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586357821681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 17:57:01 2020 " "Processing started: Wed Apr 08 17:57:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586357821681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1586357821681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp top -c top --netlist_type=sgate " "Command: quartus_npp top -c top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1586357821681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1586357821907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586357821935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 17:57:01 2020 " "Processing ended: Wed Apr 08 17:57:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586357821935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586357821935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586357821935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1586357821935 ""}
