//
// pinmux settings for Marvell BG2DTV MK
//
#define BOARD_TYPE	"MK"
#define CHIP_VERSION	"BG2DTV"

//
//	PINMUX setting pre-definitions.  DO NOT TOUCH THIS DEFINITIONS
//
#define G0_MODE0_IO_NAND_IO_0_TO_7_RDY_CEn_WPn				0
#define G0_MODE1_IO_EMMC_DATA_0_TO_7_CLK_CMD_RSTn			1
#define G0_MODE2_IO_GPIO_29_TO_36_39_GPO_6_7				2

#define G1_MODE0_O_NAND_ALE_CLE_REn_WEn					0
#define	G1_MODE1_O_PWM0							1
#define G1_MODE2_O_PWM_0_GPO_2_5					2

#define G2_MODE0_IO_GPIO_37						0
#define G2_MODE2_I_DIN_ARC_TX						2
#define G2_MODE3_O_LVDS_VSYNC						3

#define G3_MODE0_IO_GPIO_38						0
#define G3_MODE2_I_I2S2_DI_3						2
#define G3_MODE3_O_LVDS_LRID						3

#define G4_MODE0_IO_GPIO_0_5_GPO_0_CPUPLLDO_MEMPLLDO_SYSPLLDO		0
#define G4_MODE1_IO_SD0_DAT_0_TO_3_CLK_CMD				1
#define G4_MODE2_O_RGMII_TXD_0_TO_3_MDIO_TXC				2
#define G4_MODE3_IO_GPIO_1_TO_3						3
#define G4_MODE5_O_SATA_DBG_0_TO_4_6					5
#define G4_MODE6_O_USB0_DBG_0_TO_4_6					6

#define G5_MODE0_IO_GPIO_4_6						0
#define G5_MODE1_I_SD0_CDn_WP						1
#define G5_MODE2_O_RGMII_TXCTL_MDC					2
#define G5_MODE5_O_SATA_DBG_5_7						5
#define G5_MODE6_O_USB0_DBG_5_7						6
#define G5_MODE7_O_USB1_DBG_5_7						7

#define G6_MODE0_I_SOC_TMS_TRSTn					0
#define G6_MODE1_IO_TW0_SCL_SDA						1
#define G6_MODE2_IO_GPIO_18_19						2
#define G6_MODE4_O_PWM_2_3						4

#define G7_MODE0_I_SOC_TCK_TDI						0
#define G7_MODE1_IO_TW1_SCL_SDA						1
#define G7_MODE2_IO_GPIO_20_21						2
#define G7_MODE3_IO_TX_EDDC_SCL_SDA					3

#define G8_MODE0_I_SPI1_SDI_SCLK_SDO					0
#define G8_MODE1_IO_GPIO_25_26_28					1
#define G8_MODE5_I_SATA_SIF_CLK						5

#define G9_MODE0_O_SPI1_SS0n    					0
#define G9_MODE1_IO_GPIO_23  						1
#define G9_MODE5_I_SATA_SIF_CLK     				5

#define G10_MODE0_IO_GPIO_24						0
#define G10_MODE1_O_SPI1_SS2n						1
#define G10_MODE3_O_I2S0_MCLK						3
#define G10_MODE4_O_PWM_0						    4
#define G10_MODE5_I_SATA_SIF_DEN					5
#define G10_MODE6_I_vbyOne_LOCKN1					6

#define G11_MODE0_IO_SOC_TDO						0
#define G11_MODE1_O_SPI1_SS3n						1
#define G11_MODE2_IO_GPIO_27						2
#define G11_MODE3_O_I2S1_MCLK						3
#define G11_MODE4_O_PWM_1						4
#define G11_MODE5_IO_SATA_SIF_DIO					5
#define G11_MODE6_I_vbyOne_HTPDN				    6

#define G12_MODE0_O_AGC_IF						0
#define G12_MODE1_IO_GPO_1						1
#define G12_MODE2_O_PWM_0						2

#define G13_MODE0_IO_GPIO_7_TO_10					0
#define G13_MODE1_I_STS1_CLK_SD_0_SOP_VALD				1
#define G13_MODE2_I_RGMII_RXC_RXD_0_RXDV_RCLKO				2
#define G13_MODE6_O_USB0_DBG_8_TO_11					6
#define G13_MODE7_O_USB1_DBG_8_TO_11                                    7

#define G14_MODE0_IO_GPIO_14						0
#define G14_MODE1_I_STS0_CLK						1
#define G14_MODE2_I_DIN_ARC_TX						2
#define G14_MODE4_I_STS1_SD_2						4
#define G14_MODE6_O_USB0_DBG_13						6
#define G14_MODE7_O_USB1_DBG_13						7

#define G15_MODE0_IO_GPIO_15_16						0
#define G15_MODE1_I_STS0_SOP_VALD					1
#define G15_MODE4_I_STS1_SD_4_5						4
#define G15_MODE5_O_VDAC_HS_VS						5
#define G15_MODE6_O_USB0_DBG_14						6
#define G15_MODE7_O_USB1_DBG_14						7

#define G16_MODE0_IO_GPIO_17						0
#define G16_MODE1_I_STS0_SD						1
#define G16_MODE4_I_STS1_SD_6						4
#define G16_MODE5_O_CRING_OSCO						5
#define G16_MODE6_O_USB0_DBG_15						6
#define G16_MODE7_O_USB1_DBG_15						7

#define G17_MODE0_IO_GPIO_11						0
#define G17_MODE1_I_CAM0_MDET						1
#define G17_MODE2_I_RGMII_RXD_1						2
#define G17_MODE3_O_SPDIF_MCLK						3
#define G17_MODE4_I_STS1_SD_1						4
#define G17_MODE5_IO_SD1_CMD1						5
#define G17_MODE6_O_USB0_DBG_12						6
#define G17_MODE7_O_USB1_DBG_12						7

#define G18_MODE0_IO_GPIO_12						0
#define G18_MODE1_I_CAM0_INPACKn					1
#define G18_MODE2_I_RGMII_RXD_2						2
#define G18_MODE3_O_I2S2_MCLK						3
#define G18_MODE4_I_STS1_SD_3						4
#define G18_MODE6_I_SD1_CDn1						6

#define G19_MODE0_IO_GPIO_13						0
#define G19_MODE1_O_CAM0_CE2n						1
#define G19_MODE2_I_RGMII_RXD_3						2
#define G19_MODE3_O_I2S3_MCLK						3
#define G19_MODE4_I_STS1_SD_7						4
#define G19_MODE5_O_BRING_OSCO						5
#define G19_MODE6_I_SD1_WP1						6

#define G20_MODE0_I_CAM_MOSTRT_MOVAL_MCLKO_MDO_0			0
#define G20_MODE2_IO_GPIO_47_64_TO_66					2
#define G20_MODE3_O_DEMOD_DATA_7_TO_9_IO_AVIF_dbg_7			3
#define G20_MODE4_O_USB2_DBG_15_USB3P0_DBG_7				4

#define G21_MODE0_IO_CAM_MDO_1_TO_4					0
#define G21_MODE1_IO_STS2_CLK_SOP_VALD_SD				1
#define G21_MODE2_IO_GPIO_67_TO_69					2
#define G21_MODE3_O_DEMOD_DATA_10_11_CLK				3

#define G22_MODE0_IO_CAM_MDO_5_TO_7					0
#define G22_MODE2_IO_GPIO_71_72_73					2

#define G23_MODE0_O_CAM_MCLKI_MDI_0_MISTRT_MIVAL			0
#define G23_MODE2_IO_GPIO_53_TO_56					2
#define G23_MODE3_IO_AVIF_dbg_13_TO_15_AVIF_ADCCLK			3
#define G23_MODE4_O_USB2_DBG_4_TO_7					4

#define G24_MODE0_O_CAM_MDI_1_TO_7					0
#define G24_MODE2_IO_GPIO_57_TO_63					2
#define G24_MODE3_O_DEMOD_DATA_0_TO_6					3
#define G24_MODE4_O_USB2_DBG_8_TO_14					4

#define G25_MODE0_O_CAM_IORDn_IOWRn					0
#define G25_MODE1_I_VGA_HS_VS						1
#define G25_MODE2_IO_GPIO_51_52						2
#define G25_MODE3_IO_AVIF_dbg_11_TO_12					3
#define G25_MODE4_O_USB2_DBG_2_TO_3					4

#define G26_MODE0_IO_CAM_A_12_13					0
#define G26_MODE1_O_LVDS_LRID_VSYNC					1
#define G26_MODE2_IO_GPIO_74_75						2

#define G27_MODE0_IO_CAM_A_14						0
#define G27_MODE1_O_AGC_RF						1
#define G27_MODE2_IO_GPIO_76						2

#define G28_MODE0_IO_CAM0_CD_IREQn_VS1n_WAITn_RESET			0
#define G28_MODE2_IO_GPIO_40_TO_50					2
#define G28_MODE3_IO_AVIF_dbg_0_TO_10					3
#define G28_MODE4_O_USB3P0_DBG_0_TO_6_USB2_DBG_0_TO_1			4

#define G29_MODE0_IO_CAM_A_0_TO_5					0
#define G29_MODE1_IO_SCRD0_GPIO_0_1_CRD_PRES_DIO_DCLK_RST		1
#define G29_MODE2_IO_GPIO_77_TO_82					2

#define G30_MODE0_IO_CAM_A_6_TO_11					0
#define G30_MODE1_IO_SCRD1_GPIO_0_1_CRD_PRES_DIO_DCLK_RST		1
#define G30_MODE2_IO_GPIO_83_TO_88					2

#define G31_MODE0_IO_CAM_D_0_TO_4_6					0
#define G31_MODE1_IO_SD1_DAT_0_TO_3_CLK 				1
#define G31_MODE2_IO_GPIO_89_TO_93_95					2
#define G31_MODE5_O_SATA_DBG_0_TO_4    					5
#define G31_MODE6_O_USB0_DBG_0_TO_4   					6
#define G31_MODE7_O_USB1_DBG_0_TO_4   					7

#define G32_MODE0_IO_CAM_D_5_7						0
#define G32_MODE1_I_SD1_CDn_WP						1
#define G32_MODE2_IO_GPIO_94_96						2
#define G32_MODE5_O_SATA_DBG_5      				5
#define G32_MODE6_O_USB0_DBG_5      				6
#define G32_MODE7_O_USB1_DBG_5      				7

#define G33_MODE0_IO_CAM_D_6						0
#define G33_MODE1_I_SD1_CMD 						1
#define G33_MODE2_IO_GPIO_95						2
#define G33_MODE5_O_SATA_DBG_6      				5
#define G33_MODE6_O_USB0_DBG_6      				6
#define G33_MODE7_O_USB1_DBG_6      				7

#define G34_MODE0_O_NAND_ALE_CLE_REn_WEn					0
#define G34_MODE1_O_PWM_0					    1
#define G34_MODE2_IO_GPO_2						2

#define G35_MODE0_IO_CAM_D_7						0
#define G35_MODE1_I_SD1_WP  						1
#define G35_MODE2_IO_GPIO_96						2
#define G35_MODE5_O_SATA_DBG_7      				5
#define G35_MODE6_O_USB0_DBG_7      				6
#define G35_MODE7_O_USB1_DBG_7      				7

#define G36_MODE0_O_SPI1_SS1n					0
#define G36_MODE1_IO_GPIO_22  						1
#define G36_MODE5_I_SATA_SIF_SEL     				5

#define G37_MODE0_O_MEMPLLDO_SYSPLLDO_CPUPLLDO  	0
#define G37_MODE1_I_SD0_DAT_1_TO_3					1
#define G37_MODE2_O_RGMII_TXD_1_TO_3				2
#define G37_MODE3_IO_GPIO_1_TO_3					3
#define G37_MODE5_O_SATA_DBG_2_TO_4					5
#define G37_MODE6_O_USB0_DBG_2_TO_4					6
#define G37_MODE7_O_USB1_DBG_2_TO_4					7

#define G38_MODE0_O_NAND_REn         				0
#define G38_MODE1_O_I2S0_MCLK		            	1
#define G38_MODE2_IO_GPO_4             				2

#define G39_MODE0_O_NAND_WEn         				0
#define G39_MODE1_O_I2S1_MCLK		            	1
#define G39_MODE2_IO_GPO_5             				2

#define GAV0_MODE0_IO_AVIO_GPIO_0					0
#define GAV0_MODE1_IO_I2S0_BCLK	                        		1
//#define GAV0_MODE2_IO_FP_DAT_0_1                         		2
//#define GAV0_MODE4_O_LVDS_LRID_VSYNC					4

#define GAV1_MODE0_IO_AVIO_GPIO_1  	                    		0
#define GAV1_MODE1_IO_I2S0_LRCK                          		1
//#define GAV1_MODE2_IO_FP_DAT_2_3                         		2
//#define GAV1_MODE4_I_VGA_HS_VS						4

#define GAV2_MODE0_IO_AVIO_GPO_0					0
#define GAV2_MODE1_IO_I2S_DO_0						1
//#define GAV2_MODE2_IO_FP_DAT_4_5_7					2
//#define GAV2_MODE3_IO_I2S3_BCLK_LRCK_DI_1				3
//#define GAV2_MODE4_I_PDM_DI_0_1_CLKO					4
//#define GAV2_MODE6_I_ADAC_TEST_BCLK_MCLK_SDIN				6

#define GAV3_MODE0_IO_AVIO_GPIO_2					0
#define GAV3_MODE1_IO_I2S_DO_1						1
#define GAV3_MODE2_I_vbyone_LOCKN2					2
//#define GAV3_MODE3_I_I2S3_DI_0						3
//#define GAV3_MODE6_I_ADAC_TEST_PWMCLK					6

#define GAV4_MODE0_IO_AVIO_GPIO_3					0
#define GAV4_MODE1_IO_I2S_DO_2						1
#define GAV4_MODE2_I_vbyone_HTPDN2					2
//#define GAV4_MODE4_O_I2S1_MCLK						4
//#define GAV4_MODE6_I_ADAC_TEST_LRCK					6

#define GAV5_MODE0_IO_AVIO_GPO_1					0
#define GAV5_MODE1_IO_I2S_DO_3						1
#define GAV5_MODE2_O__AGC_RF						2
#define GAV5_MODE3_I_VGA_VS						3
//#define GAV5_MODE4_O_SPDIF_MCLK						4

#define GAV6_MODE0_IO_AVIO_GPO_2					0
#define GAV6_MODE1_IO_SPDIFO						1
#define GAV6_MODE2_O_ARC_OUT						2
//#define GAV6_MODE4_O_I2S2_MCLK						4

#define GAV7_MODE0_IO_AVIO_GPIO_4					0
#define GAV7_MODE1_IO_SPDIFI						1
//#define GAV7_MODE2_IO_FP_DAT_11						2
#define GAV7_MODE3_I_VGA_VS1						3
#define GAV7_MODE4_VCLK1						4

#define GAV8_MODE0_IO_AVIO_GPIO_5					0
#define GAV8_MODE1_O_AVIO_PWM						1
//#define GAV8_MODE2_IO_FP_CLK						2
#define GAV8_MODE3_I_VGA_VS2						3
#define GAV8_MODE4_I_ADAC_TEST_LRCK					4

#define GAV9_MODE0_IO_AVIO_GPIO_6					0
#define GAV9_MODE1_IO_I2S3_BCLK						1
#define GAV9_MODE2_O_PDM_CLKO						2
#define GAV9_MODE4_I_ADAC_TEST_BCLK					4
#define GAV9_MODE5_O_DIG_TSTPNT_LVDS_0					5

#define GAV10_MODE0_IO_AVIO_GPIO_7					0
#define GAV10_MODE1_IO_I2S3_LRCK					1
#define GAV10_MODE2_I_VGA_HS						2
#define GAV10_MODE4_I_ADAC_TEST_MCLK					4
#define GAV10_MODE5_O_DIG_TSTPNT_LVDS_1					5

#define GAV11_MODE0_IO_AVIO_GPIO_8					0
#define GAV11_MODE1_I_I2S3_DI0						1
#define GAV11_MODE2_I_PDM_DI0						2
#define GAV11_MODE3_I_vbyone_LOKN					3
#define GAV11_MODE4_ADAC_TEST_PWMCLK					4
//#define GAV11_MODE5_I_VCLKI						5

#define GAV12_MODE0_IO_AVIO_GPIO_9					0
#define GAV12_MODE1_I_I2S3_DI1						1
#define GAV12_MODE2_I_PDM_DI1						2
#define GAV12_MODE3_vbyone_HTPDN					3
#define	GAV12_MODE4_ADAC_TEST_SDIn					4

#define GAV13_MODE0_IO_AVIO_GPIO_18_TO_20				0
#define GAV13_MODE1_I_I2S2_DI_0_BCLK_LRCK				1

#define GAV14_MODE0_IO_AVIO_GPIO_21					0
#define GAV14_MODE1_I_I2S2_DI_3						1
#define GAV14_MODE2_O_I2S1_DO						2

#define GAV15_MODE0_IO_AVIO_GPIO_22_23_GPO_0				0
#define GAV15_MODE1_IO_I2S0_BCLK_LRCK_DO_0				1
#define GAV15_MODE6_O_ADAC_DBG_0					6

#define GAV16_MODE0_IO_AVIO_GPIO_24_25					0
#define GAV16_MODE1_O_I2S0_DO_1_2					1
#define GAV16_MODE2_IO_I2S1_BCLK1_LRCK1					2
#define GAV16_MODE6_O_ADAC_DBG_1_2					6

#define GAV17_MODE0_IO_AVIO_GPO_1					0
#define GAV17_MODE1_O_I2S0_DO_3						1
#define GAV17_MODE2_O_I2S1_DO1						2
#define GAV17_MODE3_O_PWM_1						3
#define GAV17_MODE6_O_ADAC_DBG_3					6

#define GAV18_MODE0_IO_AVIO_GPO_2					0
#define GAV18_MODE1_O_SPDIFO						1
#define GAV18_MODE2_O_ARC_OUT						2

#define GAV19_MODE0_IO_AVIO_GPIO_26					0
#define GAV19_MODE1_I_SPDIFI						1


#define GSM0_MODE0_IO_SM_GPO_0						0
#define GSM0_MODE1_O_SM_SPI2_SS0n					1
#define GSM0_MODE2_IO_eth1_MDIO						2

#define GSM1_MODE0_IO_SM_GPO_1						0
#define GSM1_MODE1_O_SM_SPI2_SS1n					1

#define GSM2_MODE0_IO_SM_GPIO_17_18					0
#define GSM2_MODE1_O_SM_SPI2_SS2n_SS3n					1
#define GSM2_MODE2_IO_RX3_EDDC_SCL_SDA					2

#define GSM3_MODE0_IO_SM_GPIO_5_GPO_2_3					0
#define GSM3_MODE1_I_SM_SPI2_SDI_SCLK_SDO				1
#define GSM3_MODE2_O_SM_CLKI_BUF_eth1_MDC				2

#define GSM4_MODE0_IO_SM_GPIO_15					0
#define GSM4_MODE1_IO_SM_HDMI_CEC					1

#define GSM5_MODE0_IO_SM_GPIO_16					0
#define GSM5_MODE1_I_SM_HDMI_HPD					1

#define GSM6_MODE0_IO_SM_GPIO_20					0
#define GSM6_MODE1_IO_SM_HDMIRX0_HPD_PWR5V				1

#define GSM7_MODE0_IO_SM_GPIO_23					0
#define GSM7_MODE1_IO_SM_HDMIRX1_HPD_PWR5V				1

#define GSM8_MODE0_IO_SM_GPIO_26					0
#define GSM8_MODE1_IO_SM_HDMIRX2_HPD_PWR5V				1

#define GSM9_MODE0_IO_SM_GPIO_19					0
#define GSM9_MODE1_IO_SM_HDMIRX3_HPD_PWR5V				1

#define GSM10_MODE0_IO_SM_GPIO_6					0
#define GSM10_MODE1_O_SM_FE_LED_0					1

#define GSM11_MODE0_IO_SM_GPIO_8					0
#define GSM11_MODE1_O_SM_FE_LED_2					1

#define GSM12_MODE0_I_SM_URT0_RXD_TXD					0
#define GSM12_MODE1_I_SM_IRDA0_RXD_TXD					1
#define GSM12_MODE2_IO_SM_GPIO_9_10					2

#define GSM13_MODE0_IO_SM_GPIO_11_12					0
#define GSM13_MODE1_I_SM_URT0_CTSn_RTSn					1
#define GSM13_MODE2_I_SM_URT1_RXD1_TXD1					2
#define GSM13_MODE3_IO_SM_TW2_SCL_SDA					3

#define GSM14_MODE0_IO_SM_GPIO_13_14					0
#define GSM14_MODE1_I_SM_URT1_RXD_TXD					1
#define GSM14_MODE2_I_SM_IRDA1_RXD_TXD					2
#define GSM14_MODE3_IO_SM_TW3_SCL_SDA					3

#define GSM15_MODE0_IO_SM_GPIO_7					0
#define GSM15_MODE1_O_SM_FE_LED_1					1

#define GSM16_MODE0_IO_SM_GPIO_21_22					0
#define GSM16_MODE1_IO_RX0_EDDC_SCL_SDA					1

#define GSM17_MODE0_IO_SM_GPIO_24_25					0
#define GSM17_MODE1_IO_RX1_EDDC_SCL_SDA					1

#define GSM18_MODE0_IO_SM_GPIO_27_28					0
#define GSM18_MODE1_IO_RX2_EDDC_SCL_SDA					1

#define GSM19_MODE0_IO_SM_GPIO_2					0
#define GSM19_MODE1_O_SM_FE_LED_0					1

#define GSM20_MODE0_I_SM_PWR_OK_GPIO				0
#define GSM20_MODE1_O_SM_FE_LED_1					1
#define GSM20_MODE2_IO_SM_GPIO_3					2

#define GSM21_MODE0_IO_SM_GPIO_4					0
#define GSM21_MODE1_O_SM_FE_LED_2					1

#define	FIXED								0
#define	VARIOUS								1




/*
 * pinmux table, Change it based on each board.
 */
/*	pinmux group		mode	usage */
/*	pinmux group attribute:		FIXED:	can not be changed runtime
 *					VAROIS:	can be change runtime
 */

#define	SM_GROUP0			GSM0_MODE1_O_SM_SPI2_SS0n
#define	SM_GROUP0_ATTR			VARIOUS

#define	SM_GROUP1			GSM1_MODE0_IO_SM_GPO_1
#define	SM_GROUP1_ATTR			VARIOUS

#define	SM_GROUP2			GSM2_MODE0_IO_SM_GPIO_17_18
#define	SM_GROUP2_ATTR			VARIOUS

#define	SM_GROUP3			GSM3_MODE1_I_SM_SPI2_SDI_SCLK_SDO
#define	SM_GROUP3_ATTR			VARIOUS

#define	SM_GROUP4			GSM4_MODE1_IO_SM_HDMI_CEC
#define	SM_GROUP4_ATTR			VARIOUS

#define	SM_GROUP5			GSM5_MODE1_I_SM_HDMI_HPD
#define	SM_GROUP5_ATTR			VARIOUS

#define	SM_GROUP6			GSM6_MODE1_IO_SM_HDMIRX0_HPD_PWR5V
#define	SM_GROUP6_ATTR			VARIOUS

#define	SM_GROUP7			GSM7_MODE1_IO_SM_HDMIRX1_HPD_PWR5V
#define	SM_GROUP7_ATTR			VARIOUS

#define	SM_GROUP8			GSM8_MODE1_IO_SM_HDMIRX2_HPD_PWR5V
#define	SM_GROUP8_ATTR			VARIOUS

#define	SM_GROUP9			GSM9_MODE1_IO_SM_HDMIRX3_HPD_PWR5V
#define	SM_GROUP9_ATTR			VARIOUS

#define	SM_GROUP10			GSM10_MODE0_IO_SM_GPIO_6
#define	SM_GROUP10_ATTR			VARIOUS

#define	SM_GROUP11			GSM11_MODE0_IO_SM_GPIO_8
#define	SM_GROUP11_ATTR			VARIOUS

#define	SM_GROUP12			GSM12_MODE0_I_SM_URT0_RXD_TXD
#define	SM_GROUP12_ATTR			VARIOUS

#define	SM_GROUP13			GSM13_MODE3_IO_SM_TW2_SCL_SDA
#define	SM_GROUP13_ATTR			VARIOUS

#define	SM_GROUP14			GSM14_MODE1_I_SM_URT1_RXD_TXD
#define	SM_GROUP14_ATTR			VARIOUS

#define	SM_GROUP15			GSM15_MODE0_IO_SM_GPIO_7
#define	SM_GROUP15_ATTR			VARIOUS

#define	SM_GROUP16			GSM16_MODE1_IO_RX0_EDDC_SCL_SDA
#define	SM_GROUP16_ATTR			VARIOUS

#define	SM_GROUP17			GSM17_MODE1_IO_RX1_EDDC_SCL_SDA
#define	SM_GROUP17_ATTR			VARIOUS

#define	SM_GROUP18			GSM18_MODE1_IO_RX2_EDDC_SCL_SDA
#define	SM_GROUP18_ATTR			VARIOUS

#define	SM_GROUP19			GSM19_MODE0_IO_SM_GPIO_2
#define	SM_GROUP19_ATTR			VARIOUS

#define	SM_GROUP20			GSM20_MODE0_I_SM_PWR_OK_GPIO
#define	SM_GROUP20_ATTR			VARIOUS

#define	SM_GROUP21			GSM21_MODE0_IO_SM_GPIO_4
#define	SM_GROUP21_ATTR			VARIOUS

#define	SOC_GROUP0			G0_MODE1_IO_EMMC_DATA_0_TO_7_CLK_CMD_RSTn
#define	SOC_GROUP0_ATTR			VARIOUS

#define	SOC_GROUP1			G1_MODE1_O_PWM0
#define	SOC_GROUP1_ATTR			VARIOUS

//keith #define	SOC_GROUP2			G2_MODE0_IO_GPIO_37
#define	SOC_GROUP2			G2_MODE3_O_LVDS_VSYNC
#define	SOC_GROUP2_ATTR			VARIOUS

#define	SOC_GROUP3			G3_MODE2_I_I2S2_DI_3
#define	SOC_GROUP3_ATTR			VARIOUS

#define	SOC_GROUP4			G4_MODE1_IO_SD0_DAT_0_TO_3_CLK_CMD
#define	SOC_GROUP4_ATTR			VARIOUS

#define	SOC_GROUP5			G5_MODE1_I_SD0_CDn_WP
#define	SOC_GROUP5_ATTR			VARIOUS

#define	SOC_GROUP6			G6_MODE1_IO_TW0_SCL_SDA
#define	SOC_GROUP6_ATTR			VARIOUS

#define	SOC_GROUP7			G7_MODE1_IO_TW1_SCL_SDA
#define	SOC_GROUP7_ATTR			VARIOUS

#define	SOC_GROUP8			G8_MODE0_I_SPI1_SDI_SCLK_SDO
#define	SOC_GROUP8_ATTR			VARIOUS

#define	SOC_GROUP9			G9_MODE0_O_SPI1_SS0n
#define	SOC_GROUP9_ATTR			VARIOUS

#define	SOC_GROUP10			G10_MODE3_O_I2S0_MCLK
#define	SOC_GROUP10_ATTR		VARIOUS

#define	SOC_GROUP11			G11_MODE2_IO_GPIO_27
#define	SOC_GROUP11_ATTR		VARIOUS

#define	SOC_GROUP12			G12_MODE0_O_AGC_IF
#define	SOC_GROUP12_ATTR		VARIOUS

#define	SOC_GROUP13			G13_MODE1_I_STS1_CLK_SD_0_SOP_VALD
#define	SOC_GROUP13_ATTR		VARIOUS

#define	SOC_GROUP14			G14_MODE0_IO_GPIO_14
#define	SOC_GROUP14_ATTR		VARIOUS

#define	SOC_GROUP15			G15_MODE0_IO_GPIO_15_16
#define	SOC_GROUP15_ATTR		VARIOUS

#define	SOC_GROUP16			G16_MODE0_IO_GPIO_17
#define	SOC_GROUP16_ATTR		VARIOUS

#define	SOC_GROUP17			G17_MODE0_IO_GPIO_11
#define	SOC_GROUP17_ATTR		VARIOUS

#define	SOC_GROUP18			G18_MODE0_IO_GPIO_12
#define	SOC_GROUP18_ATTR		VARIOUS

#define	SOC_GROUP19			G19_MODE0_IO_GPIO_13
#define	SOC_GROUP19_ATTR		VARIOUS

#define	SOC_GROUP20			G20_MODE3_O_DEMOD_DATA_7_TO_9_IO_AVIF_dbg_7
#define	SOC_GROUP20_ATTR		VARIOUS

#define	SOC_GROUP21			G21_MODE1_IO_STS2_CLK_SOP_VALD_SD
#define	SOC_GROUP21_ATTR		VARIOUS

#define	SOC_GROUP22			G22_MODE2_IO_GPIO_71_72_73
#define	SOC_GROUP22_ATTR		VARIOUS

#define	SOC_GROUP23			G23_MODE2_IO_GPIO_53_TO_56
#define	SOC_GROUP23_ATTR		VARIOUS

#define	SOC_GROUP24			G24_MODE3_O_DEMOD_DATA_0_TO_6
#define	SOC_GROUP24_ATTR		VARIOUS

#define	SOC_GROUP25			G25_MODE2_IO_GPIO_51_52
#define	SOC_GROUP25_ATTR		VARIOUS

#define	SOC_GROUP26			G26_MODE1_O_LVDS_LRID_VSYNC
#define	SOC_GROUP26_ATTR		VARIOUS

#define	SOC_GROUP27			G27_MODE2_IO_GPIO_76
#define	SOC_GROUP27_ATTR		VARIOUS

#define	SOC_GROUP28			G28_MODE2_IO_GPIO_40_TO_50
#define	SOC_GROUP28_ATTR		VARIOUS

#define	SOC_GROUP29			G29_MODE2_IO_GPIO_77_TO_82
#define	SOC_GROUP29_ATTR		VARIOUS

#define	SOC_GROUP30			G30_MODE2_IO_GPIO_83_TO_88
#define	SOC_GROUP30_ATTR		VARIOUS

#define	SOC_GROUP31			G31_MODE2_IO_GPIO_89_TO_93_95
#define	SOC_GROUP31_ATTR		VARIOUS

#define	SOC_GROUP32			G32_MODE2_IO_GPIO_94_96
#define	SOC_GROUP32_ATTR		VARIOUS

#define	SOC_GROUP33			G33_MODE2_IO_GPIO_95
#define	SOC_GROUP33_ATTR		VARIOUS

#define	SOC_GROUP34			G34_MODE2_IO_GPO_2
#define	SOC_GROUP34_ATTR		VARIOUS

#define	SOC_GROUP35			G35_MODE2_IO_GPIO_96
#define	SOC_GROUP35_ATTR		VARIOUS

#define	SOC_GROUP36			G36_MODE0_O_SPI1_SS1n
#define	SOC_GROUP36_ATTR		VARIOUS

#define	SOC_GROUP37			G37_MODE1_I_SD0_DAT_1_TO_3
#define	SOC_GROUP37_ATTR		VARIOUS

#define	SOC_GROUP38			G38_MODE2_IO_GPO_4
#define	SOC_GROUP38_ATTR		VARIOUS

#define	SOC_GROUP39			G39_MODE2_IO_GPO_5
#define	SOC_GROUP39_ATTR		VARIOUS
#define	AV_GROUP0			GAV0_MODE1_IO_I2S0_BCLK
#define	AV_GROUP0_ATTR			VARIOUS

#define	AV_GROUP1			GAV1_MODE0_IO_AVIO_GPIO_1
#define	AV_GROUP1_ATTR			VARIOUS

#define	AV_GROUP2			GAV2_MODE1_IO_I2S_DO_0
#define	AV_GROUP2_ATTR			VARIOUS

#define	AV_GROUP3			GAV3_MODE1_IO_I2S_DO_1
#define	AV_GROUP3_ATTR			VARIOUS

#define	AV_GROUP4			GAV4_MODE1_IO_I2S_DO_2
#define	AV_GROUP4_ATTR			VARIOUS

#define	AV_GROUP5			GAV5_MODE1_IO_I2S_DO_3
#define	AV_GROUP5_ATTR			VARIOUS

#define	AV_GROUP6			GAV6_MODE1_IO_SPDIFO
#define	AV_GROUP6_ATTR			VARIOUS

#define	AV_GROUP7			GAV7_MODE1_IO_SPDIFI
#define	AV_GROUP7_ATTR			VARIOUS

#define	AV_GROUP8			GAV8_MODE0_IO_AVIO_GPIO_5
#define	AV_GROUP8_ATTR			VARIOUS

#define	AV_GROUP9			GAV9_MODE0_IO_AVIO_GPIO_6
#define	AV_GROUP9_ATTR			VARIOUS

#define	AV_GROUP10			GAV10_MODE0_IO_AVIO_GPIO_7
#define	AV_GROUP10_ATTR			VARIOUS

#define	AV_GROUP11			GAV11_MODE3_I_vbyone_LOKN
#define	AV_GROUP11_ATTR			VARIOUS

#define	AV_GROUP12			GAV12_MODE3_vbyone_HTPDN
#define	AV_GROUP12_ATTR			VARIOUS

#define	AV_GROUP13			GAV13_MODE1_I_I2S2_DI_0_BCLK_LRCK
#define	AV_GROUP13_ATTR			VARIOUS

#define	AV_GROUP14			GAV14_MODE1_I_I2S2_DI_3
#define	AV_GROUP14_ATTR			VARIOUS

#define	AV_GROUP15			GAV15_MODE1_IO_I2S0_BCLK_LRCK_DO_0
#define	AV_GROUP15_ATTR			VARIOUS

#define	AV_GROUP16			GAV16_MODE0_IO_AVIO_GPIO_24_25
#define	AV_GROUP16_ATTR			VARIOUS

#define	AV_GROUP17			GAV17_MODE3_O_PWM_1
#define	AV_GROUP17_ATTR			VARIOUS

#define	AV_GROUP18			GAV18_MODE1_O_SPDIFO
#define	AV_GROUP18_ATTR			VARIOUS

#define	AV_GROUP19			GAV19_MODE0_IO_AVIO_GPIO_26
#define	AV_GROUP19_ATTR			VARIOUS
