{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1416805993198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1416805993198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 21:13:13 2014 " "Processing started: Sun Nov 23 21:13:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1416805993198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1416805993198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1416805993198 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1416805993495 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 piano.sv(161) " "Verilog HDL Expression warning at piano.sv(161): truncated literal to match 25 bits" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 161 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1416805993537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ashuka24/documents/github/e155-f2014-digital_keyboard/piano.sv 5 5 " "Found 5 design units, including 5 entities, in source file /users/ashuka24/documents/github/e155-f2014-digital_keyboard/piano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Found entity 1: piano" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416805993538 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_slave_receive_only " "Found entity 2: spi_slave_receive_only" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416805993538 ""} { "Info" "ISGN_ENTITY_NAME" "3 process_spi " "Found entity 3: process_spi" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416805993538 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_notes " "Found entity 4: add_notes" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416805993538 ""} { "Info" "ISGN_ENTITY_NAME" "5 attenuation " "Found entity 5: attenuation" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416805993538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1416805993538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notescount piano.sv(16) " "Verilog HDL Implicit Net warning at piano.sv(16): created implicit net for \"notescount\"" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1416805993539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "atten1 piano.sv(17) " "Verilog HDL Implicit Net warning at piano.sv(17): created implicit net for \"atten1\"" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1416805993539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "atten2 piano.sv(18) " "Verilog HDL Implicit Net warning at piano.sv(18): created implicit net for \"atten2\"" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1416805993539 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "atten3 piano.sv(19) " "Verilog HDL Implicit Net warning at piano.sv(19): created implicit net for \"atten3\"" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1416805993539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1416805993567 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led piano.sv(9) " "Output port \"led\" at piano.sv(9) has no driver" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1416805993568 "|piano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_receive_only spi_slave_receive_only:spi " "Elaborating entity \"spi_slave_receive_only\" for hierarchy \"spi_slave_receive_only:spi\"" {  } { { "../piano.sv" "spi" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1416805993579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process_spi process_spi:proc " "Elaborating entity \"process_spi\" for hierarchy \"process_spi:proc\"" {  } { { "../piano.sv" "proc" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1416805993590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attenuation attenuation:first " "Elaborating entity \"attenuation\" for hierarchy \"attenuation:first\"" {  } { { "../piano.sv" "first" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1416805993601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_notes add_notes:add " "Elaborating entity \"add_notes\" for hierarchy \"add_notes:add\"" {  } { { "../piano.sv" "add" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1416805993646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 piano.sv(67) " "Verilog HDL assignment warning at piano.sv(67): truncated value with size 10 to match size of target (8)" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1416805993647 "|piano|add_notes:add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 piano.sv(69) " "Verilog HDL assignment warning at piano.sv(69): truncated value with size 10 to match size of target (8)" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1416805993647 "|piano|add_notes:add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 piano.sv(71) " "Verilog HDL assignment warning at piano.sv(71): truncated value with size 10 to match size of target (8)" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1416805993647 "|piano|add_notes:add"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1416805994462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wave\[2\] GND " "Pin \"wave\[2\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|wave[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wave\[3\] GND " "Pin \"wave\[3\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|wave[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wave\[4\] GND " "Pin \"wave\[4\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|wave[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wave\[5\] GND " "Pin \"wave\[5\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|wave[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wave\[6\] GND " "Pin \"wave\[6\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|wave[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wave\[7\] GND " "Pin \"wave\[7\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|wave[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "../piano.sv" "" { Text "C:/Users/ashuka24/Documents/GitHub/e155-f2014-digital_keyboard/piano.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1416805994793 "|piano|led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1416805994793 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1416805994910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1416805996512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1416805996512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "387 " "Implemented 387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1416805996846 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1416805996846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "368 " "Implemented 368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1416805996846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1416805996846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1416805996891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 21:13:16 2014 " "Processing ended: Sun Nov 23 21:13:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1416805996891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1416805996891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1416805996891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1416805996891 ""}
