// Seed: 391281188
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7,
    output tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wand id_11,
    input tri id_12,
    input tri0 id_13,
    input uwire id_14,
    output wor id_15,
    output tri1 id_16,
    output tri id_17,
    input supply1 id_18,
    output wor id_19
);
  assign id_19 = id_3 == -1;
endmodule
module module_1 (
    input wire id_0
    , id_3,
    output supply0 id_1
);
  logic id_4;
  wire  id_5 [1 'b0 : 1  -  1];
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_12 = 0;
endmodule
