TimeQuest Timing Analyzer report for VGAtest
Wed Nov 07 20:04:57 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; VGAtest                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.172  ; 193.35 MHz ; 0.000 ; 2.586  ; 50.00      ; 15        ; 58          ;       ;        ;           ;            ; false    ; clk    ; b2v_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { b2v_inst2|altpll_component|auto_generated|pll1|clk[0] } ;
; clk                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { clk }                                                   ;
+-------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 193.54 MHz ; 193.54 MHz      ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.005 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 2.293 ; 0.000         ;
; clk                                                   ; 9.891 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.005 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 5.084      ;
; 0.005 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 5.084      ;
; 0.010 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 5.079      ;
; 0.010 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 5.079      ;
; 0.179 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.910      ;
; 0.179 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.910      ;
; 0.187 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.902      ;
; 0.187 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.902      ;
; 0.197 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 5.285      ;
; 0.198 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.077     ; 4.895      ;
; 0.198 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.077     ; 4.895      ;
; 0.202 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 5.280      ;
; 0.257 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.076     ; 4.837      ;
; 0.257 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.076     ; 4.837      ;
; 0.284 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.077     ; 4.809      ;
; 0.284 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.077     ; 4.809      ;
; 0.300 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.789      ;
; 0.300 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.789      ;
; 0.308 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.076     ; 4.786      ;
; 0.308 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.076     ; 4.786      ;
; 0.329 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.760      ;
; 0.329 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.760      ;
; 0.385 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.329      ; 5.114      ;
; 0.386 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.703      ;
; 0.386 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.703      ;
; 0.390 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.316      ; 5.096      ;
; 0.390 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.329      ; 5.109      ;
; 0.395 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 5.087      ;
; 0.400 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.076     ; 4.694      ;
; 0.400 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.076     ; 4.694      ;
; 0.403 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 5.079      ;
; 0.449 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.317      ; 5.038      ;
; 0.451 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.051      ;
; 0.451 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.051      ;
; 0.451 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.051      ;
; 0.451 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.051      ;
; 0.451 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.051      ;
; 0.451 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.051      ;
; 0.451 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.051      ;
; 0.451 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.051      ;
; 0.451 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.051      ;
; 0.456 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.046      ;
; 0.456 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.046      ;
; 0.456 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.046      ;
; 0.456 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.046      ;
; 0.456 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.046      ;
; 0.456 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.046      ;
; 0.456 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.046      ;
; 0.456 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.046      ;
; 0.456 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 5.046      ;
; 0.476 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.316      ; 5.010      ;
; 0.489 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.600      ;
; 0.489 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.600      ;
; 0.490 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.599      ;
; 0.490 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.599      ;
; 0.500 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.317      ; 4.987      ;
; 0.516 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.966      ;
; 0.521 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.961      ;
; 0.563 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.329      ; 4.936      ;
; 0.571 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.329      ; 4.928      ;
; 0.573 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.077     ; 4.520      ;
; 0.573 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.077     ; 4.520      ;
; 0.578 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.333      ; 4.925      ;
; 0.581 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.077     ; 4.512      ;
; 0.581 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.077     ; 4.512      ;
; 0.592 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.317      ; 4.895      ;
; 0.602 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.880      ;
; 0.635 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.076     ; 4.459      ;
; 0.635 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.076     ; 4.459      ;
; 0.637 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.865      ;
; 0.637 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.865      ;
; 0.637 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.865      ;
; 0.637 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.865      ;
; 0.637 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.865      ;
; 0.637 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.865      ;
; 0.637 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.865      ;
; 0.637 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.865      ;
; 0.637 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.865      ;
; 0.637 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.334      ; 4.867      ;
; 0.644 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.336      ; 4.862      ;
; 0.644 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.336      ; 4.862      ;
; 0.644 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.336      ; 4.862      ;
; 0.644 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.336      ; 4.862      ;
; 0.644 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.336      ; 4.862      ;
; 0.644 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.336      ; 4.862      ;
; 0.644 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.336      ; 4.862      ;
; 0.644 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.336      ; 4.862      ;
; 0.644 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.336      ; 4.862      ;
; 0.645 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.857      ;
; 0.645 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.857      ;
; 0.645 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.857      ;
; 0.645 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.857      ;
; 0.645 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.857      ;
; 0.645 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.857      ;
; 0.645 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.857      ;
; 0.645 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.857      ;
; 0.645 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.332      ; 4.857      ;
; 0.647 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.442      ;
; 0.647 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.081     ; 4.442      ;
; 0.658 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.076     ; 4.436      ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|v_count[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|v_count[6] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.613 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.310      ;
; 0.634 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.331      ;
; 0.642 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.339      ;
; 0.657 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.354      ;
; 0.662 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.359      ;
; 0.672 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.369      ;
; 0.696 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.393      ;
; 0.769 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.468      ;
; 0.780 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.477      ;
; 0.782 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.479      ;
; 0.786 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.485      ;
; 0.828 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.525      ;
; 0.831 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.528      ;
; 0.833 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.099      ;
; 0.834 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.100      ;
; 0.834 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.531      ;
; 0.835 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.532      ;
; 0.887 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.584      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|v_sync     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 1.733      ;
; 1.029 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.729      ;
; 1.029 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.729      ;
; 1.029 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.729      ;
; 1.029 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.729      ;
; 1.029 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.729      ;
; 1.078 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|row[9]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.777      ;
; 1.086 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.785      ;
; 1.095 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.792      ;
; 1.099 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.798      ;
; 1.105 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.802      ;
; 1.129 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|h_count[1] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.395      ;
; 1.142 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.839      ;
; 1.144 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.841      ;
; 1.146 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.843      ;
; 1.150 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.847      ;
; 1.152 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.849      ;
; 1.181 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.881      ;
; 1.182 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|v_count[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.449      ;
; 1.182 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|v_count[6] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.449      ;
; 1.182 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.882      ;
; 1.194 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.892      ;
; 1.195 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.892      ;
; 1.200 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.898      ;
; 1.204 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.901      ;
; 1.207 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.904      ;
; 1.210 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.907      ;
; 1.211 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.908      ;
; 1.215 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.481      ;
; 1.216 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.913      ;
; 1.221 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.487      ;
; 1.230 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.927      ;
; 1.237 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|h_count[1] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.502      ;
; 1.237 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.934      ;
; 1.247 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|row[7]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.946      ;
; 1.256 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.956      ;
; 1.256 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.956      ;
; 1.256 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.956      ;
; 1.256 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.956      ;
; 1.256 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.956      ;
; 1.269 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.968      ;
; 1.274 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[9]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.972      ;
; 1.281 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[7]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.979      ;
; 1.284 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.981      ;
; 1.293 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 1.991      ;
; 1.298 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.995      ;
; 1.300 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.997      ;
; 1.302 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.999      ;
; 1.303 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 2.000      ;
; 1.307 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 2.005      ;
; 1.312 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 2.009      ;
; 1.318 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|h_sync     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 2.015      ;
; 1.324 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 2.021      ;
; 1.333 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 2.030      ;
; 1.333 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 2.030      ;
; 1.336 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 2.033      ;
; 1.347 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|h_count[6] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.613      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|h_count[2] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.622      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 2.056      ;
; 1.356 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 2.054      ;
; 1.358 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|v_sync     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 2.067      ;
; 1.359 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 2.056      ;
; 1.366 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.067      ;
; 1.366 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.067      ;
; 1.366 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.067      ;
; 1.366 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.067      ;
; 1.366 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.067      ;
; 1.375 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 2.074      ;
; 1.385 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 2.082      ;
; 1.387 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|h_count[4] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.653      ;
; 1.388 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|row[9]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 2.087      ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 213.27 MHz ; 213.27 MHz      ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.483 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 2.281 ; 0.000         ;
; clk                                                   ; 9.887 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.483 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.616      ;
; 0.483 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.616      ;
; 0.486 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.613      ;
; 0.486 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.613      ;
; 0.598 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.501      ;
; 0.598 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.501      ;
; 0.606 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.493      ;
; 0.606 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.493      ;
; 0.636 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.467      ;
; 0.636 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.467      ;
; 0.666 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.287      ; 4.792      ;
; 0.669 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.287      ; 4.789      ;
; 0.684 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.419      ;
; 0.684 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.419      ;
; 0.709 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.390      ;
; 0.709 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.390      ;
; 0.712 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.391      ;
; 0.712 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.391      ;
; 0.737 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.366      ;
; 0.737 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.366      ;
; 0.750 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.349      ;
; 0.750 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.349      ;
; 0.799 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.291      ; 4.663      ;
; 0.806 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.287      ; 4.652      ;
; 0.814 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.289      ;
; 0.814 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.289      ;
; 0.814 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.287      ; 4.644      ;
; 0.827 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.272      ;
; 0.827 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.272      ;
; 0.834 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.305      ; 4.642      ;
; 0.837 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.305      ; 4.639      ;
; 0.847 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.291      ; 4.615      ;
; 0.875 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.291      ; 4.587      ;
; 0.900 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.291      ; 4.562      ;
; 0.901 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.578      ;
; 0.901 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.578      ;
; 0.901 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.578      ;
; 0.901 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.578      ;
; 0.901 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.578      ;
; 0.901 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.578      ;
; 0.901 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.578      ;
; 0.901 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.578      ;
; 0.901 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.578      ;
; 0.904 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.575      ;
; 0.904 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.575      ;
; 0.904 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.575      ;
; 0.904 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.575      ;
; 0.904 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.575      ;
; 0.904 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.575      ;
; 0.904 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.575      ;
; 0.904 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.575      ;
; 0.904 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.575      ;
; 0.917 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.287      ; 4.541      ;
; 0.917 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.182      ;
; 0.917 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.182      ;
; 0.918 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.181      ;
; 0.918 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.072     ; 4.181      ;
; 0.958 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.287      ; 4.500      ;
; 0.967 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.309      ; 4.513      ;
; 0.977 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.126      ;
; 0.977 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.126      ;
; 0.977 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.291      ; 4.485      ;
; 0.980 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.305      ; 4.496      ;
; 0.982 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.121      ;
; 0.982 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.121      ;
; 0.988 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.305      ; 4.488      ;
; 1.015 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.309      ; 4.465      ;
; 1.016 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.463      ;
; 1.016 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.463      ;
; 1.016 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.463      ;
; 1.016 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.463      ;
; 1.016 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.463      ;
; 1.016 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.463      ;
; 1.016 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.463      ;
; 1.016 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.463      ;
; 1.016 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.463      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.455      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.455      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.455      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.455      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.455      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.455      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.455      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.455      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.308      ; 4.455      ;
; 1.035 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.287      ; 4.423      ;
; 1.042 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.061      ;
; 1.042 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.061      ;
; 1.043 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.309      ; 4.437      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.054      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.068     ; 4.054      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.434      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.434      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.434      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.434      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.434      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.434      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.434      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.434      ;
; 1.049 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.312      ; 4.434      ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.354 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|v_count[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|v_count[6] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.556 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.194      ;
; 0.578 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.216      ;
; 0.579 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.217      ;
; 0.591 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.229      ;
; 0.595 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.233      ;
; 0.598 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.236      ;
; 0.608 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.246      ;
; 0.685 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.326      ;
; 0.698 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.339      ;
; 0.712 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.350      ;
; 0.714 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.352      ;
; 0.754 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.392      ;
; 0.757 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.395      ;
; 0.761 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.399      ;
; 0.762 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.400      ;
; 0.773 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.015      ;
; 0.773 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.015      ;
; 0.784 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.422      ;
; 0.891 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|v_sync     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.541      ;
; 0.918 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.559      ;
; 0.918 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.559      ;
; 0.918 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.559      ;
; 0.918 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.559      ;
; 0.918 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.559      ;
; 0.966 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.607      ;
; 0.976 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|row[9]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.617      ;
; 0.976 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.617      ;
; 0.979 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.617      ;
; 0.987 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.625      ;
; 1.015 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.653      ;
; 1.017 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.655      ;
; 1.019 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.657      ;
; 1.023 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.661      ;
; 1.024 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.662      ;
; 1.033 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|h_count[1] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.276      ;
; 1.059 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.697      ;
; 1.067 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.708      ;
; 1.068 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.709      ;
; 1.070 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.710      ;
; 1.076 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.716      ;
; 1.079 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.717      ;
; 1.085 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|v_count[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.085 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|v_count[6] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.096 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.734      ;
; 1.097 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.735      ;
; 1.100 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.738      ;
; 1.106 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.744      ;
; 1.108 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.746      ;
; 1.113 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.355      ;
; 1.114 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|h_count[1] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.356      ;
; 1.118 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.360      ;
; 1.124 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.765      ;
; 1.124 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.765      ;
; 1.124 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.765      ;
; 1.124 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.765      ;
; 1.124 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.765      ;
; 1.129 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.767      ;
; 1.134 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[9]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.774      ;
; 1.136 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|row[7]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.777      ;
; 1.137 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.775      ;
; 1.140 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.781      ;
; 1.141 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[7]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.781      ;
; 1.151 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.789      ;
; 1.153 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.791      ;
; 1.161 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.799      ;
; 1.167 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.806      ;
; 1.167 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.805      ;
; 1.172 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.810      ;
; 1.172 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.810      ;
; 1.174 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|h_sync     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.812      ;
; 1.176 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.816      ;
; 1.189 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.827      ;
; 1.210 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.848      ;
; 1.211 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.849      ;
; 1.216 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.857      ;
; 1.216 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.857      ;
; 1.216 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.857      ;
; 1.216 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.857      ;
; 1.216 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.857      ;
; 1.217 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.858      ;
; 1.217 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.858      ;
; 1.217 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.858      ;
; 1.217 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.858      ;
; 1.217 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.858      ;
; 1.217 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.855      ;
; 1.218 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|h_count[6] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.460      ;
; 1.226 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.868      ;
; 1.226 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.868      ;
; 1.226 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.868      ;
; 1.226 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.868      ;
; 1.226 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.868      ;
; 1.228 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|h_count[2] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.470      ;
; 1.231 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|v_sync     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.881      ;
; 1.233 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.874      ;
; 1.234 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.872      ;
; 1.239 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|row[9]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.880      ;
; 1.243 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|h_count[4] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.485      ;
; 1.244 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.883      ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 2.681 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 2.367 ; 0.000         ;
; clk                                                   ; 9.574 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                         ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.681 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.436      ;
; 2.681 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.436      ;
; 2.684 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.433      ;
; 2.684 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.433      ;
; 2.782 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.144      ; 2.521      ;
; 2.783 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.334      ;
; 2.783 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.334      ;
; 2.783 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.334      ;
; 2.783 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.334      ;
; 2.785 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.144      ; 2.518      ;
; 2.808 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.037     ; 2.314      ;
; 2.808 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.037     ; 2.314      ;
; 2.825 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.292      ;
; 2.825 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.292      ;
; 2.835 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.282      ;
; 2.835 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.282      ;
; 2.838 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.035     ; 2.286      ;
; 2.838 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.035     ; 2.286      ;
; 2.855 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.037     ; 2.267      ;
; 2.855 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.037     ; 2.267      ;
; 2.856 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.035     ; 2.268      ;
; 2.856 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.035     ; 2.268      ;
; 2.874 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.148      ; 2.433      ;
; 2.876 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.241      ;
; 2.876 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.241      ;
; 2.877 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.148      ; 2.430      ;
; 2.884 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.144      ; 2.419      ;
; 2.884 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.144      ; 2.419      ;
; 2.889 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.422      ;
; 2.889 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.422      ;
; 2.889 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.422      ;
; 2.889 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.422      ;
; 2.889 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.422      ;
; 2.889 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.422      ;
; 2.889 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.422      ;
; 2.889 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.422      ;
; 2.889 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.422      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.225      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.225      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.419      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.419      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.419      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.419      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.419      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.419      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.419      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.419      ;
; 2.892 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.419      ;
; 2.901 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.149      ; 2.407      ;
; 2.906 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.035     ; 2.218      ;
; 2.906 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.035     ; 2.218      ;
; 2.926 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.144      ; 2.377      ;
; 2.931 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.151      ; 2.379      ;
; 2.932 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.185      ;
; 2.932 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.185      ;
; 2.936 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.144      ; 2.367      ;
; 2.948 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.149      ; 2.360      ;
; 2.949 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.151      ; 2.361      ;
; 2.963 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.153      ; 2.349      ;
; 2.969 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.144      ; 2.334      ;
; 2.973 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.148      ; 2.334      ;
; 2.976 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.148      ; 2.331      ;
; 2.990 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.037     ; 2.132      ;
; 2.990 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.037     ; 2.132      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.991 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.152      ; 2.320      ;
; 2.992 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.035     ; 2.132      ;
; 2.992 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.035     ; 2.132      ;
; 2.993 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.144      ; 2.310      ;
; 2.993 ; vga_controller:b2v_inst1|h_count[0]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.155      ; 2.321      ;
; 2.996 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.037     ; 2.126      ;
; 2.996 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.037     ; 2.126      ;
; 2.999 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|column[31] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.151      ; 2.311      ;
; 3.010 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.107      ;
; 3.010 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; -0.042     ; 2.107      ;
; 3.010 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.153      ; 2.302      ;
; 3.011 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.155      ; 2.303      ;
; 3.018 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.148      ; 2.289      ;
; 3.020 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.157      ; 2.296      ;
; 3.020 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.157      ; 2.296      ;
; 3.020 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.157      ; 2.296      ;
; 3.020 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.157      ; 2.296      ;
; 3.020 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.157      ; 2.296      ;
; 3.020 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 5.172        ; 0.157      ; 2.296      ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'b2v_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.182 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|v_count[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|v_count[6] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.267 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.594      ;
; 0.274 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.601      ;
; 0.278 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.605      ;
; 0.284 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.611      ;
; 0.286 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.613      ;
; 0.289 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.616      ;
; 0.311 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[0]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.638      ;
; 0.335 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.663      ;
; 0.342 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.670      ;
; 0.355 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.682      ;
; 0.357 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.684      ;
; 0.375 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.499      ;
; 0.377 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.501      ;
; 0.380 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.707      ;
; 0.383 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.710      ;
; 0.387 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.714      ;
; 0.387 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.714      ;
; 0.390 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[6]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.717      ;
; 0.463 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|v_sync     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.796      ;
; 0.479 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|row[9]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.807      ;
; 0.480 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.807      ;
; 0.484 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.812      ;
; 0.495 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.823      ;
; 0.511 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.844      ;
; 0.511 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.844      ;
; 0.511 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.844      ;
; 0.511 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.844      ;
; 0.511 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.844      ;
; 0.516 ; vga_controller:b2v_inst1|h_count[1]  ; vga_controller:b2v_inst1|h_count[1] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.531 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.858      ;
; 0.539 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.866      ;
; 0.539 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.866      ;
; 0.540 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|v_count[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.665      ;
; 0.540 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|v_count[6] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.665      ;
; 0.543 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.870      ;
; 0.543 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.870      ;
; 0.548 ; vga_controller:b2v_inst1|v_count[6]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.875      ;
; 0.549 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|row[7]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.877      ;
; 0.553 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.880      ;
; 0.554 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.881      ;
; 0.555 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.882      ;
; 0.557 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.884      ;
; 0.557 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.884      ;
; 0.557 ; vga_controller:b2v_inst1|v_count[4]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.884      ;
; 0.558 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.886      ;
; 0.561 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.888      ;
; 0.561 ; vga_controller:b2v_inst1|v_count[10] ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.888      ;
; 0.563 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[8]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.687      ;
; 0.568 ; vga_controller:b2v_inst1|v_count[5]  ; vga_controller:b2v_inst1|column[9]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.692      ;
; 0.573 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|h_sync     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.901      ;
; 0.574 ; vga_controller:b2v_inst1|h_count[10] ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.903      ;
; 0.575 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.908      ;
; 0.577 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.910      ;
; 0.579 ; vga_controller:b2v_inst1|v_count[9]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.906      ;
; 0.581 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.908      ;
; 0.583 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.910      ;
; 0.586 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.913      ;
; 0.590 ; vga_controller:b2v_inst1|v_count[8]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.917      ;
; 0.591 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.918      ;
; 0.594 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|h_count[1] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.718      ;
; 0.595 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.922      ;
; 0.597 ; vga_controller:b2v_inst1|h_count[2]  ; vga_controller:b2v_inst1|h_count[2] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.723      ;
; 0.597 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|h_count[6] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.723      ;
; 0.602 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.929      ;
; 0.605 ; vga_controller:b2v_inst1|v_count[1]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.932      ;
; 0.606 ; vga_controller:b2v_inst1|v_count[3]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.933      ;
; 0.609 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.936      ;
; 0.611 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.944      ;
; 0.611 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.944      ;
; 0.611 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.944      ;
; 0.611 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.944      ;
; 0.611 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.944      ;
; 0.613 ; vga_controller:b2v_inst1|h_count[4]  ; vga_controller:b2v_inst1|h_count[4] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.739      ;
; 0.615 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.944      ;
; 0.616 ; vga_controller:b2v_inst1|h_count[7]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.944      ;
; 0.620 ; vga_controller:b2v_inst1|h_count[3]  ; vga_controller:b2v_inst1|h_count[3] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.746      ;
; 0.620 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.947      ;
; 0.622 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[9]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.949      ;
; 0.624 ; vga_controller:b2v_inst1|v_count[2]  ; vga_controller:b2v_inst1|column[7]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.951      ;
; 0.628 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[7]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.955      ;
; 0.630 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.957      ;
; 0.632 ; vga_controller:b2v_inst1|h_count[9]  ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.961      ;
; 0.634 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|row[8]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.961      ;
; 0.636 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|row[9]     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.964      ;
; 0.638 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.972      ;
; 0.638 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.972      ;
; 0.638 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[5]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.972      ;
; 0.638 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[2]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.972      ;
; 0.638 ; vga_controller:b2v_inst1|h_count[8]  ; vga_controller:b2v_inst1|column[1]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.972      ;
; 0.641 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|row[10]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.968      ;
; 0.643 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|disp_ena   ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.971      ;
; 0.644 ; vga_controller:b2v_inst1|v_count[0]  ; vga_controller:b2v_inst1|v_sync     ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.977      ;
; 0.644 ; vga_controller:b2v_inst1|v_count[7]  ; vga_controller:b2v_inst1|column[10] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.971      ;
; 0.646 ; vga_controller:b2v_inst1|h_count[11] ; vga_controller:b2v_inst1|row[11]    ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.973      ;
; 0.659 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.992      ;
; 0.659 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[3]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.992      ;
; 0.659 ; vga_controller:b2v_inst1|h_count[6]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.992      ;
; 0.659 ; vga_controller:b2v_inst1|h_count[5]  ; vga_controller:b2v_inst1|column[4]  ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.992      ;
+-------+--------------------------------------+-------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 0.005 ; 0.182 ; N/A      ; N/A     ; 2.281               ;
;  b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.005 ; 0.182 ; N/A      ; N/A     ; 2.281               ;
;  clk                                                   ; N/A   ; N/A   ; N/A      ; N/A     ; 9.574               ;
; Design-wide TNS                                        ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                   ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel_clk     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; h_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; v_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_blank       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sync        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel_clk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; n_blank       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; n_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blue[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blue[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blue[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blue[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blue[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blue[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; green[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; green[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; green[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; green[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; green[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; red[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; red[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; red[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; red[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; red[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel_clk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; n_blank       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; n_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blue[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blue[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blue[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blue[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blue[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blue[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; green[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; green[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; green[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; green[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; green[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; red[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; red[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; red[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; red[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; red[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel_clk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; h_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; v_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; n_blank       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; n_sync        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 4868     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; 4868     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 27    ; 27   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                    ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; Target                                                ; Clock                                                 ; Type      ; Status      ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; b2v_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk                                                   ; clk                                                   ; Base      ; Constrained ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; blue[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; blue[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; h_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; v_sync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Nov 07 20:04:55 2018
Info: Command: quartus_sta VGAtest -c VGAtest
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGAtest.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {b2v_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 15 -multiply_by 58 -duty_cycle 50.00 -name {b2v_inst2|altpll_component|auto_generated|pll1|clk[0]} {b2v_inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.005               0.000 b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.293               0.000 b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.483               0.000 b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.281               0.000 b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.681               0.000 b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.367               0.000 b2v_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Wed Nov 07 20:04:57 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


