<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Dhanasankar K | VLSI Portfolio</title>
  <link rel="stylesheet" href="style.css" />
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.0/css/all.min.css" />
</head>
<body>

  <!-- Navigation Bar -->
  <nav>
    <ul>
      <li><a href="index.html" class="active">Home</a></li>
      <li><a href="about.html">About</a></li>
      <li><a href="projects.html">Projects</a></li>
      <li><a href="academic_projects.html">Academic Projects</a></li>
      <li><a href="contact.html">Contact</a></li>
    </ul>
  </nav>

  <!-- Hero Section with Typewriter -->
  <div class="hero">
     <div class="tech-contact-wrapper">
    <h1 class="typewriter"></h1>
  </div>
     </div>


 <!-- Header with Photo and Intro -->
 <header>
   <div class="tech-contact-wrapper">
  <div class="container">
      <div class="photo">
        <img src="your-photo.jpg" alt="Dhanasankar K Photo" />
      </div>
      <div class="intro">
        <h1>Dhanasankar K</h1>
        <h2>Electronics & Communication Engineer (2021–2025)</h2>
        <p class="aspiration">
          Motivated and detail-oriented fresher trained in VLSI, passionate about building high-performance digital systems.
          Experienced in Verilog, FPGA design, and real-time simulations.
        </p>
        <div class="links">
          <a href="mailto:kdhanasankar7@gmail.com"><i class="fas fa-envelope"></i></a>
          <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank"><i class="fab fa-linkedin"></i></a>
          <a href="https://github.com/" target="_blank"><i class="fab fa-github"></i></a>
        </div>
        <a class="resume-button" href="resume.pdf" download>Download Resume</a>
      </div>
    </div>
  </div>
</header>


  <!-- Main Content -->
  <main
    <div class="tech-contact-wrapper">

    <!-- Projects Section -->
    <section>
      <h2>Projects</h2>
      <div class="projects">
        <div class="project-card" data-type="fpga">
          <img src="project1.jpg" alt="High-Performance Image Processing using Verilog" />
          <p>High-Performance Real-Time Image Processing using Verilog on Artix-7 FPGA</p>
        </div>
        <div class="project-card" data-type="fsm">
          <img src="project2.jpg" alt="FSM-Based Voting Machine" />
          <p>Secure Digital Voting Machine using RTL Design and FSM Architecture</p>
        </div>
      </div>
    </section>

    <!-- Technical Skills -->
<section>
  <h2>Technical Skills</h2>
  <ul class="skills-list">
    <li><strong>Area of Interest:</strong> Digital Design</li>
    <li><strong>HDL:</strong> Verilog</li>
    <li><strong>Simulation Tools:</strong> Icarus Verilog, Xilinx Vivado 2019.1</li>
    <li><strong>FPGA Platforms:</strong> DE2-70 (Altera Cyclone II), Artix-7 (Xilinx)</li>
    <li><strong>Protocols:</strong> UART, SPI, I2C, APB</li>
    <li><strong>Version Control:</strong> Git, GitHub</li>
    <li><strong>OS:</strong> Ubuntu Linux</li>
    <li><strong>Programming:</strong> C (basic), Python (image processing and visualization)</li>
  </ul>
</section>


    <!-- Internship Experience -->
<section>
  <h2>Internship Experience</h2>

  <!-- TechVolt Pvt. Ltd -->
  <article class="internship-item">
    <h3>
      <img src="images/techvolt-logo.png" alt="TechVolt Logo" class="company-logo logo-glow">
      TechVolt Pvt. Ltd, Coimbatore – Embedded Systems and IoT <span class="duration">(Jun – Jul 2023)</span>
    </h3>
    <ul>
      <li>Gained hands-on experience in embedded system design and IoT development workflows.</li>
      <li>Programmed ESP8266, ESP32, and NodeMCU microcontrollers for real-time sensor data collection.</li>
      <li>Interfaced DHT11, PIR, and ultrasonic sensors using Arduino IDE.</li>
      <li>Created cloud-connected dashboards using ThingSpeak and Blynk for remote monitoring.</li>
      <li>Built real-time monitoring systems for temperature, humidity, and motion detection with alerts.</li>
      <li>Learned circuit-level interfacing, GPIO handling, and debugging sensor-related issues.</li>
    </ul>
  </article>

  <!-- Silicon Craft – VLSI Intern -->
  <article class="internship-item">
    <h3>
      <img src="images/siliconcraft-logo.png" alt="Silicon Craft Logo" class="company-logo logo-glow">
      Silicon Craft – VLSI Intern <span class="duration">(Jul – Aug 2024)</span>
    </h3>
    <ul>
      <li>Worked on core digital design topics: multiplexers, decoders, adders, counters, and FSMs.</li>
      <li>Wrote Verilog RTL for combinational and sequential designs and verified them using Icarus Verilog.</li>
      <li>Visualized timing behavior through GTKWave for debugging and waveform analysis.</li>
      <li>Contributed to the design of a secure digital voting machine with FSM-based control logic.</li>
      <li>Explored clock division, reset logic, edge detection, and debouncing techniques in RTL.</li>
      <li>Understood synthesis flow and project implementation on FPGA (DE2-70 development board).</li>
    </ul>
  </article>

  <!-- Silicon Craft – Design Verification Trainee -->
  <article class="internship-item">
    <h3>
      <img src="images/siliconcraft-logo.png" alt="Silicon Craft Logo" class="company-logo logo-glow">
      Silicon Craft – Design Verification Trainee <span class="duration">(Feb 2025 – Present)</span>
    </h3>
    <ul>
      <li>Learning and applying SystemVerilog and UVM for functional verification of digital systems.</li>
      <li>Created constrained-random stimulus and coverage-driven verification environments.</li>
      <li>Verified APB to I2C bridge design ensuring proper handshaking, arbitration, and protocol timing.</li>
      <li>Designed reusable testbenches and scoreboards for protocol-level verification.</li>
      <li>Practiced test plan writing, assertion-based verification, and coverage metrics collection.</li>
      <li>Explored testbenches with driver, monitor, and checker components in UVM environment.</li>
      <li>Currently working on a complete verification project with functional coverage goals and bug tracking.</li>
    </ul>
  </article>
</section>



    <!-- Co-Curricular -->
    <section>
      <h2>Co-Curricular Activities</h2>
  <ul class="cocurricular-list">
    <li><span class="highlight-line">Achieved Rank #1 on HDLBits</span>: Solved all digital design problems on the HDLBits platform using Verilog and organized all solutions in a dedicated GitHub repository.</li>
    <li><span class="highlight-line">Extensive Verilog Practice</span>: Practiced numerous digital design problems in Verilog, creating well-structured GitHub repositories organized by module, testbench, and functionality.</li>
  </ul>
    </section>

    <!-- Contact Short Section -->
    <section>
      <h2>Quick Contact</h2>
      <p><i class="fas fa-phone-alt"></i> +91 9384320190</p>
      <p><i class="fas fa-envelope"></i> <a href="mailto:kdhanasankar7@gmail.com">kdhanasankar7@gmail.com</a></p>
      <p><i class="fab fa-linkedin"></i> <a href="https://linkedin.com/in/dhanasankar-k-23b196291" target="_blank">LinkedIn Profile</a></p>
      <p><i class="fab fa-github"></i> <a href="https://github.com/" target="_blank">GitHub Profile</a></p>
    </section>
    </div>

  </main>

  <!-- WhatsApp Floating Button -->
  <a href="https://wa.me/919384320190" class="whatsapp-float" target="_blank" title="Chat on WhatsApp">
    <i class="fab fa-whatsapp"></i>
  </a>

  <!-- Footer -->
  <footer>
    <p>&copy; 2025 Dhanasankar K</p>
  </footer>

  <!-- JavaScript -->
  <script src="script.js"></script>
</body>
</html>
