Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Oct 03 20:24:26 2017
| Host         : fox-19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_ref_timing_summary_routed.rpt -rpx vga_ref_timing_summary_routed.rpx
| Design       : vga_ref
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.278        0.000                      0                  249        0.135        0.000                      0                  249        3.000        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 5.000}      10.000          100.000         
  clk_out1_clk_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clk_clk_wiz_0_1       33.278        0.000                      0                  249        0.135        0.000                      0                  249       19.500        0.000                       0                   119  
  clkfbout_clk_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_clk_wiz_0_1
  To Clock:  clk_out1_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.278ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.652ns  (logic 2.065ns (31.046%)  route 4.587ns (68.955%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.377 r  Inst_background/green0_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.377    Inst_background/green0_reg_reg[6]_i_2_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Inst_background/green0_reg_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.500    Inst_background/green0_reg_reg[10]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.614 r  Inst_background/green0_reg_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.614    Inst_background/green0_reg_reg[14]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.837 r  Inst_background/green0_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.837    Inst_background/green0_reg_reg[18]_i_1_n_7
    SLICE_X82Y76         FDCE                                         r  Inst_background/green0_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.595    38.575    Inst_background/clk_out1
    SLICE_X82Y76         FDCE                                         r  Inst_background/green0_reg_reg[18]/C
                         clock pessimism              0.575    39.150    
                         clock uncertainty           -0.098    39.053    
    SLICE_X82Y76         FDCE (Setup_fdce_C_D)        0.062    39.115    Inst_background/green0_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                 33.278    

Slack (MET) :             33.279ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.062ns (31.014%)  route 4.587ns (68.986%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.377 r  Inst_background/green0_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.377    Inst_background/green0_reg_reg[6]_i_2_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Inst_background/green0_reg_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.500    Inst_background/green0_reg_reg[10]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.834 r  Inst_background/green0_reg_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.834    Inst_background/green0_reg_reg[14]_i_1_n_6
    SLICE_X82Y75         FDCE                                         r  Inst_background/green0_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.593    38.573    Inst_background/clk_out1
    SLICE_X82Y75         FDCE                                         r  Inst_background/green0_reg_reg[15]/C
                         clock pessimism              0.575    39.148    
                         clock uncertainty           -0.098    39.051    
    SLICE_X82Y75         FDCE (Setup_fdce_C_D)        0.062    39.113    Inst_background/green0_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 33.279    

Slack (MET) :             33.300ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.041ns (30.796%)  route 4.587ns (69.204%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.377 r  Inst_background/green0_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.377    Inst_background/green0_reg_reg[6]_i_2_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Inst_background/green0_reg_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.500    Inst_background/green0_reg_reg[10]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.813 r  Inst_background/green0_reg_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.813    Inst_background/green0_reg_reg[14]_i_1_n_4
    SLICE_X82Y75         FDCE                                         r  Inst_background/green0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.593    38.573    Inst_background/clk_out1
    SLICE_X82Y75         FDCE                                         r  Inst_background/green0_reg_reg[17]/C
                         clock pessimism              0.575    39.148    
                         clock uncertainty           -0.098    39.051    
    SLICE_X82Y75         FDCE (Setup_fdce_C_D)        0.062    39.113    Inst_background/green0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                 33.300    

Slack (MET) :             33.374ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 1.967ns (30.014%)  route 4.587ns (69.986%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.377 r  Inst_background/green0_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.377    Inst_background/green0_reg_reg[6]_i_2_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Inst_background/green0_reg_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.500    Inst_background/green0_reg_reg[10]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.739 r  Inst_background/green0_reg_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.739    Inst_background/green0_reg_reg[14]_i_1_n_5
    SLICE_X82Y75         FDCE                                         r  Inst_background/green0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.593    38.573    Inst_background/clk_out1
    SLICE_X82Y75         FDCE                                         r  Inst_background/green0_reg_reg[16]/C
                         clock pessimism              0.575    39.148    
                         clock uncertainty           -0.098    39.051    
    SLICE_X82Y75         FDCE (Setup_fdce_C_D)        0.062    39.113    Inst_background/green0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                 33.374    

Slack (MET) :             33.386ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 1.948ns (29.852%)  route 4.578ns (70.148%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.377 r  Inst_background/green0_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.377    Inst_background/green0_reg_reg[6]_i_2_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.711 r  Inst_background/green0_reg_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.711    Inst_background/green0_reg_reg[10]_i_1_n_6
    SLICE_X82Y74         FDCE                                         r  Inst_background/green0_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.593    38.573    Inst_background/clk_out1
    SLICE_X82Y74         FDCE                                         r  Inst_background/green0_reg_reg[11]/C
                         clock pessimism              0.559    39.132    
                         clock uncertainty           -0.098    39.035    
    SLICE_X82Y74         FDCE (Setup_fdce_C_D)        0.062    39.097    Inst_background/green0_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         39.097    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 33.386    

Slack (MET) :             33.390ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 1.951ns (29.843%)  route 4.587ns (70.157%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.377 r  Inst_background/green0_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.377    Inst_background/green0_reg_reg[6]_i_2_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.491 r  Inst_background/green0_reg_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.500    Inst_background/green0_reg_reg[10]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.723 r  Inst_background/green0_reg_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.723    Inst_background/green0_reg_reg[14]_i_1_n_7
    SLICE_X82Y75         FDCE                                         r  Inst_background/green0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.593    38.573    Inst_background/clk_out1
    SLICE_X82Y75         FDCE                                         r  Inst_background/green0_reg_reg[14]/C
                         clock pessimism              0.575    39.148    
                         clock uncertainty           -0.098    39.051    
    SLICE_X82Y75         FDCE (Setup_fdce_C_D)        0.062    39.113    Inst_background/green0_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         39.113    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 33.390    

Slack (MET) :             33.407ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 1.927ns (29.626%)  route 4.578ns (70.374%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.377 r  Inst_background/green0_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.377    Inst_background/green0_reg_reg[6]_i_2_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.690 r  Inst_background/green0_reg_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.690    Inst_background/green0_reg_reg[10]_i_1_n_4
    SLICE_X82Y74         FDCE                                         r  Inst_background/green0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.593    38.573    Inst_background/clk_out1
    SLICE_X82Y74         FDCE                                         r  Inst_background/green0_reg_reg[13]/C
                         clock pessimism              0.559    39.132    
                         clock uncertainty           -0.098    39.035    
    SLICE_X82Y74         FDCE (Setup_fdce_C_D)        0.062    39.097    Inst_background/green0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         39.097    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                 33.407    

Slack (MET) :             33.481ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.853ns (28.816%)  route 4.578ns (71.184%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.377 r  Inst_background/green0_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.377    Inst_background/green0_reg_reg[6]_i_2_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.616 r  Inst_background/green0_reg_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.616    Inst_background/green0_reg_reg[10]_i_1_n_5
    SLICE_X82Y74         FDCE                                         r  Inst_background/green0_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.593    38.573    Inst_background/clk_out1
    SLICE_X82Y74         FDCE                                         r  Inst_background/green0_reg_reg[12]/C
                         clock pessimism              0.559    39.132    
                         clock uncertainty           -0.098    39.035    
    SLICE_X82Y74         FDCE (Setup_fdce_C_D)        0.062    39.097    Inst_background/green0_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         39.097    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                 33.481    

Slack (MET) :             33.497ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 1.837ns (28.638%)  route 4.578ns (71.362%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.377 r  Inst_background/green0_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.377    Inst_background/green0_reg_reg[6]_i_2_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.600 r  Inst_background/green0_reg_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.600    Inst_background/green0_reg_reg[10]_i_1_n_7
    SLICE_X82Y74         FDCE                                         r  Inst_background/green0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.593    38.573    Inst_background/clk_out1
    SLICE_X82Y74         FDCE                                         r  Inst_background/green0_reg_reg[10]/C
                         clock pessimism              0.559    39.132    
                         clock uncertainty           -0.098    39.035    
    SLICE_X82Y74         FDCE (Setup_fdce_C_D)        0.062    39.097    Inst_background/green0_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         39.097    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                 33.497    

Slack (MET) :             33.632ns  (required time - arrival time)
  Source:                 vgactrl640_60/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_background/green0_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.704ns (27.127%)  route 4.578ns (72.873%))
  Logic Levels:           4  (CARRY4=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.725    -0.815    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.359 f  vgactrl640_60/vcounter_reg[9]/Q
                         net (fo=5, routed)           0.869     0.511    vgactrl640_60/vcount[9]
    SLICE_X83Y85         LUT2 (Prop_lut2_I0_O)        0.152     0.663 f  vgactrl640_60/VS_i_2/O
                         net (fo=3, routed)           0.313     0.976    vgactrl640_60/VS_i_2_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.332     1.308 f  vgactrl640_60/pixel_count_reg[18]_i_3/O
                         net (fo=86, routed)          3.395     4.703    Inst_background/hcounter_reg[9]
    SLICE_X82Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.827 r  Inst_background/green0_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     4.827    Inst_background/green0_reg[6]_i_7_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.467 r  Inst_background/green0_reg_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.467    Inst_background/green0_reg_reg[6]_i_2_n_4
    SLICE_X82Y73         FDCE                                         r  Inst_background/green0_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         1.595    38.575    Inst_background/clk_out1
    SLICE_X82Y73         FDCE                                         r  Inst_background/green0_reg_reg[9]/C
                         clock pessimism              0.559    39.134    
                         clock uncertainty           -0.098    39.037    
    SLICE_X82Y73         FDCE (Setup_fdce_C_D)        0.062    39.099    Inst_background/green0_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         39.099    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                 33.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.733%)  route 0.239ns (59.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.591    -0.573    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X78Y79         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/Q
                         net (fo=4, routed)           0.239    -0.171    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.489    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.306    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.909%)  route 0.269ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.590    -0.574    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X78Y78         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.269    -0.142    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.489    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.306    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.909%)  route 0.269ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.590    -0.574    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X78Y78         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[6]/Q
                         net (fo=4, routed)           0.269    -0.142    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.489    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.306    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.909%)  route 0.269ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.590    -0.574    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X78Y78         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[7]/Q
                         net (fo=4, routed)           0.269    -0.142    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.489    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.306    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.014%)  route 0.279ns (62.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.590    -0.574    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X78Y77         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[1]/Q
                         net (fo=4, routed)           0.279    -0.131    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.489    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.306    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vgactrl640_60/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgactrl640_60/vcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.132%)  route 0.120ns (38.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.602    -0.562    vgactrl640_60/CLK
    SLICE_X83Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vgactrl640_60/vcounter_reg[6]/Q
                         net (fo=9, routed)           0.120    -0.301    vgactrl640_60/vcount[6]
    SLICE_X82Y85         LUT5 (Prop_lut5_I2_O)        0.048    -0.253 r  vgactrl640_60/vcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    vgactrl640_60/plusOp__0[8]
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.873    -0.800    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[8]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.105    -0.444    vgactrl640_60/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.362%)  route 0.300ns (64.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.590    -0.574    Inst_BramForeground/Inst_Address_counter_Foreground/clk_out1
    SLICE_X78Y77         FDCE                                         r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y77         FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.300    -0.110    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.909    -0.764    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.489    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.306    Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vgactrl640_60/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgactrl640_60/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.602    -0.562    vgactrl640_60/CLK
    SLICE_X83Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vgactrl640_60/vcounter_reg[6]/Q
                         net (fo=9, routed)           0.121    -0.300    vgactrl640_60/vcount[6]
    SLICE_X82Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  vgactrl640_60/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vgactrl640_60/plusOp__0[7]
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.873    -0.800    vgactrl640_60/CLK
    SLICE_X82Y85         FDRE                                         r  vgactrl640_60/vcounter_reg[7]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.092    -0.457    vgactrl640_60/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vgactrl640_60/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgactrl640_60/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.158%)  route 0.123ns (39.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.603    -0.561    vgactrl640_60/CLK
    SLICE_X85Y87         FDRE                                         r  vgactrl640_60/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  vgactrl640_60/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.123    -0.297    vgactrl640_60/hcount[2]
    SLICE_X83Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  vgactrl640_60/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    vgactrl640_60/plusOp[5]
    SLICE_X83Y87         FDRE                                         r  vgactrl640_60/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.874    -0.799    vgactrl640_60/CLK
    SLICE_X83Y87         FDRE                                         r  vgactrl640_60/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.092    -0.454    vgactrl640_60/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vgactrl640_60/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgactrl640_60/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.901%)  route 0.153ns (45.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.604    -0.560    vgactrl640_60/CLK
    SLICE_X82Y88         FDRE                                         r  vgactrl640_60/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  vgactrl640_60/hcounter_reg[6]/Q
                         net (fo=9, routed)           0.153    -0.266    vgactrl640_60/hcount[6]
    SLICE_X84Y87         LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  vgactrl640_60/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    vgactrl640_60/plusOp[9]
    SLICE_X84Y87         FDRE                                         r  vgactrl640_60/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_in1_clk_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Inst_clock_gen/clk_i/clk_wiz_0/inst/clk_out1_clk_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=117, routed)         0.874    -0.799    vgactrl640_60/CLK
    SLICE_X84Y87         FDRE                                         r  vgactrl640_60/hcounter_reg[9]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X84Y87         FDRE (Hold_fdre_C_D)         0.121    -0.425    vgactrl640_60/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Inst_clock_gen/clk_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y77     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y79     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y79     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X78Y80     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X80Y82     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X80Y82     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y79     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y79     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y81     Inst_background/black_reg2_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y81     Inst_background/black_reg2_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y81     Inst_background/black_reg2_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y81     Inst_background/black_reg2_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y79     Inst_background/black_reg2_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X81Y79     Inst_background/black_reg2_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X82Y74     Inst_background/green0_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X82Y74     Inst_background/green0_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y77     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X78Y80     Inst_BramForeground/Inst_Address_counter_Foreground/address_count_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y82     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y82     Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Inst_BramForeground/Inst_BRAMforForeground_wrapper/ForegroundBRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X88Y83     Inst_background/black_reg1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X88Y83     Inst_background/black_reg1_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y80     Inst_background/black_reg2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y80     Inst_background/black_reg2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y80     Inst_background/black_reg2_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X81Y81     Inst_background/black_reg2_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_clk_wiz_0_1
  To Clock:  clkfbout_clk_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Inst_clock_gen/clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Inst_clock_gen/clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



