// Seed: 3534796365
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  assign module_1.id_1 = 0;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_8 = id_7;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    output supply1 id_2
);
  logic id_4 = id_4;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
