
ubuntu-preinstalled/lsblk:     file format elf32-littlearm


Disassembly of section .init:

00002584 <.init>:
    2584:	push	{r3, lr}
    2588:	bl	45cc <__assert_fail@plt+0x17d8>
    258c:	pop	{r3, pc}

Disassembly of section .plt:

00002590 <scols_table_group_lines@plt-0x14>:
    2590:	push	{lr}		; (str lr, [sp, #-4]!)
    2594:	ldr	lr, [pc, #4]	; 25a0 <scols_table_group_lines@plt-0x4>
    2598:	add	lr, pc, lr
    259c:	ldr	pc, [lr, #8]!
    25a0:	andeq	r0, r2, ip, asr r7

000025a4 <scols_table_group_lines@plt>:
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #32, 20	; 0x20000
    25ac:	ldr	pc, [ip, #1884]!	; 0x75c

000025b0 <mnt_table_set_parser_errcb@plt>:
    25b0:	add	ip, pc, #0, 12
    25b4:	add	ip, ip, #32, 20	; 0x20000
    25b8:	ldr	pc, [ip, #1876]!	; 0x754

000025bc <fdopen@plt>:
    25bc:			; <UNDEFINED> instruction: 0xe7fd4778
    25c0:	add	ip, pc, #0, 12
    25c4:	add	ip, ip, #32, 20	; 0x20000
    25c8:	ldr	pc, [ip, #1864]!	; 0x748

000025cc <scols_column_set_json_type@plt>:
    25cc:	add	ip, pc, #0, 12
    25d0:	add	ip, ip, #32, 20	; 0x20000
    25d4:	ldr	pc, [ip, #1856]!	; 0x740

000025d8 <calloc@plt>:
    25d8:	add	ip, pc, #0, 12
    25dc:	add	ip, ip, #32, 20	; 0x20000
    25e0:	ldr	pc, [ip, #1848]!	; 0x738

000025e4 <strstr@plt>:
    25e4:	add	ip, pc, #0, 12
    25e8:	add	ip, ip, #32, 20	; 0x20000
    25ec:	ldr	pc, [ip, #1840]!	; 0x730

000025f0 <raise@plt>:
    25f0:	add	ip, pc, #0, 12
    25f4:	add	ip, ip, #32, 20	; 0x20000
    25f8:	ldr	pc, [ip, #1832]!	; 0x728

000025fc <scols_column_set_cmpfunc@plt>:
    25fc:	add	ip, pc, #0, 12
    2600:	add	ip, ip, #32, 20	; 0x20000
    2604:	ldr	pc, [ip, #1824]!	; 0x720

00002608 <mnt_unref_table@plt>:
    2608:	add	ip, pc, #0, 12
    260c:	add	ip, ip, #32, 20	; 0x20000
    2610:	ldr	pc, [ip, #1816]!	; 0x718

00002614 <scols_line_refer_data@plt>:
    2614:	add	ip, pc, #0, 12
    2618:	add	ip, ip, #32, 20	; 0x20000
    261c:	ldr	pc, [ip, #1808]!	; 0x710

00002620 <strcmp@plt>:
    2620:	add	ip, pc, #0, 12
    2624:	add	ip, ip, #32, 20	; 0x20000
    2628:	ldr	pc, [ip, #1800]!	; 0x708

0000262c <__cxa_finalize@plt>:
    262c:	add	ip, pc, #0, 12
    2630:	add	ip, ip, #32, 20	; 0x20000
    2634:	ldr	pc, [ip, #1792]!	; 0x700

00002638 <rewinddir@plt>:
    2638:	add	ip, pc, #0, 12
    263c:	add	ip, ip, #32, 20	; 0x20000
    2640:	ldr	pc, [ip, #1784]!	; 0x6f8

00002644 <strtol@plt>:
    2644:	add	ip, pc, #0, 12
    2648:	add	ip, ip, #32, 20	; 0x20000
    264c:	ldr	pc, [ip, #1776]!	; 0x6f0

00002650 <scols_line_get_column_cell@plt>:
    2650:	add	ip, pc, #0, 12
    2654:	add	ip, ip, #32, 20	; 0x20000
    2658:	ldr	pc, [ip, #1768]!	; 0x6e8

0000265c <getpwuid@plt>:
    265c:	add	ip, pc, #0, 12
    2660:	add	ip, ip, #32, 20	; 0x20000
    2664:	ldr	pc, [ip, #1760]!	; 0x6e0

00002668 <strcspn@plt>:
    2668:	add	ip, pc, #0, 12
    266c:	add	ip, ip, #32, 20	; 0x20000
    2670:	ldr	pc, [ip, #1752]!	; 0x6d8

00002674 <scols_table_set_name@plt>:
    2674:	add	ip, pc, #0, 12
    2678:	add	ip, ip, #32, 20	; 0x20000
    267c:	ldr	pc, [ip, #1744]!	; 0x6d0

00002680 <blkid_probe_lookup_value@plt>:
    2680:	add	ip, pc, #0, 12
    2684:	add	ip, ip, #32, 20	; 0x20000
    2688:	ldr	pc, [ip, #1736]!	; 0x6c8

0000268c <__isoc99_fscanf@plt>:
    268c:	add	ip, pc, #0, 12
    2690:	add	ip, ip, #32, 20	; 0x20000
    2694:	ldr	pc, [ip, #1728]!	; 0x6c0

00002698 <scols_table_enable_noheadings@plt>:
    2698:	add	ip, pc, #0, 12
    269c:	add	ip, ip, #32, 20	; 0x20000
    26a0:	ldr	pc, [ip, #1720]!	; 0x6b8

000026a4 <read@plt>:
    26a4:	add	ip, pc, #0, 12
    26a8:	add	ip, ip, #32, 20	; 0x20000
    26ac:	ldr	pc, [ip, #1712]!	; 0x6b0

000026b0 <scols_table_new_column@plt>:
    26b0:	add	ip, pc, #0, 12
    26b4:	add	ip, ip, #32, 20	; 0x20000
    26b8:	ldr	pc, [ip, #1704]!	; 0x6a8

000026bc <blkid_new_probe_from_filename@plt>:
    26bc:	add	ip, pc, #0, 12
    26c0:	add	ip, ip, #32, 20	; 0x20000
    26c4:	ldr	pc, [ip, #1696]!	; 0x6a0

000026c8 <getuid@plt>:
    26c8:	add	ip, pc, #0, 12
    26cc:	add	ip, ip, #32, 20	; 0x20000
    26d0:	ldr	pc, [ip, #1688]!	; 0x698

000026d4 <scols_free_iter@plt>:
    26d4:	add	ip, pc, #0, 12
    26d8:	add	ip, ip, #32, 20	; 0x20000
    26dc:	ldr	pc, [ip, #1680]!	; 0x690

000026e0 <scols_cell_set_userdata@plt>:
    26e0:	add	ip, pc, #0, 12
    26e4:	add	ip, ip, #32, 20	; 0x20000
    26e8:	ldr	pc, [ip, #1672]!	; 0x688

000026ec <memmove@plt>:
    26ec:	add	ip, pc, #0, 12
    26f0:	add	ip, ip, #32, 20	; 0x20000
    26f4:	ldr	pc, [ip, #1664]!	; 0x680

000026f8 <free@plt>:
    26f8:			; <UNDEFINED> instruction: 0xe7fd4778
    26fc:	add	ip, pc, #0, 12
    2700:	add	ip, ip, #32, 20	; 0x20000
    2704:	ldr	pc, [ip, #1652]!	; 0x674

00002708 <blkid_probe_enable_superblocks@plt>:
    2708:	add	ip, pc, #0, 12
    270c:	add	ip, ip, #32, 20	; 0x20000
    2710:	ldr	pc, [ip, #1644]!	; 0x66c

00002714 <fgets@plt>:
    2714:	add	ip, pc, #0, 12
    2718:	add	ip, ip, #32, 20	; 0x20000
    271c:	ldr	pc, [ip, #1636]!	; 0x664

00002720 <mnt_table_next_fs@plt>:
    2720:	add	ip, pc, #0, 12
    2724:	add	ip, ip, #32, 20	; 0x20000
    2728:	ldr	pc, [ip, #1628]!	; 0x65c

0000272c <nanosleep@plt>:
    272c:	add	ip, pc, #0, 12
    2730:	add	ip, ip, #32, 20	; 0x20000
    2734:	ldr	pc, [ip, #1620]!	; 0x654

00002738 <scols_table_enable_raw@plt>:
    2738:	add	ip, pc, #0, 12
    273c:	add	ip, ip, #32, 20	; 0x20000
    2740:	ldr	pc, [ip, #1612]!	; 0x64c

00002744 <faccessat@plt>:
    2744:	add	ip, pc, #0, 12
    2748:	add	ip, ip, #32, 20	; 0x20000
    274c:	ldr	pc, [ip, #1604]!	; 0x644

00002750 <ferror@plt>:
    2750:	add	ip, pc, #0, 12
    2754:	add	ip, ip, #32, 20	; 0x20000
    2758:	ldr	pc, [ip, #1596]!	; 0x63c

0000275c <strndup@plt>:
    275c:			; <UNDEFINED> instruction: 0xe7fd4778
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #32, 20	; 0x20000
    2768:	ldr	pc, [ip, #1584]!	; 0x630

0000276c <__openat64_2@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #32, 20	; 0x20000
    2774:	ldr	pc, [ip, #1576]!	; 0x628

00002778 <_exit@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #32, 20	; 0x20000
    2780:	ldr	pc, [ip, #1568]!	; 0x620

00002784 <__vsnprintf_chk@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #32, 20	; 0x20000
    278c:	ldr	pc, [ip, #1560]!	; 0x618

00002790 <blkid_probe_enable_partitions@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #32, 20	; 0x20000
    2798:	ldr	pc, [ip, #1552]!	; 0x610

0000279c <memcpy@plt>:
    279c:	add	ip, pc, #0, 12
    27a0:	add	ip, ip, #32, 20	; 0x20000
    27a4:	ldr	pc, [ip, #1544]!	; 0x608

000027a8 <mnt_table_find_devno@plt>:
    27a8:	add	ip, pc, #0, 12
    27ac:	add	ip, ip, #32, 20	; 0x20000
    27b0:	ldr	pc, [ip, #1536]!	; 0x600

000027b4 <mnt_new_iter@plt>:
    27b4:	add	ip, pc, #0, 12
    27b8:	add	ip, ip, #32, 20	; 0x20000
    27bc:	ldr	pc, [ip, #1528]!	; 0x5f8

000027c0 <__strtoull_internal@plt>:
    27c0:	add	ip, pc, #0, 12
    27c4:	add	ip, ip, #32, 20	; 0x20000
    27c8:	ldr	pc, [ip, #1520]!	; 0x5f0

000027cc <mnt_table_parse_mtab@plt>:
    27cc:	add	ip, pc, #0, 12
    27d0:	add	ip, ip, #32, 20	; 0x20000
    27d4:	ldr	pc, [ip, #1512]!	; 0x5e8

000027d8 <blkid_do_safeprobe@plt>:
    27d8:	add	ip, pc, #0, 12
    27dc:	add	ip, ip, #32, 20	; 0x20000
    27e0:	ldr	pc, [ip, #1504]!	; 0x5e0

000027e4 <scols_table_is_export@plt>:
    27e4:	add	ip, pc, #0, 12
    27e8:	add	ip, ip, #32, 20	; 0x20000
    27ec:	ldr	pc, [ip, #1496]!	; 0x5d8

000027f0 <dcgettext@plt>:
    27f0:	add	ip, pc, #0, 12
    27f4:	add	ip, ip, #32, 20	; 0x20000
    27f8:	ldr	pc, [ip, #1488]!	; 0x5d0

000027fc <__isoc99_vfscanf@plt>:
    27fc:	add	ip, pc, #0, 12
    2800:	add	ip, ip, #32, 20	; 0x20000
    2804:	ldr	pc, [ip, #1480]!	; 0x5c8

00002808 <strdup@plt>:
    2808:			; <UNDEFINED> instruction: 0xe7fd4778
    280c:	add	ip, pc, #0, 12
    2810:	add	ip, ip, #32, 20	; 0x20000
    2814:	ldr	pc, [ip, #1468]!	; 0x5bc

00002818 <__stack_chk_fail@plt>:
    2818:	add	ip, pc, #0, 12
    281c:	add	ip, ip, #32, 20	; 0x20000
    2820:	ldr	pc, [ip, #1460]!	; 0x5b4

00002824 <realloc@plt>:
    2824:	add	ip, pc, #0, 12
    2828:	add	ip, ip, #32, 20	; 0x20000
    282c:	ldr	pc, [ip, #1452]!	; 0x5ac

00002830 <dup@plt>:
    2830:	add	ip, pc, #0, 12
    2834:	add	ip, ip, #32, 20	; 0x20000
    2838:	ldr	pc, [ip, #1444]!	; 0x5a4

0000283c <blkid_devno_to_wholedisk@plt>:
    283c:	add	ip, pc, #0, 12
    2840:	add	ip, ip, #32, 20	; 0x20000
    2844:	ldr	pc, [ip, #1436]!	; 0x59c

00002848 <mnt_new_table@plt>:
    2848:	add	ip, pc, #0, 12
    284c:	add	ip, ip, #32, 20	; 0x20000
    2850:	ldr	pc, [ip, #1428]!	; 0x594

00002854 <textdomain@plt>:
    2854:	add	ip, pc, #0, 12
    2858:	add	ip, ip, #32, 20	; 0x20000
    285c:	ldr	pc, [ip, #1420]!	; 0x58c

00002860 <err@plt>:
    2860:	add	ip, pc, #0, 12
    2864:	add	ip, ip, #32, 20	; 0x20000
    2868:	ldr	pc, [ip, #1412]!	; 0x584

0000286c <geteuid@plt>:
    286c:	add	ip, pc, #0, 12
    2870:	add	ip, ip, #32, 20	; 0x20000
    2874:	ldr	pc, [ip, #1404]!	; 0x57c

00002878 <__fxstat64@plt>:
    2878:	add	ip, pc, #0, 12
    287c:	add	ip, ip, #32, 20	; 0x20000
    2880:	ldr	pc, [ip, #1396]!	; 0x574

00002884 <readlink@plt>:
    2884:			; <UNDEFINED> instruction: 0xe7fd4778
    2888:	add	ip, pc, #0, 12
    288c:	add	ip, ip, #32, 20	; 0x20000
    2890:	ldr	pc, [ip, #1384]!	; 0x568

00002894 <getegid@plt>:
    2894:	add	ip, pc, #0, 12
    2898:	add	ip, ip, #32, 20	; 0x20000
    289c:	ldr	pc, [ip, #1376]!	; 0x560

000028a0 <mkostemp64@plt>:
    28a0:			; <UNDEFINED> instruction: 0xe7fd4778
    28a4:	add	ip, pc, #0, 12
    28a8:	add	ip, ip, #32, 20	; 0x20000
    28ac:	ldr	pc, [ip, #1364]!	; 0x554

000028b0 <ioctl@plt>:
    28b0:	add	ip, pc, #0, 12
    28b4:	add	ip, ip, #32, 20	; 0x20000
    28b8:	ldr	pc, [ip, #1356]!	; 0x54c

000028bc <udev_new@plt>:
    28bc:	add	ip, pc, #0, 12
    28c0:	add	ip, ip, #32, 20	; 0x20000
    28c4:	ldr	pc, [ip, #1348]!	; 0x544

000028c8 <lseek64@plt>:
    28c8:	add	ip, pc, #0, 12
    28cc:	add	ip, ip, #32, 20	; 0x20000
    28d0:	ldr	pc, [ip, #1340]!	; 0x53c

000028d4 <scols_new_table@plt>:
    28d4:	add	ip, pc, #0, 12
    28d8:	add	ip, ip, #32, 20	; 0x20000
    28dc:	ldr	pc, [ip, #1332]!	; 0x534

000028e0 <scols_table_enable_ascii@plt>:
    28e0:	add	ip, pc, #0, 12
    28e4:	add	ip, ip, #32, 20	; 0x20000
    28e8:	ldr	pc, [ip, #1324]!	; 0x52c

000028ec <waitpid@plt>:
    28ec:	add	ip, pc, #0, 12
    28f0:	add	ip, ip, #32, 20	; 0x20000
    28f4:	ldr	pc, [ip, #1316]!	; 0x524

000028f8 <mnt_table_parse_swaps@plt>:
    28f8:	add	ip, pc, #0, 12
    28fc:	add	ip, ip, #32, 20	; 0x20000
    2900:	ldr	pc, [ip, #1308]!	; 0x51c

00002904 <scols_table_enable_export@plt>:
    2904:	add	ip, pc, #0, 12
    2908:	add	ip, ip, #32, 20	; 0x20000
    290c:	ldr	pc, [ip, #1300]!	; 0x514

00002910 <blkid_probe_set_superblocks_flags@plt>:
    2910:	add	ip, pc, #0, 12
    2914:	add	ip, ip, #32, 20	; 0x20000
    2918:	ldr	pc, [ip, #1292]!	; 0x50c

0000291c <__fpending@plt>:
    291c:	add	ip, pc, #0, 12
    2920:	add	ip, ip, #32, 20	; 0x20000
    2924:	ldr	pc, [ip, #1284]!	; 0x504

00002928 <mnt_fs_get_target@plt>:
    2928:	add	ip, pc, #0, 12
    292c:	add	ip, ip, #32, 20	; 0x20000
    2930:	ldr	pc, [ip, #1276]!	; 0x4fc

00002934 <open64@plt>:
    2934:	add	ip, pc, #0, 12
    2938:	add	ip, ip, #32, 20	; 0x20000
    293c:	ldr	pc, [ip, #1268]!	; 0x4f4

00002940 <mnt_fs_get_root@plt>:
    2940:	add	ip, pc, #0, 12
    2944:	add	ip, ip, #32, 20	; 0x20000
    2948:	ldr	pc, [ip, #1260]!	; 0x4ec

0000294c <__asprintf_chk@plt>:
    294c:	add	ip, pc, #0, 12
    2950:	add	ip, ip, #32, 20	; 0x20000
    2954:	ldr	pc, [ip, #1252]!	; 0x4e4

00002958 <getenv@plt>:
    2958:	add	ip, pc, #0, 12
    295c:	add	ip, ip, #32, 20	; 0x20000
    2960:	ldr	pc, [ip, #1244]!	; 0x4dc

00002964 <scols_table_is_raw@plt>:
    2964:	add	ip, pc, #0, 12
    2968:	add	ip, ip, #32, 20	; 0x20000
    296c:	ldr	pc, [ip, #1236]!	; 0x4d4

00002970 <scols_cell_get_userdata@plt>:
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #32, 20	; 0x20000
    2978:	ldr	pc, [ip, #1228]!	; 0x4cc

0000297c <mnt_table_find_srcpath@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #32, 20	; 0x20000
    2984:	ldr	pc, [ip, #1220]!	; 0x4c4

00002988 <setgid@plt>:
    2988:	add	ip, pc, #0, 12
    298c:	add	ip, ip, #32, 20	; 0x20000
    2990:	ldr	pc, [ip, #1212]!	; 0x4bc

00002994 <malloc@plt>:
    2994:	add	ip, pc, #0, 12
    2998:	add	ip, ip, #32, 20	; 0x20000
    299c:	ldr	pc, [ip, #1204]!	; 0x4b4

000029a0 <__libc_start_main@plt>:
    29a0:	add	ip, pc, #0, 12
    29a4:	add	ip, ip, #32, 20	; 0x20000
    29a8:	ldr	pc, [ip, #1196]!	; 0x4ac

000029ac <readlinkat@plt>:
    29ac:			; <UNDEFINED> instruction: 0xe7fd4778
    29b0:	add	ip, pc, #0, 12
    29b4:	add	ip, ip, #32, 20	; 0x20000
    29b8:	ldr	pc, [ip, #1184]!	; 0x4a0

000029bc <scols_table_new_line@plt>:
    29bc:	add	ip, pc, #0, 12
    29c0:	add	ip, ip, #32, 20	; 0x20000
    29c4:	ldr	pc, [ip, #1176]!	; 0x498

000029c8 <scols_unref_table@plt>:
    29c8:	add	ip, pc, #0, 12
    29cc:	add	ip, ip, #32, 20	; 0x20000
    29d0:	ldr	pc, [ip, #1168]!	; 0x490

000029d4 <__vfprintf_chk@plt>:
    29d4:	add	ip, pc, #0, 12
    29d8:	add	ip, ip, #32, 20	; 0x20000
    29dc:	ldr	pc, [ip, #1160]!	; 0x488

000029e0 <strsep@plt>:
    29e0:	add	ip, pc, #0, 12
    29e4:	add	ip, ip, #32, 20	; 0x20000
    29e8:	ldr	pc, [ip, #1152]!	; 0x480

000029ec <getdtablesize@plt>:
    29ec:			; <UNDEFINED> instruction: 0xe7fd4778
    29f0:	add	ip, pc, #0, 12
    29f4:	add	ip, ip, #32, 20	; 0x20000
    29f8:	ldr	pc, [ip, #1140]!	; 0x474

000029fc <scols_line_link_group@plt>:
    29fc:	add	ip, pc, #0, 12
    2a00:	add	ip, ip, #32, 20	; 0x20000
    2a04:	ldr	pc, [ip, #1132]!	; 0x46c

00002a08 <scols_table_is_json@plt>:
    2a08:	add	ip, pc, #0, 12
    2a0c:	add	ip, ip, #32, 20	; 0x20000
    2a10:	ldr	pc, [ip, #1124]!	; 0x464

00002a14 <__ctype_tolower_loc@plt>:
    2a14:	add	ip, pc, #0, 12
    2a18:	add	ip, ip, #32, 20	; 0x20000
    2a1c:	ldr	pc, [ip, #1116]!	; 0x45c

00002a20 <__gmon_start__@plt>:
    2a20:	add	ip, pc, #0, 12
    2a24:	add	ip, ip, #32, 20	; 0x20000
    2a28:	ldr	pc, [ip, #1108]!	; 0x454

00002a2c <getopt_long@plt>:
    2a2c:	add	ip, pc, #0, 12
    2a30:	add	ip, ip, #32, 20	; 0x20000
    2a34:	ldr	pc, [ip, #1100]!	; 0x44c

00002a38 <__ctype_b_loc@plt>:
    2a38:	add	ip, pc, #0, 12
    2a3c:	add	ip, ip, #32, 20	; 0x20000
    2a40:	ldr	pc, [ip, #1092]!	; 0x444

00002a44 <getcwd@plt>:
    2a44:	add	ip, pc, #0, 12
    2a48:	add	ip, ip, #32, 20	; 0x20000
    2a4c:	ldr	pc, [ip, #1084]!	; 0x43c

00002a50 <getpid@plt>:
    2a50:	add	ip, pc, #0, 12
    2a54:	add	ip, ip, #32, 20	; 0x20000
    2a58:	ldr	pc, [ip, #1076]!	; 0x434

00002a5c <exit@plt>:
    2a5c:	add	ip, pc, #0, 12
    2a60:	add	ip, ip, #32, 20	; 0x20000
    2a64:	ldr	pc, [ip, #1068]!	; 0x42c

00002a68 <syscall@plt>:
    2a68:	add	ip, pc, #0, 12
    2a6c:	add	ip, ip, #32, 20	; 0x20000
    2a70:	ldr	pc, [ip, #1060]!	; 0x424

00002a74 <udev_unref@plt>:
    2a74:			; <UNDEFINED> instruction: 0xe7fd4778
    2a78:	add	ip, pc, #0, 12
    2a7c:	add	ip, ip, #32, 20	; 0x20000
    2a80:	ldr	pc, [ip, #1048]!	; 0x418

00002a84 <strtoul@plt>:
    2a84:	add	ip, pc, #0, 12
    2a88:	add	ip, ip, #32, 20	; 0x20000
    2a8c:	ldr	pc, [ip, #1040]!	; 0x410

00002a90 <strlen@plt>:
    2a90:	add	ip, pc, #0, 12
    2a94:	add	ip, ip, #32, 20	; 0x20000
    2a98:	ldr	pc, [ip, #1032]!	; 0x408

00002a9c <scols_table_next_line@plt>:
    2a9c:	add	ip, pc, #0, 12
    2aa0:	add	ip, ip, #32, 20	; 0x20000
    2aa4:	ldr	pc, [ip, #1024]!	; 0x400

00002aa8 <strchr@plt>:
    2aa8:	add	ip, pc, #0, 12
    2aac:	add	ip, ip, #32, 20	; 0x20000
    2ab0:	ldr	pc, [ip, #1016]!	; 0x3f8

00002ab4 <warnx@plt>:
    2ab4:	add	ip, pc, #0, 12
    2ab8:	add	ip, ip, #32, 20	; 0x20000
    2abc:	ldr	pc, [ip, #1008]!	; 0x3f0

00002ac0 <mnt_init_debug@plt>:
    2ac0:			; <UNDEFINED> instruction: 0xe7fd4778
    2ac4:	add	ip, pc, #0, 12
    2ac8:	add	ip, ip, #32, 20	; 0x20000
    2acc:	ldr	pc, [ip, #996]!	; 0x3e4

00002ad0 <__open64_2@plt>:
    2ad0:	add	ip, pc, #0, 12
    2ad4:	add	ip, ip, #32, 20	; 0x20000
    2ad8:	ldr	pc, [ip, #988]!	; 0x3dc

00002adc <scols_line_get_cell@plt>:
    2adc:	add	ip, pc, #0, 12
    2ae0:	add	ip, ip, #32, 20	; 0x20000
    2ae4:	ldr	pc, [ip, #980]!	; 0x3d4

00002ae8 <mnt_new_cache@plt>:
    2ae8:	add	ip, pc, #0, 12
    2aec:	add	ip, ip, #32, 20	; 0x20000
    2af0:	ldr	pc, [ip, #972]!	; 0x3cc

00002af4 <blkid_probe_set_partitions_flags@plt>:
    2af4:	add	ip, pc, #0, 12
    2af8:	add	ip, ip, #32, 20	; 0x20000
    2afc:	ldr	pc, [ip, #964]!	; 0x3c4

00002b00 <__errno_location@plt>:
    2b00:	add	ip, pc, #0, 12
    2b04:	add	ip, ip, #32, 20	; 0x20000
    2b08:	ldr	pc, [ip, #956]!	; 0x3bc

00002b0c <mnt_table_set_iter@plt>:
    2b0c:	add	ip, pc, #0, 12
    2b10:	add	ip, ip, #32, 20	; 0x20000
    2b14:	ldr	pc, [ip, #948]!	; 0x3b4

00002b18 <strncasecmp@plt>:
    2b18:	add	ip, pc, #0, 12
    2b1c:	add	ip, ip, #32, 20	; 0x20000
    2b20:	ldr	pc, [ip, #940]!	; 0x3ac

00002b24 <__cxa_atexit@plt>:
    2b24:			; <UNDEFINED> instruction: 0xe7fd4778
    2b28:	add	ip, pc, #0, 12
    2b2c:	add	ip, ip, #32, 20	; 0x20000
    2b30:	ldr	pc, [ip, #928]!	; 0x3a0

00002b34 <__isoc99_sscanf@plt>:
    2b34:	add	ip, pc, #0, 12
    2b38:	add	ip, ip, #32, 20	; 0x20000
    2b3c:	ldr	pc, [ip, #920]!	; 0x398

00002b40 <__vasprintf_chk@plt>:
    2b40:	add	ip, pc, #0, 12
    2b44:	add	ip, ip, #32, 20	; 0x20000
    2b48:	ldr	pc, [ip, #912]!	; 0x390

00002b4c <mkdir@plt>:
    2b4c:	add	ip, pc, #0, 12
    2b50:	add	ip, ip, #32, 20	; 0x20000
    2b54:	ldr	pc, [ip, #904]!	; 0x388

00002b58 <getgid@plt>:
    2b58:	add	ip, pc, #0, 12
    2b5c:	add	ip, ip, #32, 20	; 0x20000
    2b60:	ldr	pc, [ip, #896]!	; 0x380

00002b64 <__sched_cpufree@plt>:
    2b64:			; <UNDEFINED> instruction: 0xe7fd4778
    2b68:	add	ip, pc, #0, 12
    2b6c:	add	ip, ip, #32, 20	; 0x20000
    2b70:	ldr	pc, [ip, #884]!	; 0x374

00002b74 <memset@plt>:
    2b74:	add	ip, pc, #0, 12
    2b78:	add	ip, ip, #32, 20	; 0x20000
    2b7c:	ldr	pc, [ip, #876]!	; 0x36c

00002b80 <mnt_free_iter@plt>:
    2b80:	add	ip, pc, #0, 12
    2b84:	add	ip, ip, #32, 20	; 0x20000
    2b88:	ldr	pc, [ip, #868]!	; 0x364

00002b8c <mnt_unref_cache@plt>:
    2b8c:			; <UNDEFINED> instruction: 0xe7fd4778
    2b90:	add	ip, pc, #0, 12
    2b94:	add	ip, ip, #32, 20	; 0x20000
    2b98:	ldr	pc, [ip, #856]!	; 0x358

00002b9c <strncpy@plt>:
    2b9c:	add	ip, pc, #0, 12
    2ba0:	add	ip, ip, #32, 20	; 0x20000
    2ba4:	ldr	pc, [ip, #848]!	; 0x350

00002ba8 <__xpg_basename@plt>:
    2ba8:	add	ip, pc, #0, 12
    2bac:	add	ip, ip, #32, 20	; 0x20000
    2bb0:	ldr	pc, [ip, #840]!	; 0x348

00002bb4 <scols_sort_table@plt>:
    2bb4:	add	ip, pc, #0, 12
    2bb8:	add	ip, ip, #32, 20	; 0x20000
    2bbc:	ldr	pc, [ip, #832]!	; 0x340

00002bc0 <fgetc@plt>:
    2bc0:	add	ip, pc, #0, 12
    2bc4:	add	ip, ip, #32, 20	; 0x20000
    2bc8:	ldr	pc, [ip, #824]!	; 0x338

00002bcc <__printf_chk@plt>:
    2bcc:	add	ip, pc, #0, 12
    2bd0:	add	ip, ip, #32, 20	; 0x20000
    2bd4:	ldr	pc, [ip, #816]!	; 0x330

00002bd8 <statvfs64@plt>:
    2bd8:	add	ip, pc, #0, 12
    2bdc:	add	ip, ip, #32, 20	; 0x20000
    2be0:	ldr	pc, [ip, #808]!	; 0x328

00002be4 <strtod@plt>:
    2be4:	add	ip, pc, #0, 12
    2be8:	add	ip, ip, #32, 20	; 0x20000
    2bec:	ldr	pc, [ip, #800]!	; 0x320

00002bf0 <write@plt>:
    2bf0:	add	ip, pc, #0, 12
    2bf4:	add	ip, ip, #32, 20	; 0x20000
    2bf8:	ldr	pc, [ip, #792]!	; 0x318

00002bfc <__sched_cpualloc@plt>:
    2bfc:	add	ip, pc, #0, 12
    2c00:	add	ip, ip, #32, 20	; 0x20000
    2c04:	ldr	pc, [ip, #784]!	; 0x310

00002c08 <mnt_table_set_cache@plt>:
    2c08:	add	ip, pc, #0, 12
    2c0c:	add	ip, ip, #32, 20	; 0x20000
    2c10:	ldr	pc, [ip, #776]!	; 0x308

00002c14 <scols_table_enable_json@plt>:
    2c14:	add	ip, pc, #0, 12
    2c18:	add	ip, ip, #32, 20	; 0x20000
    2c1c:	ldr	pc, [ip, #768]!	; 0x300

00002c20 <__fprintf_chk@plt>:
    2c20:	add	ip, pc, #0, 12
    2c24:	add	ip, ip, #32, 20	; 0x20000
    2c28:	ldr	pc, [ip, #760]!	; 0x2f8

00002c2c <access@plt>:
    2c2c:	add	ip, pc, #0, 12
    2c30:	add	ip, ip, #32, 20	; 0x20000
    2c34:	ldr	pc, [ip, #752]!	; 0x2f0

00002c38 <fclose@plt>:
    2c38:	add	ip, pc, #0, 12
    2c3c:	add	ip, ip, #32, 20	; 0x20000
    2c40:	ldr	pc, [ip, #744]!	; 0x2e8

00002c44 <pipe@plt>:
    2c44:	add	ip, pc, #0, 12
    2c48:	add	ip, ip, #32, 20	; 0x20000
    2c4c:	ldr	pc, [ip, #736]!	; 0x2e0

00002c50 <udev_device_new_from_subsystem_sysname@plt>:
    2c50:	add	ip, pc, #0, 12
    2c54:	add	ip, ip, #32, 20	; 0x20000
    2c58:	ldr	pc, [ip, #728]!	; 0x2d8

00002c5c <fcntl64@plt>:
    2c5c:	add	ip, pc, #0, 12
    2c60:	add	ip, ip, #32, 20	; 0x20000
    2c64:	ldr	pc, [ip, #720]!	; 0x2d0

00002c68 <blkid_free_probe@plt>:
    2c68:	add	ip, pc, #0, 12
    2c6c:	add	ip, ip, #32, 20	; 0x20000
    2c70:	ldr	pc, [ip, #712]!	; 0x2c8

00002c74 <setlocale@plt>:
    2c74:	add	ip, pc, #0, 12
    2c78:	add	ip, ip, #32, 20	; 0x20000
    2c7c:	ldr	pc, [ip, #704]!	; 0x2c0

00002c80 <fork@plt>:
    2c80:	add	ip, pc, #0, 12
    2c84:	add	ip, ip, #32, 20	; 0x20000
    2c88:	ldr	pc, [ip, #696]!	; 0x2b8

00002c8c <errx@plt>:
    2c8c:	add	ip, pc, #0, 12
    2c90:	add	ip, ip, #32, 20	; 0x20000
    2c94:	ldr	pc, [ip, #688]!	; 0x2b0

00002c98 <mnt_fs_match_source@plt>:
    2c98:	add	ip, pc, #0, 12
    2c9c:	add	ip, ip, #32, 20	; 0x20000
    2ca0:	ldr	pc, [ip, #680]!	; 0x2a8

00002ca4 <strrchr@plt>:
    2ca4:	add	ip, pc, #0, 12
    2ca8:	add	ip, ip, #32, 20	; 0x20000
    2cac:	ldr	pc, [ip, #672]!	; 0x2a0

00002cb0 <warn@plt>:
    2cb0:	add	ip, pc, #0, 12
    2cb4:	add	ip, ip, #32, 20	; 0x20000
    2cb8:	ldr	pc, [ip, #664]!	; 0x298

00002cbc <scols_print_table@plt>:
    2cbc:	add	ip, pc, #0, 12
    2cc0:	add	ip, ip, #32, 20	; 0x20000
    2cc4:	ldr	pc, [ip, #656]!	; 0x290

00002cc8 <fputc@plt>:
    2cc8:	add	ip, pc, #0, 12
    2ccc:	add	ip, ip, #32, 20	; 0x20000
    2cd0:	ldr	pc, [ip, #648]!	; 0x288

00002cd4 <setuid@plt>:
    2cd4:	add	ip, pc, #0, 12
    2cd8:	add	ip, ip, #32, 20	; 0x20000
    2cdc:	ldr	pc, [ip, #640]!	; 0x280

00002ce0 <localeconv@plt>:
    2ce0:	add	ip, pc, #0, 12
    2ce4:	add	ip, ip, #32, 20	; 0x20000
    2ce8:	ldr	pc, [ip, #632]!	; 0x278

00002cec <readdir64@plt>:
    2cec:	add	ip, pc, #0, 12
    2cf0:	add	ip, ip, #32, 20	; 0x20000
    2cf4:	ldr	pc, [ip, #624]!	; 0x270

00002cf8 <fdopendir@plt>:
    2cf8:	add	ip, pc, #0, 12
    2cfc:	add	ip, ip, #32, 20	; 0x20000
    2d00:	ldr	pc, [ip, #616]!	; 0x268

00002d04 <udev_device_get_property_value@plt>:
    2d04:	add	ip, pc, #0, 12
    2d08:	add	ip, ip, #32, 20	; 0x20000
    2d0c:	ldr	pc, [ip, #608]!	; 0x260

00002d10 <scols_new_iter@plt>:
    2d10:	add	ip, pc, #0, 12
    2d14:	add	ip, ip, #32, 20	; 0x20000
    2d18:	ldr	pc, [ip, #600]!	; 0x258

00002d1c <dirfd@plt>:
    2d1c:	add	ip, pc, #0, 12
    2d20:	add	ip, ip, #32, 20	; 0x20000
    2d24:	ldr	pc, [ip, #592]!	; 0x250

00002d28 <__strtoll_internal@plt>:
    2d28:	add	ip, pc, #0, 12
    2d2c:	add	ip, ip, #32, 20	; 0x20000
    2d30:	ldr	pc, [ip, #584]!	; 0x248

00002d34 <fopen64@plt>:
    2d34:	add	ip, pc, #0, 12
    2d38:	add	ip, ip, #32, 20	; 0x20000
    2d3c:	ldr	pc, [ip, #576]!	; 0x240

00002d40 <udev_device_unref@plt>:
    2d40:	add	ip, pc, #0, 12
    2d44:	add	ip, ip, #32, 20	; 0x20000
    2d48:	ldr	pc, [ip, #568]!	; 0x238

00002d4c <bindtextdomain@plt>:
    2d4c:	add	ip, pc, #0, 12
    2d50:	add	ip, ip, #32, 20	; 0x20000
    2d54:	ldr	pc, [ip, #560]!	; 0x230

00002d58 <umask@plt>:
    2d58:	add	ip, pc, #0, 12
    2d5c:	add	ip, ip, #32, 20	; 0x20000
    2d60:	ldr	pc, [ip, #552]!	; 0x228

00002d64 <__xstat64@plt>:
    2d64:	add	ip, pc, #0, 12
    2d68:	add	ip, ip, #32, 20	; 0x20000
    2d6c:	ldr	pc, [ip, #544]!	; 0x220

00002d70 <fputs@plt>:
    2d70:	add	ip, pc, #0, 12
    2d74:	add	ip, ip, #32, 20	; 0x20000
    2d78:	ldr	pc, [ip, #536]!	; 0x218

00002d7c <strncmp@plt>:
    2d7c:	add	ip, pc, #0, 12
    2d80:	add	ip, ip, #32, 20	; 0x20000
    2d84:	ldr	pc, [ip, #528]!	; 0x210

00002d88 <abort@plt>:
    2d88:	add	ip, pc, #0, 12
    2d8c:	add	ip, ip, #32, 20	; 0x20000
    2d90:	ldr	pc, [ip, #520]!	; 0x208

00002d94 <scols_sort_table_by_tree@plt>:
    2d94:	add	ip, pc, #0, 12
    2d98:	add	ip, ip, #32, 20	; 0x20000
    2d9c:	ldr	pc, [ip, #512]!	; 0x200

00002da0 <realpath@plt>:
    2da0:	add	ip, pc, #0, 12
    2da4:	add	ip, ip, #32, 20	; 0x20000
    2da8:	ldr	pc, [ip, #504]!	; 0x1f8

00002dac <close@plt>:
    2dac:	add	ip, pc, #0, 12
    2db0:	add	ip, ip, #32, 20	; 0x20000
    2db4:	ldr	pc, [ip, #496]!	; 0x1f0

00002db8 <closedir@plt>:
    2db8:	add	ip, pc, #0, 12
    2dbc:	add	ip, ip, #32, 20	; 0x20000
    2dc0:	ldr	pc, [ip, #488]!	; 0x1e8

00002dc4 <getgrgid@plt>:
    2dc4:	add	ip, pc, #0, 12
    2dc8:	add	ip, ip, #32, 20	; 0x20000
    2dcc:	ldr	pc, [ip, #480]!	; 0x1e0

00002dd0 <__snprintf_chk@plt>:
    2dd0:	add	ip, pc, #0, 12
    2dd4:	add	ip, ip, #32, 20	; 0x20000
    2dd8:	ldr	pc, [ip, #472]!	; 0x1d8

00002ddc <scols_init_debug@plt>:
    2ddc:	add	ip, pc, #0, 12
    2de0:	add	ip, ip, #32, 20	; 0x20000
    2de4:	ldr	pc, [ip, #464]!	; 0x1d0

00002de8 <strspn@plt>:
    2de8:	add	ip, pc, #0, 12
    2dec:	add	ip, ip, #32, 20	; 0x20000
    2df0:	ldr	pc, [ip, #456]!	; 0x1c8

00002df4 <__assert_fail@plt>:
    2df4:	add	ip, pc, #0, 12
    2df8:	add	ip, ip, #32, 20	; 0x20000
    2dfc:	ldr	pc, [ip, #448]!	; 0x1c0

Disassembly of section .text:

00002e00 <.text>:
    2e00:	svcmi	0x00f0e92d
    2e04:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
    2e08:	eorcs	r8, r0, #2048	; 0x800
    2e0c:	ldcvc	8, cr15, [r8], {223}	; 0xdf
    2e10:	strmi	r2, [r0], r0, lsl #2
    2e14:	ldcpl	8, cr15, [r4], {223}	; 0xdf
    2e18:	bcc	43e640 <__assert_fail@plt+0x43b84c>
    2e1c:	ldccc	8, cr15, [r0], {223}	; 0xdf
    2e20:	ldrbtmi	fp, [pc], #-161	; 2e28 <__assert_fail@plt+0x34>
    2e24:	stcge	14, cr10, [sp], {21}
    2e28:	ldrbtmi	r9, [sp], #-1538	; 0xfffff9fe
    2e2c:			; <UNDEFINED> instruction: 0x462058fb
    2e30:	tstls	pc, #1769472	; 0x1b0000
    2e34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2e38:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
    2e3c:	tstcs	r0, r8, lsr #4
    2e40:			; <UNDEFINED> instruction: 0xf04f4630
    2e44:	movwls	r3, #62463	; 0xf3ff
    2e48:	tstcs	r0, #1140850688	; 0x44000000
    2e4c:			; <UNDEFINED> instruction: 0xf7ff9313
    2e50:			; <UNDEFINED> instruction: 0xf8dfee92
    2e54:	andcs	r1, r6, r0, ror #23
    2e58:			; <UNDEFINED> instruction: 0xf7ff4479
    2e5c:			; <UNDEFINED> instruction: 0xf8dfef0c
    2e60:			; <UNDEFINED> instruction: 0x46281bd8
    2e64:			; <UNDEFINED> instruction: 0xf7ff4479
    2e68:	qsub16mi	lr, r8, r2
    2e6c:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    2e70:	bleq	ff2411f4 <__assert_fail@plt+0xff23e400>
    2e74:	blpl	ff2411f8 <__assert_fail@plt+0xff23e404>
    2e78:			; <UNDEFINED> instruction: 0xf00c4478
    2e7c:			; <UNDEFINED> instruction: 0xf8dffc8b
    2e80:	ldrbtmi	r0, [sp], #-3012	; 0xfffff43c
    2e84:			; <UNDEFINED> instruction: 0xf8c54478
    2e88:			; <UNDEFINED> instruction: 0xf7ff49b0
    2e8c:	stmdavs	sl!, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    2e90:	blne	fed41214 <__assert_fail@plt+0xfed3e420>
    2e94:	andeq	pc, r2, #18
    2e98:	tstls	r3, r9, ror r4
    2e9c:	stmdacs	r0, {r0, r1, r2, r4, r8, ip, lr, pc}
    2ea0:	movthi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
    2ea4:			; <UNDEFINED> instruction: 0xf7ffa90a
    2ea8:	blls	2be668 <__assert_fail@plt+0x2bb874>
    2eac:	cmplt	r3, r4, lsl #12
    2eb0:	blne	fe641234 <__assert_fail@plt+0xfe63e440>
    2eb4:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    2eb8:	bl	fecc0ebc <__assert_fail@plt+0xfecbe0c8>
    2ebc:	mvnsvc	pc, #82837504	; 0x4f00000
    2ec0:	svclt	0x00082800
    2ec4:			; <UNDEFINED> instruction: 0xf8df461c
    2ec8:	ldrbtmi	r3, [fp], #-2952	; 0xfffff478
    2ecc:			; <UNDEFINED> instruction: 0xf8df601c
    2ed0:	ldrbtmi	r3, [fp], #-2948	; 0xfffff47c
    2ed4:	blcs	1cf48 <__assert_fail@plt+0x1a154>
    2ed8:	movwhi	pc, #49216	; 0xc040	; <UNPREDICTABLE>
    2edc:	blcs	1e41260 <__assert_fail@plt+0x1e3e46c>
    2ee0:			; <UNDEFINED> instruction: 0xf8df2300
    2ee4:	ldrbtmi	r7, [sl], #-2936	; 0xfffff488
    2ee8:	blls	1d4126c <__assert_fail@plt+0x1d3e478>
    2eec:	blvs	1d41270 <__assert_fail@plt+0x1d3e47c>
    2ef0:			; <UNDEFINED> instruction: 0xf8df447f
    2ef4:	ldrbtmi	r5, [r9], #2932	; 0xb74
    2ef8:			; <UNDEFINED> instruction: 0xf5079304
    2efc:	movwls	r6, #22480	; 0x57d0
    2f00:	ldmdavs	r3, {r1, r2, r3, r4, r5, r6, sl, lr}
    2f04:			; <UNDEFINED> instruction: 0xf043447d
    2f08:	andsvs	r0, r3, r2, lsl #6
    2f0c:	ldrtmi	r2, [fp], -r0, lsl #4
    2f10:	strbmi	r9, [r0], -r0, lsl #4
    2f14:	bne	43e77c <__assert_fail@plt+0x43b988>
    2f18:			; <UNDEFINED> instruction: 0xf7ff464a
    2f1c:	mcrrne	13, 8, lr, r3, cr8
    2f20:	tsthi	r0, #0	; <UNPREDICTABLE>
    2f24:	stcle	8, cr2, [r7, #-268]!	; 0xfffffef4
    2f28:	blmi	10412ac <__assert_fail@plt+0x103e4b8>
    2f2c:	stmdbls	r2, {r2, r6, r8, r9, sp}
    2f30:	ldrbtcc	r4, [r0], #-1148	; 0xfffffb84
    2f34:	svclt	0x00a84298
    2f38:	blle	4547c8 <__assert_fail@plt+0x4519d4>
    2f3c:			; <UNDEFINED> instruction: 0xf0004298
    2f40:			; <UNDEFINED> instruction: 0xf8528290
    2f44:	addsmi	r3, r8, #4, 30
    2f48:			; <UNDEFINED> instruction: 0xf04fbfb4
    2f4c:			; <UNDEFINED> instruction: 0xf04f0c00
    2f50:	blcs	5f5c <__assert_fail@plt+0x3168>
    2f54:			; <UNDEFINED> instruction: 0xf04fbf08
    2f58:			; <UNDEFINED> instruction: 0xf1bc0c00
    2f5c:	mvnle	r0, r0, lsl #30
    2f60:	svccc	0x0040f854
    2f64:	addsmi	r3, r8, #4, 2
    2f68:	andcs	fp, r0, #180, 30	; 0x2d0
    2f6c:	blcs	b778 <__assert_fail@plt+0x8984>
    2f70:	andcs	fp, r0, #8, 30
    2f74:	bicsle	r2, sp, r0, lsl #20
    2f78:	ldmdacs	ip!, {r2, r6, fp, ip, sp}
    2f7c:	ldrhi	pc, [lr, #-512]!	; 0xfffffe00
    2f80:			; <UNDEFINED> instruction: 0xf010e8df
    2f84:	eorseq	r0, lr, #-268435451	; 0xf0000005
    2f88:	ldreq	r0, [ip, #-1340]!	; 0xfffffac4
    2f8c:	mvneq	r0, ip, lsr r5
    2f90:	ldreq	r0, [ip, #-482]!	; 0xfffffe1e
    2f94:	bicseq	r0, r8, ip, lsr r5
    2f98:	biceq	r0, r9, ip, lsr r5
    2f9c:	ldreq	r0, [ip, #-445]!	; 0xfffffe43
    2fa0:	orrseq	r0, ip, ip, lsr r5
    2fa4:	ldreq	r0, [ip, #-388]!	; 0xfffffe7c
    2fa8:	ldreq	r0, [ip, #-366]!	; 0xfffffe92
    2fac:	ldreq	r0, [ip, #-1340]!	; 0xfffffac4
    2fb0:	ldreq	r0, [ip, #-1340]!	; 0xfffffac4
    2fb4:	ldreq	r0, [ip, #-1340]!	; 0xfffffac4
    2fb8:	ldreq	r0, [ip, #-1340]!	; 0xfffffac4
    2fbc:	cmneq	r4, ip, lsr r5
    2fc0:	ldreq	r0, [ip, #-346]!	; 0xfffffea6
    2fc4:	tsteq	r5, r0, asr r1
    2fc8:	ldreq	r0, [ip, #-239]!	; 0xffffff11
    2fcc:	rsceq	r0, r5, r0, lsl #12
    2fd0:	ldreq	r0, [ip, #-1340]!	; 0xfffffac4
    2fd4:	ldrdeq	r0, [fp], #11
    2fd8:	adcseq	r0, sl, r1, asr #1
    2fdc:	ldreq	r0, [ip, #-176]!	; 0xffffff50
    2fe0:	addseq	r0, sl, r4, lsr #1
    2fe4:	ldreq	r0, [ip, #-120]!	; 0xffffff88
    2fe8:	ldreq	r0, [ip, #-1340]!	; 0xfffffac4
    2fec:	ldreq	r0, [ip, #-80]!	; 0xffffffb0
    2ff0:	ldreq	r0, [ip, #-73]!	; 0xffffffb7
    2ff4:	ldreq	r0, [ip, #-1340]!	; 0xfffffac4
    2ff8:	ldreq	r0, [ip, #-1340]!	; 0xfffffac4
    2ffc:			; <UNDEFINED> instruction: 0xf8df003d
    3000:	stmdbls	r3, {r4, r5, r6, r9, fp, sp}
    3004:	bcc	1b41388 <__assert_fail@plt+0x1b3e594>
    3008:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    300c:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    3010:	cmpvs	sl, r2, lsl r8
    3014:	andcs	lr, r0, sl, ror r7
    3018:	ldc2l	0, cr15, [lr], {1}
    301c:			; <UNDEFINED> instruction: 0xf0012033
    3020:			; <UNDEFINED> instruction: 0xe773fcdb
    3024:	bmi	14413a8 <__assert_fail@plt+0x143e5b4>
    3028:	bcc	11413ac <__assert_fail@plt+0x113e5b8>
    302c:			; <UNDEFINED> instruction: 0xf8d4447c
    3030:			; <UNDEFINED> instruction: 0xf8daa9b0
    3034:			; <UNDEFINED> instruction: 0xf0222018
    3038:			; <UNDEFINED> instruction: 0xf8ca0210
    303c:	bls	cb0a4 <__assert_fail@plt+0xc82b0>
    3040:			; <UNDEFINED> instruction: 0xf8d358d3
    3044:	ldrbmi	fp, [r8], -r0
    3048:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    304c:	ldrbmi	r4, [r8], -r1, lsl #12
    3050:	stc2	0, cr15, [r4, #-4]!
    3054:	ldmibcc	r0!, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    3058:	andeq	pc, r8, sl, asr #17
    305c:	blcs	1d2d0 <__assert_fail@plt+0x1a4dc>
    3060:	svcge	0x0054f6bf
    3064:	bne	5413e8 <__assert_fail@plt+0x53e5f4>
    3068:			; <UNDEFINED> instruction: 0xf8df2205
    306c:	ldrbtmi	r3, [r9], #-2580	; 0xfffff5ec
    3070:	stcllt	0, cr15, [r8], {0}
    3074:			; <UNDEFINED> instruction: 0xf0012000
    3078:	andscs	pc, sp, pc, lsr #25
    307c:	stc2	0, cr15, [ip], #4
    3080:			; <UNDEFINED> instruction: 0xf001201e
    3084:	andscs	pc, pc, r9, lsr #25
    3088:	stc2	0, cr15, [r6], #4
    308c:			; <UNDEFINED> instruction: 0xf0012020
    3090:	eorcs	pc, r1, r3, lsr #25
    3094:	stc2	0, cr15, [r0], #4
    3098:			; <UNDEFINED> instruction: 0xf0012022
    309c:	mlacs	r3, sp, ip, pc	; <UNPREDICTABLE>
    30a0:	ldc2	0, cr15, [sl], {1}
    30a4:			; <UNDEFINED> instruction: 0xf0012024
    30a8:	mulscs	r2, r7, ip
    30ac:	ldc2	0, cr15, [r4], {1}
    30b0:			; <UNDEFINED> instruction: 0xf001202a
    30b4:			; <UNDEFINED> instruction: 0xe729fc91
    30b8:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    30bc:			; <UNDEFINED> instruction: 0xf8d3447b
    30c0:	svcvc	0x001329b0
    30c4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    30c8:			; <UNDEFINED> instruction: 0xe71f7713
    30cc:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    30d0:			; <UNDEFINED> instruction: 0xf8d3447b
    30d4:	ldmibvs	r3, {r4, r5, r7, r8, fp, sp}
    30d8:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
    30dc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    30e0:			; <UNDEFINED> instruction: 0xe7136193
    30e4:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    30e8:			; <UNDEFINED> instruction: 0xf8d3447b
    30ec:	svcvc	0x001329b0
    30f0:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    30f4:	smlad	r9, r3, r7, r7
    30f8:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    30fc:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3100:	movwls	r6, #22555	; 0x581b
    3104:			; <UNDEFINED> instruction: 0xf8dfe702
    3108:	ldrbtmi	r3, [fp], #-2440	; 0xfffff678
    310c:	ldmibcs	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    3110:			; <UNDEFINED> instruction: 0xf0436993
    3114:	orrsvs	r0, r3, r4, lsl #6
    3118:	strdcs	lr, [r0], -r8
    311c:	mrrc2	0, 0, pc, ip, cr1	; <UNPREDICTABLE>
    3120:			; <UNDEFINED> instruction: 0xf0012018
    3124:	andscs	pc, sl, r9, asr ip	; <UNPREDICTABLE>
    3128:	mrrc2	0, 0, pc, r6, cr1	; <UNPREDICTABLE>
    312c:			; <UNDEFINED> instruction: 0xf001201b
    3130:	andscs	pc, ip, r3, asr ip	; <UNPREDICTABLE>
    3134:	mrrc2	0, 0, pc, r0, cr1	; <UNPREDICTABLE>
    3138:			; <UNDEFINED> instruction: 0xf8dfe6e8
    313c:	ldrbtmi	r3, [fp], #-2392	; 0xfffff6a8
    3140:	ldmibcs	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    3144:			; <UNDEFINED> instruction: 0xf0236993
    3148:	orrsvs	r0, r3, r0, lsl r3
    314c:			; <UNDEFINED> instruction: 0xf8dfe6de
    3150:	ldrbtmi	r3, [fp], #-2376	; 0xfffff6b8
    3154:	ldmibcs	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    3158:			; <UNDEFINED> instruction: 0xf0436993
    315c:	orrsvs	r0, r3, r1, lsl #6
    3160:	ldrdcs	lr, [r0], -r4
    3164:	ldc2	0, cr15, [r8], #-4
    3168:			; <UNDEFINED> instruction: 0xf0012006
    316c:	andcs	pc, sl, r5, lsr ip	; <UNPREDICTABLE>
    3170:	ldc2	0, cr15, [r2], #-4
    3174:			; <UNDEFINED> instruction: 0xf001200b
    3178:	andcs	pc, r4, pc, lsr #24
    317c:	stc2	0, cr15, [ip], #-4
    3180:			; <UNDEFINED> instruction: 0xf0012008
    3184:	andcs	pc, r9, r9, lsr #24
    3188:	stc2	0, cr15, [r6], #-4
    318c:			; <UNDEFINED> instruction: 0xf8dfe6be
    3190:	bls	d1518 <__assert_fail@plt+0xce724>
    3194:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3198:	blcs	27db8 <__assert_fail@plt+0x24fc4>
    319c:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {1}
    31a0:			; <UNDEFINED> instruction: 0xa018f8dd
    31a4:	bleq	a3f5e0 <__assert_fail@plt+0xa3c7ec>
    31a8:			; <UNDEFINED> instruction: 0xb12be023
    31ac:	mulcs	r0, r3, r9
    31b0:	svclt	0x00182a00
    31b4:	teqle	r0, ip, lsr #20
    31b8:	tstlt	sl, r2, lsr #16
    31bc:	andcc	r1, r3, #1056	; 0x420
    31c0:	adcshi	pc, pc, r1, lsl #4
    31c4:	ldrdcs	pc, [r8, r5]!
    31c8:			; <UNDEFINED> instruction: 0xf8c51c54
    31cc:	bl	153874 <__assert_fail@plt+0x150a80>
    31d0:			; <UNDEFINED> instruction: 0xf5b40282
    31d4:			; <UNDEFINED> instruction: 0xf8c27f80
    31d8:			; <UNDEFINED> instruction: 0xf00101ac
    31dc:	blcs	23444 <__assert_fail@plt+0x20650>
    31e0:	mrcge	4, 4, APSR_nzcv, cr4, cr15, {1}
    31e4:	mulcs	r0, r3, r9
    31e8:			; <UNDEFINED> instruction: 0xf43f2a00
    31ec:			; <UNDEFINED> instruction: 0xf103ae8f
    31f0:			; <UNDEFINED> instruction: 0xf99a0a01
    31f4:	blcs	f1fc <__assert_fail@plt+0xc408>
    31f8:	mcrge	4, 4, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    31fc:	movwls	r2, #41728	; 0xa300
    3200:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    3204:	andcs	r2, sl, #0, 6
    3208:	andvs	r4, r3, r9, asr r6
    320c:	ldrbmi	r4, [r0], -r4, lsl #12
    3210:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    3214:	ldrmi	r9, [sl, #2826]	; 0xb0a
    3218:			; <UNDEFINED> instruction: 0xf8dfd1c7
    321c:	andcs	r1, r5, #128, 16	; 0x800000
    3220:	rsc	r4, r5, r9, ror r4
    3224:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3228:			; <UNDEFINED> instruction: 0xf8d3447b
    322c:	svcvc	0x001329b0
    3230:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    3234:			; <UNDEFINED> instruction: 0xe6697713
    3238:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    323c:			; <UNDEFINED> instruction: 0xf8d3447b
    3240:	svcvc	0x001329b0
    3244:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    3248:			; <UNDEFINED> instruction: 0xe65f7713
    324c:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3250:			; <UNDEFINED> instruction: 0xf8d3447b
    3254:	svcvc	0x001329b0
    3258:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    325c:			; <UNDEFINED> instruction: 0xe6557713
    3260:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3264:	andcs	r2, r0, r5, lsl #4
    3268:			; <UNDEFINED> instruction: 0xf7ff4479
    326c:			; <UNDEFINED> instruction: 0x9c03eac2
    3270:	ldmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3274:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3278:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
    327c:			; <UNDEFINED> instruction: 0x46016812
    3280:			; <UNDEFINED> instruction: 0xf7ff2001
    3284:	andcs	lr, r0, r4, lsr #25
    3288:	bl	ffa4128c <__assert_fail@plt+0xffa3e498>
    328c:	ubfxcc	pc, pc, #17, #1
    3290:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3294:	stccs	8, cr6, [r0], {28}
    3298:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    329c:	movwcs	r4, #5664	; 0x1620
    32a0:			; <UNDEFINED> instruction: 0xf7ff9304
    32a4:			; <UNDEFINED> instruction: 0xf8dfebf6
    32a8:	ldrbtmi	r3, [fp], #-2064	; 0xfffff7f0
    32ac:	strtmi	r4, [r0], -r1, lsl #12
    32b0:	ldmibmi	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    32b4:	blx	ffcbf2c2 <__assert_fail@plt+0xffcbc4ce>
    32b8:	strt	r6, [r7], -r0, ror #1
    32bc:	ubfxcc	pc, pc, #17, #29
    32c0:	ldrbtmi	r2, [fp], #-0
    32c4:	ldmibcs	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    32c8:			; <UNDEFINED> instruction: 0xf0237f13
    32cc:			; <UNDEFINED> instruction: 0xf0430330
    32d0:			; <UNDEFINED> instruction: 0x77130330
    32d4:	blx	fe03f2e2 <__assert_fail@plt+0xfe03c4ee>
    32d8:			; <UNDEFINED> instruction: 0xf001202e
    32dc:	eorcs	pc, r5, sp, ror fp	; <UNPREDICTABLE>
    32e0:	blx	1ebf2ee <__assert_fail@plt+0x1ebc4fa>
    32e4:			; <UNDEFINED> instruction: 0xf0012032
    32e8:	andscs	pc, r6, r7, ror fp	; <UNPREDICTABLE>
    32ec:	blx	1d3f2fa <__assert_fail@plt+0x1d3c506>
    32f0:			; <UNDEFINED> instruction: 0xf0012031
    32f4:	eorcs	pc, pc, r1, ror fp	; <UNPREDICTABLE>
    32f8:	blx	1bbf306 <__assert_fail@plt+0x1bbc512>
    32fc:			; <UNDEFINED> instruction: 0xf8dfe606
    3300:	ldrbtmi	r3, [fp], #-1984	; 0xfffff840
    3304:	ldmibcs	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    3308:			; <UNDEFINED> instruction: 0xf0236993
    330c:			; <UNDEFINED> instruction: 0xf0430310
    3310:	orrsvs	r0, r3, r8, lsl #6
    3314:			; <UNDEFINED> instruction: 0xf8dfe5fa
    3318:	movwcs	r2, #1964	; 0x7ac
    331c:	andcc	r4, r4, #2046820352	; 0x7a000000
    3320:	svccc	0x0004f842
    3324:	blcs	d0ff30 <__assert_fail@plt+0xd0d13c>
    3328:			; <UNDEFINED> instruction: 0xf8dfd1fa
    332c:	ldrbtmi	r2, [sl], #-1948	; 0xfffff864
    3330:	strb	r6, [fp, #83]!	; 0x53
    3334:			; <UNDEFINED> instruction: 0x3794f8df
    3338:			; <UNDEFINED> instruction: 0xf8d3447b
    333c:	svcvc	0x001329b0
    3340:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3344:	strb	r7, [r1, #1811]!	; 0x713
    3348:			; <UNDEFINED> instruction: 0x3784f8df
    334c:			; <UNDEFINED> instruction: 0xf8d3447b
    3350:	ldmibvs	r3, {r4, r5, r7, r8, fp, sp}
    3354:	nopeq	{67}	; 0x43
    3358:	ldrb	r6, [r7, #403]	; 0x193
    335c:			; <UNDEFINED> instruction: 0x3710f8df
    3360:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3364:	movwls	r6, #26651	; 0x681b
    3368:			; <UNDEFINED> instruction: 0xf43f2b00
    336c:			; <UNDEFINED> instruction: 0xf8ddadcf
    3370:			; <UNDEFINED> instruction: 0xf10da018
    3374:	eor	r0, r3, r8, lsr #22
    3378:			; <UNDEFINED> instruction: 0xf993b12b
    337c:	bcs	b384 <__assert_fail@plt+0x8590>
    3380:	bcs	b32fe8 <__assert_fail@plt+0xb301f4>
    3384:	stmdavs	r2!, {r4, r5, r8, ip, lr, pc}
    3388:	mcrne	1, 2, fp, cr2, cr10, {0}
    338c:	vhsub.s8	d3, d0, d3
    3390:			; <UNDEFINED> instruction: 0xf8d687cd
    3394:	cfldr64ne	mvdx2, [r4], {172}	; 0xac
    3398:	strmi	pc, [ip, #2246]!	; 0x8c6
    339c:	addeq	lr, r2, #6144	; 0x1800
    33a0:	svcvc	0x0080f5b4
    33a4:	ldreq	pc, [r0, #2242]!	; 0x8c2
    33a8:	ldrhi	pc, [ip, r0]!
    33ac:			; <UNDEFINED> instruction: 0xf43f2b00
    33b0:			; <UNDEFINED> instruction: 0xf993adad
    33b4:	bcs	b3bc <__assert_fail@plt+0x85c8>
    33b8:	cfstrsge	mvf15, [r8, #252]!	; 0xfc
    33bc:	beq	7f7d0 <__assert_fail@plt+0x7c9dc>
    33c0:	mulcc	r0, sl, r9
    33c4:			; <UNDEFINED> instruction: 0xf43f2b00
    33c8:	movwcs	sl, #3489	; 0xda1
    33cc:			; <UNDEFINED> instruction: 0xf7ff930a
    33d0:	movwcs	lr, #2968	; 0xb98
    33d4:	ldrbmi	r2, [r9], -sl, lsl #4
    33d8:	strmi	r6, [r4], -r3
    33dc:			; <UNDEFINED> instruction: 0xf7ff4650
    33e0:	blls	2be130 <__assert_fail@plt+0x2bb33c>
    33e4:	bicle	r4, r7, r3, asr r5
    33e8:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    33ec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    33f0:			; <UNDEFINED> instruction: 0xf7ff2000
    33f4:	bls	1bdbf4 <__assert_fail@plt+0x1bae00>
    33f8:	andcs	r4, r1, r1, lsl #12
    33fc:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    3400:			; <UNDEFINED> instruction: 0xf8df9a03
    3404:			; <UNDEFINED> instruction: 0xf8df366c
    3408:	ldmpl	r3, {r4, r6, r7, r9, sl, lr}^
    340c:			; <UNDEFINED> instruction: 0xf8d3447c
    3410:	ldrbmi	sl, [r0], -r0
    3414:	bl	f41418 <__assert_fail@plt+0xf3e624>
    3418:	ldrbmi	r4, [r0], -r1, lsl #12
    341c:	ldmibge	r0!, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    3420:	blx	f3f42e <__assert_fail@plt+0xf3c63a>
    3424:	ldmibcc	r0!, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    3428:	andseq	pc, r0, sl, asr #17
    342c:	blcs	1d8a0 <__assert_fail@plt+0x1aaac>
    3430:	stclge	6, cr15, [ip, #-764]!	; 0xfffffd04
    3434:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    3438:			; <UNDEFINED> instruction: 0xf8df2205
    343c:	ldrbtmi	r3, [r9], #-1604	; 0xfffff9bc
    3440:	andcs	lr, r0, r0, ror #5
    3444:	blx	ff23f450 <__assert_fail@plt+0xff23c65c>
    3448:			; <UNDEFINED> instruction: 0xf0012026
    344c:	eorcs	pc, r7, r5, asr #21
    3450:	blx	ff0bf45c <__assert_fail@plt+0xff0bc668>
    3454:			; <UNDEFINED> instruction: 0xf0012028
    3458:	strhtcs	pc, [r9], -pc	; <UNPREDICTABLE>
    345c:	blx	fef3f468 <__assert_fail@plt+0xfef3c674>
    3460:	stmdavs	fp, {r2, r4, r6, r8, sl, sp, lr, pc}
    3464:	andvs	fp, r8, fp, lsl #18
    3468:	addsmi	lr, r8, #511705088	; 0x1e800000
    346c:	cfldrdge	mvd15, [r8, #-252]!	; 0xffffff04
    3470:			; <UNDEFINED> instruction: 0x360cf8df
    3474:	cdpls	2, 0, cr2, cr3, cr5, {0}
    3478:			; <UNDEFINED> instruction: 0xf8df2000
    347c:	svcne	0x00251664
    3480:			; <UNDEFINED> instruction: 0x7660f8df
    3484:			; <UNDEFINED> instruction: 0xf8563438
    3488:	ldrbtmi	r8, [r9], #-3
    348c:			; <UNDEFINED> instruction: 0x9658f8df
    3490:			; <UNDEFINED> instruction: 0xf8d8447f
    3494:			; <UNDEFINED> instruction: 0xf7ff6000
    3498:			; <UNDEFINED> instruction: 0xf8dfe9ac
    349c:	tstcs	r1, r4, lsl r6
    34a0:			; <UNDEFINED> instruction: 0x460244f9
    34a4:	mcrls	6, 0, r4, cr3, cr0, {1}
    34a8:			; <UNDEFINED> instruction: 0xf8df58f3
    34ac:	ldmdavs	fp, {r6, r9, sl, sp, lr}
    34b0:			; <UNDEFINED> instruction: 0xf7ff447e
    34b4:			; <UNDEFINED> instruction: 0xf855ebb6
    34b8:	orrslt	r0, r8, r4, lsl #30
    34bc:	sbcsvs	pc, r0, #29360128	; 0x1c00000
    34c0:	and	r4, r4, r3, lsr r6
    34c4:	svccc	0x0010f852
    34c8:			; <UNDEFINED> instruction: 0xf0002b00
    34cc:	ldmvs	r1, {r0, r2, r4, r5, r6, r7, sl, pc}^
    34d0:	mvnsle	r4, r8, lsl #5
    34d4:	ldrdeq	pc, [r0], -r8
    34d8:	tstcs	r1, sl, asr #12
    34dc:	bl	fe8414e0 <__assert_fail@plt+0xfe83e6ec>
    34e0:	mvnle	r4, ip, lsr #5
    34e4:	ldrdne	pc, [r0], -r8
    34e8:			; <UNDEFINED> instruction: 0xf7ff200a
    34ec:	andcs	lr, r1, lr, ror #23
    34f0:	b	fed414f4 <__assert_fail@plt+0xfed3e700>
    34f4:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34f8:			; <UNDEFINED> instruction: 0xf7ff4604
    34fc:	addmi	lr, r4, #184, 18	; 0x2e0000
    3500:	subhi	pc, sp, #0
    3504:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3508:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    350c:			; <UNDEFINED> instruction: 0xf8df4479
    3510:	stmdavs	sl, {r2, r5, r6, r7, r8, sl, lr}
    3514:			; <UNDEFINED> instruction: 0xf042447c
    3518:	andvs	r7, sl, r0, lsl #5
    351c:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3520:			; <UNDEFINED> instruction: 0xf7ff681d
    3524:			; <UNDEFINED> instruction: 0xf8dfea96
    3528:	ldrdcs	r2, [r1, -r0]
    352c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    3530:	strtmi	r4, [r8], -r3, lsl #12
    3534:	bl	1d41538 <__assert_fail@plt+0x1d3e744>
    3538:	movwcs	lr, #5328	; 0x14d0
    353c:	strbt	r9, [r5], #772	; 0x304
    3540:	strb	r6, [fp], #40	; 0x28
    3544:	blcs	2a15c <__assert_fail@plt+0x27368>
    3548:	teqhi	fp, r0, asr #32	; <UNPREDICTABLE>
    354c:	strmi	pc, [ip, #2271]!	; 0x8df
    3550:	ldrbtmi	r2, [ip], #-260	; 0xfffffefc
    3554:			; <UNDEFINED> instruction: 0xf7ff4620
    3558:	andls	lr, r2, sl, ror #22
    355c:			; <UNDEFINED> instruction: 0xf0402800
    3560:			; <UNDEFINED> instruction: 0xf8df8732
    3564:	ldrbtmi	r2, [sl], #-1436	; 0xfffffa64
    3568:	stmiblt	r3, {r0, r1, r4, r6, fp, sp, lr}
    356c:	strcs	r9, [r3, -r2, lsl #22]
    3570:	ldceq	0, cr15, [r8], {79}	; 0x4f
    3574:	tstcs	r4, #147	; 0x93
    3578:	movwvc	lr, #14786	; 0x39c2
    357c:	stmib	r2, {r0, r1, r4, r8, r9, sp}^
    3580:			; <UNDEFINED> instruction: 0x2325c305
    3584:	movwcs	r6, #29139	; 0x71d3
    3588:	movwcs	r6, #36947	; 0x9053
    358c:	blls	15bde0 <__assert_fail@plt+0x158fec>
    3590:			; <UNDEFINED> instruction: 0xf8dfb17b
    3594:	rsbcs	r1, r8, #112, 10	; 0x1c000000
    3598:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    359c:	stmdals	r5, {r0, r3, r4, r5, r6, sl, lr}
    35a0:	movwls	r4, #1147	; 0x47b
    35a4:	tstcc	r8, fp, lsl #26
    35a8:	mrrc2	0, 0, pc, r4, cr7	; <UNPREDICTABLE>
    35ac:	vmlal.s8	q9, d0, d0
    35b0:			; <UNDEFINED> instruction: 0xf8df847d
    35b4:	ldrbtmi	r3, [fp], #-1368	; 0xfffffaa8
    35b8:	ldmibeq	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    35bc:	strbeq	r7, [lr, r5, lsl #30]!
    35c0:			; <UNDEFINED> instruction: 0xf8d3d408
    35c4:			; <UNDEFINED> instruction: 0xf8d325ac
    35c8:	movwmi	r1, #41384	; 0xa1a8
    35cc:	andcs	fp, r1, #4, 30
    35d0:	rsbcs	lr, sl, #3194880	; 0x30c000
    35d4:	stccs	8, cr6, [r0], {132}	; 0x84
    35d8:	tsthi	r5, r0, asr #5	; <UNPREDICTABLE>
    35dc:			; <UNDEFINED> instruction: 0xf140076b
    35e0:	stmibvs	r3, {r0, r3, r4, r5, r6, r7, pc}
    35e4:	svclt	0x005e06dd
    35e8:			; <UNDEFINED> instruction: 0xf0437f43
    35ec:	strbvc	r0, [r3, -r2, lsl #6]
    35f0:	vmull.s8	q1, d0, d0
    35f4:	stmdbvs	r4, {r0, r1, r2, r3, r5, r6, r7, pc}
    35f8:	blle	50e600 <__assert_fail@plt+0x50b80c>
    35fc:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    3600:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3604:			; <UNDEFINED> instruction: 0xf0002d00
    3608:			; <UNDEFINED> instruction: 0xf8df81dd
    360c:	movwcs	r2, #1288	; 0x508
    3610:	andcc	r4, r4, #2046820352	; 0x7a000000
    3614:	movwcc	lr, #4099	; 0x1003
    3618:			; <UNDEFINED> instruction: 0xf08042ab
    361c:			; <UNDEFINED> instruction: 0xf85281d0
    3620:	addmi	r1, ip, #4, 30
    3624:			; <UNDEFINED> instruction: 0xf8dfd1f7
    3628:			; <UNDEFINED> instruction: 0xf00444f0
    362c:	andcs	pc, r0, pc, lsl #19
    3630:			; <UNDEFINED> instruction: 0xf7ff447c
    3634:			; <UNDEFINED> instruction: 0xf007ebd4
    3638:			; <UNDEFINED> instruction: 0xf8d4ff95
    363c:			; <UNDEFINED> instruction: 0xf7ff59b0
    3640:	eorvs	lr, r8, sl, asr #18
    3644:			; <UNDEFINED> instruction: 0xf0002800
    3648:			; <UNDEFINED> instruction: 0xf8d4869e
    364c:	ldmibvs	r9, {r4, r5, r7, r8, fp, ip, sp}
    3650:	vmov.i16	d22, #152	; 0x0098
    3654:			; <UNDEFINED> instruction: 0xf7ff0140
    3658:			; <UNDEFINED> instruction: 0xf8d4e870
    365c:	ldmibvs	r9, {r4, r5, r7, r8, fp, ip, sp}
    3660:	vmov.i16	d22, #152	; 0x0098
    3664:			; <UNDEFINED> instruction: 0xf7ff01c0
    3668:			; <UNDEFINED> instruction: 0xf8d4e94e
    366c:	ldmibvs	r9, {r4, r5, r7, r8, fp, ip, sp}
    3670:			; <UNDEFINED> instruction: 0xf0016818
    3674:			; <UNDEFINED> instruction: 0xf7ff0101
    3678:			; <UNDEFINED> instruction: 0xf8d4e934
    367c:	ldmibvs	r9, {r4, r5, r7, r8, fp, ip, sp}
    3680:	vmov.i16	d22, #152	; 0x0098
    3684:			; <UNDEFINED> instruction: 0xf7ff1140
    3688:			; <UNDEFINED> instruction: 0xf8d4eac6
    368c:	ldmibvs	r9, {r4, r5, r7, r8, fp, ip, sp}
    3690:	vmov.i16	d22, #152	; 0x0098
    3694:			; <UNDEFINED> instruction: 0xf7ff0180
    3698:			; <UNDEFINED> instruction: 0xf8d4e800
    369c:	ldmibvs	sl, {r4, r5, r7, r8, fp, ip, sp}
    36a0:			; <UNDEFINED> instruction: 0xf1000690
    36a4:			; <UNDEFINED> instruction: 0xf8df8186
    36a8:	ldrbtmi	r3, [fp], #-1140	; 0xfffffb8c
    36ac:	stccs	8, cr6, [r0], {92}	; 0x5c
    36b0:	sbchi	pc, r2, r0
    36b4:	strbtlt	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    36b8:	cdp	2, 0, cr2, cr8, cr0, {0}
    36bc:			; <UNDEFINED> instruction: 0x46178a90
    36c0:			; <UNDEFINED> instruction: 0x46a044fb
    36c4:			; <UNDEFINED> instruction: 0x4614469a
    36c8:			; <UNDEFINED> instruction: 0xe01d46d9
    36cc:	pkhbteq	r6, r9, r1, lsl #19
    36d0:			; <UNDEFINED> instruction: 0xf8dfd511
    36d4:	ldrbtmi	r1, [r9], #-1104	; 0xfffffbb0
    36d8:	ldmibvs	r1!, {r1, r2, r3, sl, lr}
    36dc:			; <UNDEFINED> instruction: 0xf0002903
    36e0:	stmdbcs	r4, {r0, r2, r4, r7, pc}
    36e4:	adchi	pc, r1, r0
    36e8:			; <UNDEFINED> instruction: 0xf0002901
    36ec:			; <UNDEFINED> instruction: 0x46188093
    36f0:			; <UNDEFINED> instruction: 0xf7fe2100
    36f4:			; <UNDEFINED> instruction: 0xf8dfef6c
    36f8:	smladxcc	r1, r0, r4, r3
    36fc:			; <UNDEFINED> instruction: 0xf8d3447b
    3700:	ldrmi	r8, [r8, #4]!
    3704:	addshi	pc, r6, r0, asr #4
    3708:			; <UNDEFINED> instruction: 0xf0014638
    370c:			; <UNDEFINED> instruction: 0xf8daf987
    3710:	strheq	r3, [r6, #-144]	; 0xffffff70
    3714:	ldmibvs	r8, {r0, r2, r9, sl, lr}
    3718:	andeq	lr, r6, #11264	; 0x2c00
    371c:	ldmdbvs	r2, {r0, r6, r7, r9, sl}
    3720:	ldmdblt	ip!, {r3, r8, sl, ip, lr, pc}
    3724:	adcmi	r6, r9, #14221312	; 0xd90000
    3728:			; <UNDEFINED> instruction: 0xf022bf02
    372c:			; <UNDEFINED> instruction: 0xf0420204
    3730:	strcs	r0, [r1], #-514	; 0xfffffdfe
    3734:	mulsne	ip, r3, r9
    3738:	ble	10db40 <__assert_fail@plt+0x10ad4c>
    373c:	adcmi	r6, r9, #10027008	; 0x990000
    3740:			; <UNDEFINED> instruction: 0xf042bf08
    3744:	svcvc	0x00590220
    3748:	strle	r0, [r4, #-1993]	; 0xfffff837
    374c:	adcmi	r6, r9, #409600	; 0x64000
    3750:			; <UNDEFINED> instruction: 0xf042bf08
    3754:	stmdbls	r4, {r5, r9}
    3758:	vaddw.u8	<illegal reg q13.5>, q0, d25
    375c:			; <UNDEFINED> instruction: 0xf0841040
    3760:	andmi	r0, r8, #1073741824	; 0x40000000
    3764:	bl	277cd8 <__assert_fail@plt+0x274ee4>
    3768:	ldmdavs	r8, {r1, r2, fp}
    376c:	andne	pc, r6, r9, asr r8	; <UNPREDICTABLE>
    3770:	bleq	bedd8 <__assert_fail@plt+0xbbfe4>
    3774:	svc	0x009cf7fe
    3778:	stmdacs	r0, {r0, r1, r9, sl, lr}
    377c:	sbchi	pc, r2, r0
    3780:	ldrbtmi	r4, [sl], #-2794	; 0xfffff516
    3784:	ldmibcs	r0!, {r1, r4, r6, r7, fp, ip, sp, lr, pc}
    3788:	stmdbcs	r0, {r0, r4, r6, fp, sp, lr}
    378c:	ldmvs	r1, {r1, r2, r3, r4, r7, r8, ip, lr, pc}
    3790:	orrsle	r4, fp, r9, lsr #5
    3794:			; <UNDEFINED> instruction: 0x1018f8d8
    3798:			; <UNDEFINED> instruction: 0xf0216050
    379c:	bcs	43fac <__assert_fail@plt+0x411b8>
    37a0:	stmdbcs	r2, {r1, ip, lr, pc}
    37a4:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    37a8:	ldrbtmi	r4, [r9], #-2529	; 0xfffff61f
    37ac:	ldrmi	r2, [r8], -r0, lsl #4
    37b0:			; <UNDEFINED> instruction: 0xf7fe9305
    37b4:	bmi	ff7ff44c <__assert_fail@plt+0xff7fc658>
    37b8:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
    37bc:	ldmibcs	r0!, {r1, r4, r6, r7, fp, ip, sp, lr, pc}
    37c0:	blmi	ff77d5d8 <__assert_fail@plt+0xff77a7e4>
    37c4:			; <UNDEFINED> instruction: 0xf8d3447b
    37c8:	ldmibvs	r3, {r4, r5, r7, r8, fp, sp}
    37cc:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    37d0:	ssat	r6, #28, r3, lsl #3
    37d4:	ldrbtmi	r4, [sl], #-2777	; 0xfffff527
    37d8:	stccs	8, cr6, [r0, #-340]	; 0xfffffeac
    37dc:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    37e0:	movwcs	r3, #516	; 0x204
    37e4:	movwcc	lr, #4099	; 0x1003
    37e8:			; <UNDEFINED> instruction: 0xf00042ab
    37ec:			; <UNDEFINED> instruction: 0xf852843d
    37f0:	addmi	r1, ip, #4, 30
    37f4:	stmdbvs	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    37f8:			; <UNDEFINED> instruction: 0xf6ff2c00
    37fc:	blmi	ff42f454 <__assert_fail@plt+0xff42c660>
    3800:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3804:	strcs	lr, [r3], #-1793	; 0xfffff8ff
    3808:	strbt	r6, [r7], r4, lsl #1
    380c:			; <UNDEFINED> instruction: 0x07927f12
    3810:	svcge	0x0071f57f
    3814:	tstcs	r1, r8, lsl r6
    3818:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    381c:	ldclne	7, cr14, [r9], #-428	; 0xfffffe54
    3820:	svclt	0x00084541
    3824:	andeq	pc, r2, #66	; 0x42
    3828:			; <UNDEFINED> instruction: 0x4618e79d
    382c:			; <UNDEFINED> instruction: 0xf7fe2102
    3830:	strb	lr, [r0, -lr, asr #29]!
    3834:	bhi	fe43f09c <__assert_fail@plt+0xfe43c2a8>
    3838:			; <UNDEFINED> instruction: 0xffe6f004
    383c:	stmdacs	r0, {r2, r9, sl, lr}
    3840:	ldrhi	pc, [r8, #0]!
    3844:	bls	d6748 <__assert_fail@plt+0xd3954>
    3848:	stmdavs	fp!, {r0, r2, r4, r6, r7, fp, ip, lr}
    384c:			; <UNDEFINED> instruction: 0xf0004543
    3850:	vorr.i32	q4, #3328	; 0x00000d00
    3854:	cfmul32	mvfx8, mvfx8, mvfx6
    3858:	smladcs	r0, r0, sl, r9
    385c:			; <UNDEFINED> instruction: 0xf859463e
    3860:	movwcc	r1, #4131	; 0x1023
    3864:	stmdbcs	r0, {r0, r1, r3, r5, sp, lr}
    3868:	ldrhi	pc, [r8]
    386c:	movwcs	r2, #512	; 0x200
    3870:			; <UNDEFINED> instruction: 0xf0024620
    3874:	tstlt	r0, pc, asr sl	; <UNPREDICTABLE>
    3878:	stmdavs	fp!, {r0, r8, r9, sl, ip, sp}
    387c:	strbmi	r3, [r3, #-1537]	; 0xfffff9ff
    3880:	adcsmi	sp, r7, #242688	; 0x3b400
    3884:	mvnshi	pc, #0
    3888:			; <UNDEFINED> instruction: 0xf0402f00
    388c:	mcrge	3, 0, r8, cr10, cr2, {0}
    3890:	blmi	feb6f4bc <__assert_fail@plt+0xfeb6c6c8>
    3894:			; <UNDEFINED> instruction: 0xf8d3447b
    3898:	ldmdbvs	sp, {r4, r5, r7, r8, fp, ip, sp}
    389c:	vqdmull.s<illegal width 8>	q1, d0, d0
    38a0:	blmi	feaa4514 <__assert_fail@plt+0xfeaa1720>
    38a4:	ldrtmi	r2, [r0], -r0, lsl #2
    38a8:			; <UNDEFINED> instruction: 0xf8d3447b
    38ac:	ldmdavs	sp, {r4, r5, r7, r8, fp, ip, sp}
    38b0:			; <UNDEFINED> instruction: 0xf0049109
    38b4:	and	pc, r4, sp, lsr sp	; <UNPREDICTABLE>
    38b8:	ldrmi	r9, [r9], -r9, lsl #16
    38bc:			; <UNDEFINED> instruction: 0xf003462a
    38c0:	ldrtmi	pc, [sl], -r7, ror #22	; <UNPREDICTABLE>
    38c4:			; <UNDEFINED> instruction: 0x46204631
    38c8:			; <UNDEFINED> instruction: 0xffe8f004
    38cc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    38d0:	blmi	fe7f7ca0 <__assert_fail@plt+0xfe7f4eac>
    38d4:			; <UNDEFINED> instruction: 0xf8d3447b
    38d8:	ldmdavs	r9, {r4, r5, r7, r8, fp, ip, sp}^
    38dc:	ldmdavs	r8, {r0, r4, r8, ip, sp, pc}
    38e0:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38e4:	ldrbtmi	r4, [fp], #-2971	; 0xfffff465
    38e8:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    38ec:			; <UNDEFINED> instruction: 0x07907f5a
    38f0:	movwhi	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    38f4:	ldrbtmi	r4, [fp], #-2968	; 0xfffff468
    38f8:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    38fc:			; <UNDEFINED> instruction: 0xf7ff6818
    3900:	ldrd	lr, [r9], -lr	; <UNPREDICTABLE>
    3904:	andcs	r4, r5, #2441216	; 0x254000
    3908:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    390c:	svc	0x0070f7fe
    3910:	movwls	r2, #8961	; 0x2301
    3914:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3918:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
    391c:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    3920:	mvnslt	r6, sl, asr r8
    3924:	mvnlt	r6, pc, lsl r8
    3928:			; <UNDEFINED> instruction: 0xf7ff2000
    392c:			; <UNDEFINED> instruction: 0x4605e9f2
    3930:			; <UNDEFINED> instruction: 0xf8dfb1c0
    3934:	mcrge	2, 0, r8, cr10, cr0, {1}
    3938:	strd	r4, [r9], -r8
    393c:	ldmibcc	r0!, {r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3940:	ldmdavs	r9, {r1, r3, fp, ip, pc}^
    3944:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3948:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    394c:	mrc	7, 6, APSR_nzcv, cr6, cr14, {7}
    3950:			; <UNDEFINED> instruction: 0x46294632
    3954:			; <UNDEFINED> instruction: 0xf7ff4638
    3958:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
    395c:	strtmi	sp, [r8], -lr, ror #1
    3960:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    3964:	ldrbtmi	r4, [fp], #-2944	; 0xfffff480
    3968:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    396c:			; <UNDEFINED> instruction: 0xf7ff6818
    3970:			; <UNDEFINED> instruction: 0xf003e82c
    3974:			; <UNDEFINED> instruction: 0xf004ffef
    3978:	strtmi	pc, [r0], -r7, lsl #22
    397c:			; <UNDEFINED> instruction: 0xf940f005
    3980:	blmi	ad6370 <__assert_fail@plt+0xad357c>
    3984:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3988:	blls	7dd9f8 <__assert_fail@plt+0x7dac04>
    398c:			; <UNDEFINED> instruction: 0xf040405a
    3990:	stmdals	r2, {r0, r1, r8, sl, pc}
    3994:	ldc	0, cr11, [sp], #132	; 0x84
    3998:	pop	{r1, r8, r9, fp, pc}
    399c:			; <UNDEFINED> instruction: 0xf7ff8ff0
    39a0:			; <UNDEFINED> instruction: 0x4604e8dc
    39a4:	svc	0x0076f7fe
    39a8:			; <UNDEFINED> instruction: 0xf47f4284
    39ac:			; <UNDEFINED> instruction: 0xf7ffadab
    39b0:	stmdbmi	pc!, {r0, r2, r4, r7, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    39b4:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
    39b8:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    39bc:	stclcs	6, cr14, [r8, #-460]!	; 0xfffffe34
    39c0:	cmphi	r5, #0	; <UNPREDICTABLE>
    39c4:			; <UNDEFINED> instruction: 0x1c6a4b6b
    39c8:	bl	d4bbc <__assert_fail@plt+0xd1dc8>
    39cc:	subsvs	r0, sl, r5, lsl #11
    39d0:	svcvc	0x004360ac
    39d4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    39d8:	strt	r7, [r4], -r3, asr #14
    39dc:	stmdbls	r3, {r1, r2, r5, r6, r9, fp, lr}
    39e0:	strbt	r5, [r3], r9, lsl #17
    39e4:			; <UNDEFINED> instruction: 0x1c6a4b65
    39e8:	bl	d4bdc <__assert_fail@plt+0xd1de8>
    39ec:	subsvs	r0, sl, r5, lsl #11
    39f0:	svcvc	0x000360ac
    39f4:	orreq	pc, r0, #67	; 0x43
    39f8:	ldrbt	r7, [ip], r3, lsl #14
    39fc:	andcs	r4, r5, #96, 18	; 0x180000
    3a00:	ldrbtmi	r4, [r9], #-2847	; 0xfffff4e1
    3a04:	andcs	r9, r0, r3, lsl #26
    3a08:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3a0c:	mrc	7, 7, APSR_nzcv, cr0, cr14, {7}
    3a10:	tstcs	r1, r7, lsr #22
    3a14:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3a18:	strtmi	r4, [r0], -r2, lsl #12
    3a1c:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a20:			; <UNDEFINED> instruction: 0xf7ff2001
    3a24:	svclt	0x0000e81c
    3a28:	ldrdeq	pc, [r1], -r6
    3a2c:	andeq	sp, r0, lr, asr #6
    3a30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3a34:	andeq	sp, r0, r0, ror #16
    3a38:	andeq	sp, r0, r0, lsl #6
    3a3c:	strdeq	r1, [r0], -r5
    3a40:	andeq	r0, r2, sl, lsl #3
    3a44:	andeq	sp, r0, r0, lsl #6
    3a48:	andeq	pc, r1, r0, ror #28
    3a4c:	andeq	sp, r0, sl, lsr #5
    3a50:	andeq	r0, r2, r2, asr #2
    3a54:	andeq	r0, r2, sl, lsr r1
    3a58:	andeq	r0, r2, r6, lsr #2
    3a5c:	andeq	pc, r1, r4, lsl #9
    3a60:	andeq	sp, r0, lr, ror #20
    3a64:	andeq	r0, r2, ip, lsl #2
    3a68:	andeq	r0, r2, r8, lsl #2
    3a6c:	ldrdeq	lr, [r0], -r0
    3a70:	andeq	r0, r0, r0, lsl #6
    3a74:	andeq	r0, r2, r2
    3a78:	andeq	pc, r1, r0, ror #31
    3a7c:	andeq	sp, r0, r6, lsr #4
    3a80:	ldrdeq	r0, [r0], -ip
    3a84:	andeq	pc, r1, r0, asr pc	; <UNPREDICTABLE>
    3a88:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
    3a8c:	andeq	pc, r1, r4, lsr #30
    3a90:	andeq	pc, r1, r2, lsl #30
    3a94:	andeq	pc, r1, lr, asr #29
    3a98:			; <UNDEFINED> instruction: 0x0001feba
    3a9c:	ldrdeq	ip, [r0], -r8
    3aa0:	andeq	pc, r1, r4, ror #27
    3aa4:	ldrdeq	pc, [r1], -r0
    3aa8:			; <UNDEFINED> instruction: 0x0001fdbc
    3aac:	andeq	sp, r0, r0, ror #13
    3ab0:	strdeq	r0, [r0], -r8
    3ab4:	ldrdeq	sp, [r0], -sl
    3ab8:	andeq	pc, r1, r2, ror #26
    3abc:	andeq	pc, r1, sl, asr #26
    3ac0:	andeq	pc, r1, sl, lsl #26
    3ac4:	strdeq	pc, [r1], -r0
    3ac8:	ldrdeq	pc, [r1], -lr
    3acc:	ldrdeq	pc, [r1], -r4
    3ad0:	andeq	pc, r1, r0, asr #25
    3ad4:	andeq	ip, r0, sl, lsl #28
    3ad8:	andeq	pc, r1, r0, lsl #24
    3adc:	andeq	ip, r0, r6, asr lr
    3ae0:	andeq	ip, r0, r2, asr #26
    3ae4:	andeq	lr, r1, r4, ror #29
    3ae8:	andeq	sp, r0, r0, lsr #13
    3aec:			; <UNDEFINED> instruction: 0x0000ccb0
    3af0:	andeq	pc, r1, r0, lsl #22
    3af4:	andeq	ip, r0, ip, ror #7
    3af8:	andeq	ip, r0, r2, ror #24
    3afc:	andeq	sp, r0, r6, lsr r4
    3b00:	andeq	pc, r1, r6, lsr #21
    3b04:	andeq	pc, r1, r0, ror sl	; <UNPREDICTABLE>
    3b08:	strdeq	r1, [r0], -r9
    3b0c:	andeq	pc, r1, r6, asr sl	; <UNPREDICTABLE>
    3b10:	andeq	pc, r1, ip, lsl #20
    3b14:	strdeq	pc, [r1], -ip
    3b18:	ldrdeq	pc, [r1], -ip
    3b1c:	andeq	pc, r1, r2, ror #18
    3b20:			; <UNDEFINED> instruction: 0x0001ecb4
    3b24:	muleq	r1, lr, ip
    3b28:	andeq	pc, r1, r0, lsl r9	; <UNPREDICTABLE>
    3b2c:	andeq	pc, r1, sl, lsl #17
    3b30:	andeq	r0, r0, fp, ror #29
    3b34:	andeq	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    3b38:	andeq	pc, r1, r8, asr #16
    3b3c:	andeq	pc, r1, r6, lsr r8	; <UNPREDICTABLE>
    3b40:	andeq	pc, r1, ip, lsl #16
    3b44:	ldrdeq	r0, [r0], -r4
    3b48:	andeq	pc, r1, r8, ror r7	; <UNPREDICTABLE>
    3b4c:	andeq	pc, r1, r4, ror #14
    3b50:	andeq	pc, r1, r8, lsr r7	; <UNPREDICTABLE>
    3b54:	andeq	pc, r1, r6, lsr #14
    3b58:	andeq	pc, r1, r6, lsl r7	; <UNPREDICTABLE>
    3b5c:	andeq	sp, r0, r6, ror #1
    3b60:	strdeq	pc, [r1], -r2
    3b64:	ldrdeq	pc, [r1], -r4
    3b68:	andeq	pc, r1, r6, lsr #13
    3b6c:	andeq	pc, r1, r4, ror r3	; <UNPREDICTABLE>
    3b70:	andeq	sp, r0, sl, lsr #32
    3b74:	andeq	pc, r1, r4, asr #12
    3b78:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3b7c:	andeq	pc, r1, r4, lsr #12
    3b80:	muleq	r0, r2, r8
    3b84:	andcs	r9, r5, #3, 30
    3b88:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3b8c:			; <UNDEFINED> instruction: 0xf8df2000
    3b90:			; <UNDEFINED> instruction: 0x46051850
    3b94:	stmdami	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3b98:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    3b9c:	ldmdavs	lr, {r2, r3, r4, r5, r6, sl, lr}
    3ba0:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3ba4:			; <UNDEFINED> instruction: 0xf7ff4631
    3ba8:			; <UNDEFINED> instruction: 0xf8dfe8e4
    3bac:	andcs	r1, r5, #60, 16	; 0x3c0000
    3bb0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3bb4:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    3bb8:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3bbc:	ldmpl	fp!, {r0, r8, sp}^
    3bc0:	stmdavc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3bc4:	ldrbtmi	r6, [pc], #-2075	; 3bcc <__assert_fail@plt+0xdd8>
    3bc8:	ldrtmi	r4, [r0], -r2, lsl #12
    3bcc:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bd0:	andcs	r4, sl, r1, lsr r6
    3bd4:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bd8:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3bdc:	strtmi	r2, [r8], -r5, lsl #4
    3be0:			; <UNDEFINED> instruction: 0xf7fe4479
    3be4:	ldrtmi	lr, [r1], -r6, lsl #28
    3be8:	stmia	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bec:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3bf0:	strtmi	r2, [r8], -r5, lsl #4
    3bf4:			; <UNDEFINED> instruction: 0xf7fe4479
    3bf8:			; <UNDEFINED> instruction: 0x4631edfc
    3bfc:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c00:	ubfxne	pc, pc, #17, #25
    3c04:	strtmi	r2, [r8], -r5, lsl #4
    3c08:			; <UNDEFINED> instruction: 0xf7fe4479
    3c0c:			; <UNDEFINED> instruction: 0x4631edf2
    3c10:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c14:	ubfxne	pc, pc, #17, #9
    3c18:	strtmi	r2, [r8], -r5, lsl #4
    3c1c:			; <UNDEFINED> instruction: 0xf7fe4479
    3c20:	ldrtmi	lr, [r1], -r8, ror #27
    3c24:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c28:			; <UNDEFINED> instruction: 0x17d8f8df
    3c2c:	strtmi	r2, [r8], -r5, lsl #4
    3c30:			; <UNDEFINED> instruction: 0xf7fe4479
    3c34:			; <UNDEFINED> instruction: 0x4631edde
    3c38:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c3c:			; <UNDEFINED> instruction: 0x17c8f8df
    3c40:	strtmi	r2, [r8], -r5, lsl #4
    3c44:			; <UNDEFINED> instruction: 0xf7fe4479
    3c48:			; <UNDEFINED> instruction: 0x4631edd4
    3c4c:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c50:	sbfxne	pc, pc, #17, #25
    3c54:	strtmi	r2, [r8], -r5, lsl #4
    3c58:			; <UNDEFINED> instruction: 0xf7fe4479
    3c5c:	ldrtmi	lr, [r1], -sl, asr #27
    3c60:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c64:	sbfxne	pc, pc, #17, #9
    3c68:	strtmi	r2, [r8], -r5, lsl #4
    3c6c:			; <UNDEFINED> instruction: 0xf7fe4479
    3c70:	ldrtmi	lr, [r1], -r0, asr #27
    3c74:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c78:			; <UNDEFINED> instruction: 0x1798f8df
    3c7c:	strtmi	r2, [r8], -r5, lsl #4
    3c80:			; <UNDEFINED> instruction: 0xf7fe4479
    3c84:			; <UNDEFINED> instruction: 0x4631edb6
    3c88:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c8c:			; <UNDEFINED> instruction: 0x1788f8df
    3c90:	strtmi	r2, [r8], -r5, lsl #4
    3c94:			; <UNDEFINED> instruction: 0xf7fe4479
    3c98:	ldrtmi	lr, [r1], -ip, lsr #27
    3c9c:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ca0:			; <UNDEFINED> instruction: 0x1778f8df
    3ca4:	strtmi	r2, [r8], -r5, lsl #4
    3ca8:			; <UNDEFINED> instruction: 0xf7fe4479
    3cac:	ldrtmi	lr, [r1], -r2, lsr #27
    3cb0:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cb4:			; <UNDEFINED> instruction: 0x1768f8df
    3cb8:	strtmi	r2, [r8], -r5, lsl #4
    3cbc:			; <UNDEFINED> instruction: 0xf7fe4479
    3cc0:			; <UNDEFINED> instruction: 0x4631ed98
    3cc4:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cc8:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
    3ccc:	strtmi	r2, [r8], -r5, lsl #4
    3cd0:			; <UNDEFINED> instruction: 0xf7fe4479
    3cd4:	ldrtmi	lr, [r1], -lr, lsl #27
    3cd8:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cdc:			; <UNDEFINED> instruction: 0x1748f8df
    3ce0:	strtmi	r2, [r8], -r5, lsl #4
    3ce4:			; <UNDEFINED> instruction: 0xf7fe4479
    3ce8:	ldrtmi	lr, [r1], -r4, lsl #27
    3cec:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cf0:			; <UNDEFINED> instruction: 0x1738f8df
    3cf4:	strtmi	r2, [r8], -r5, lsl #4
    3cf8:			; <UNDEFINED> instruction: 0xf7fe4479
    3cfc:			; <UNDEFINED> instruction: 0x4631ed7a
    3d00:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d04:			; <UNDEFINED> instruction: 0x1728f8df
    3d08:	strtmi	r2, [r8], -r5, lsl #4
    3d0c:			; <UNDEFINED> instruction: 0xf7fe4479
    3d10:			; <UNDEFINED> instruction: 0x4631ed70
    3d14:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d18:			; <UNDEFINED> instruction: 0x1718f8df
    3d1c:	strtmi	r2, [r8], -r5, lsl #4
    3d20:			; <UNDEFINED> instruction: 0xf7fe4479
    3d24:	ldrtmi	lr, [r1], -r6, ror #26
    3d28:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d2c:			; <UNDEFINED> instruction: 0x1708f8df
    3d30:	strtmi	r2, [r8], -r5, lsl #4
    3d34:			; <UNDEFINED> instruction: 0xf7fe4479
    3d38:			; <UNDEFINED> instruction: 0x4631ed5c
    3d3c:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d40:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    3d44:	strtmi	r2, [r8], -r5, lsl #4
    3d48:			; <UNDEFINED> instruction: 0xf7fe4479
    3d4c:			; <UNDEFINED> instruction: 0x4631ed52
    3d50:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d54:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    3d58:	strtmi	r2, [r8], -r5, lsl #4
    3d5c:			; <UNDEFINED> instruction: 0xf7fe4479
    3d60:	ldrtmi	lr, [r1], -r8, asr #26
    3d64:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d68:			; <UNDEFINED> instruction: 0x16d8f8df
    3d6c:	strtmi	r2, [r8], -r5, lsl #4
    3d70:			; <UNDEFINED> instruction: 0xf7fe4479
    3d74:			; <UNDEFINED> instruction: 0x4631ed3e
    3d78:	svc	0x00faf7fe
    3d7c:			; <UNDEFINED> instruction: 0x16c8f8df
    3d80:	strtmi	r2, [r8], -r5, lsl #4
    3d84:			; <UNDEFINED> instruction: 0xf7fe4479
    3d88:			; <UNDEFINED> instruction: 0x4631ed34
    3d8c:	svc	0x00f0f7fe
    3d90:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    3d94:	strtmi	r2, [r8], -r5, lsl #4
    3d98:			; <UNDEFINED> instruction: 0xf7fe4479
    3d9c:	ldrtmi	lr, [r1], -sl, lsr #26
    3da0:	svc	0x00e6f7fe
    3da4:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    3da8:	strtmi	r2, [r8], -r5, lsl #4
    3dac:			; <UNDEFINED> instruction: 0xf7fe4479
    3db0:	ldrtmi	lr, [r1], -r0, lsr #26
    3db4:	svc	0x00dcf7fe
    3db8:			; <UNDEFINED> instruction: 0x1698f8df
    3dbc:	strtmi	r2, [r8], -r5, lsl #4
    3dc0:			; <UNDEFINED> instruction: 0xf7fe4479
    3dc4:			; <UNDEFINED> instruction: 0x4631ed16
    3dc8:	svc	0x00d2f7fe
    3dcc:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    3dd0:	strtmi	r2, [r8], -r5, lsl #4
    3dd4:			; <UNDEFINED> instruction: 0xf7fe4479
    3dd8:	ldrtmi	lr, [r1], -ip, lsl #26
    3ddc:	svc	0x00c8f7fe
    3de0:			; <UNDEFINED> instruction: 0x1678f8df
    3de4:	strtmi	r2, [r8], -r5, lsl #4
    3de8:			; <UNDEFINED> instruction: 0xf7fe4479
    3dec:	ldrtmi	lr, [r1], -r2, lsl #26
    3df0:	svc	0x00bef7fe
    3df4:			; <UNDEFINED> instruction: 0x1668f8df
    3df8:	strtmi	r2, [r8], -r5, lsl #4
    3dfc:			; <UNDEFINED> instruction: 0xf7fe4479
    3e00:			; <UNDEFINED> instruction: 0x4631ecf8
    3e04:	svc	0x00b4f7fe
    3e08:	andcs	r4, sl, r1, lsr r6
    3e0c:	svc	0x005cf7fe
    3e10:			; <UNDEFINED> instruction: 0x1650f8df
    3e14:	strtmi	r2, [r8], -r5, lsl #4
    3e18:			; <UNDEFINED> instruction: 0xf7fe4479
    3e1c:			; <UNDEFINED> instruction: 0xf8dfecea
    3e20:	andcs	r1, r5, #72, 12	; 0x4800000
    3e24:			; <UNDEFINED> instruction: 0x46034479
    3e28:	movwls	r4, #9768	; 0x2628
    3e2c:	stcl	7, cr15, [r0], #1016	; 0x3f8
    3e30:			; <UNDEFINED> instruction: 0x1638f8df
    3e34:			; <UNDEFINED> instruction: 0x2638f8df
    3e38:	tstls	r0, r9, ror r4
    3e3c:			; <UNDEFINED> instruction: 0x1634f8df
    3e40:	blls	95030 <__assert_fail@plt+0x9223c>
    3e44:	andls	r4, r1, r9, ror r4
    3e48:			; <UNDEFINED> instruction: 0xf7fe2001
    3e4c:			; <UNDEFINED> instruction: 0xf8dfeec0
    3e50:	andcs	r1, r5, #40, 12	; 0x2800000
    3e54:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3e58:	stcl	7, cr15, [sl], {254}	; 0xfe
    3e5c:	strmi	r2, [r2], -r1, lsl #2
    3e60:			; <UNDEFINED> instruction: 0xf7fe4630
    3e64:	stmdavs	r3!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    3e68:	stmdbvs	r1!, {r0, r2, r9, sp}^
    3e6c:	strcc	r2, [r1, #-0]
    3e70:	movwls	r3, #9248	; 0x2420
    3e74:	ldc	7, cr15, [ip], #1016	; 0x3f8
    3e78:	ldrtmi	r9, [sl], -r2, lsl #22
    3e7c:	andls	r2, r0, r1, lsl #2
    3e80:			; <UNDEFINED> instruction: 0xf7fe4630
    3e84:	ldccs	14, cr14, [r4, #-824]!	; 0xfffffcc8
    3e88:			; <UNDEFINED> instruction: 0xf8dfd1ed
    3e8c:	andcs	r1, r5, #240, 10	; 0x3c000000
    3e90:	ldrbtmi	r2, [r9], #-0
    3e94:	stc	7, cr15, [ip], #1016	; 0x3f8
    3e98:	strbcs	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3e9c:			; <UNDEFINED> instruction: 0x4601447a
    3ea0:			; <UNDEFINED> instruction: 0xf7fe2001
    3ea4:	mulcs	r0, r4, lr
    3ea8:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    3eac:	movwls	r2, #8961	; 0x2301
    3eb0:	movtcs	lr, #1382	; 0x566
    3eb4:	strbt	r9, [sl], #770	; 0x302
    3eb8:	msreq	CPSR_c, #160, 2	; 0x28
    3ebc:			; <UNDEFINED> instruction: 0xf63f2b5d
    3ec0:			; <UNDEFINED> instruction: 0xf8dfab0f
    3ec4:	strmi	r2, [r3], -r0, asr #11
    3ec8:			; <UNDEFINED> instruction: 0xf8d82101
    3ecc:	ldrbtmi	r0, [sl], #-0
    3ed0:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3ed4:	bllt	141ed8 <__assert_fail@plt+0x13f0e4>
    3ed8:	ldrtmi	r2, [r0], -r0, lsl #2
    3edc:			; <UNDEFINED> instruction: 0xf0049109
    3ee0:	and	pc, r3, r7, lsr #20
    3ee4:	strtmi	r9, [sl], -r9, lsl #16
    3ee8:			; <UNDEFINED> instruction: 0xffd4f002
    3eec:			; <UNDEFINED> instruction: 0x463a4631
    3ef0:			; <UNDEFINED> instruction: 0xf0044620
    3ef4:			; <UNDEFINED> instruction: 0x4601fcd3
    3ef8:	rscsle	r2, r3, r0, lsl #16
    3efc:			; <UNDEFINED> instruction: 0xf0044620
    3f00:	strb	pc, [lr], #3787	; 0xecb	; <UNPREDICTABLE>
    3f04:			; <UNDEFINED> instruction: 0xf7fe6818
    3f08:	ldrbt	lr, [r3], #3910	; 0xf46
    3f0c:	ldrbvs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3f10:			; <UNDEFINED> instruction: 0xf8d6447e
    3f14:	svcvc	0x001b39b0
    3f18:	streq	pc, [r4, #-19]	; 0xffffffed
    3f1c:	adchi	pc, lr, r0
    3f20:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3f24:			; <UNDEFINED> instruction: 0xf0074478
    3f28:			; <UNDEFINED> instruction: 0xf8d6fda5
    3f2c:	svcvc	0x001a39b0
    3f30:	andls	r0, r5, r7, asr r7
    3f34:	andshi	pc, r2, #64, 2
    3f38:	bcs	2a754 <__assert_fail@plt+0x27960>
    3f3c:	andhi	pc, r5, #0
    3f40:			; <UNDEFINED> instruction: 0xf0076959
    3f44:	stmdals	r5, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    3f48:			; <UNDEFINED> instruction: 0xf0082100
    3f4c:	andls	pc, r4, pc, lsr r9	; <UNPREDICTABLE>
    3f50:			; <UNDEFINED> instruction: 0xf0002800
    3f54:	ldmdavs	r3!, {r0, r3, r4, r6, r7, r8, pc}
    3f58:			; <UNDEFINED> instruction: 0xf100071d
    3f5c:			; <UNDEFINED> instruction: 0xf8df81bc
    3f60:	cfmv64hrge	mvdx10, r8
    3f64:	strls	pc, [ip, #-2271]!	; 0xfffff721
    3f68:	ldrbtmi	sl, [r8], #3849	; 0xf09
    3f6c:	stmdals	r4, {r0, r3, r4, r5, r6, r7, sl, lr}
    3f70:	mrc	7, 5, APSR_nzcv, cr12, cr14, {7}
    3f74:			; <UNDEFINED> instruction: 0xf0002800
    3f78:			; <UNDEFINED> instruction: 0xf1008144
    3f7c:			; <UNDEFINED> instruction: 0x46410513
    3f80:			; <UNDEFINED> instruction: 0xf7fe4628
    3f84:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
    3f88:			; <UNDEFINED> instruction: 0x4649d0f1
    3f8c:			; <UNDEFINED> instruction: 0xf7fe4628
    3f90:	stmdacs	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
    3f94:			; <UNDEFINED> instruction: 0xf8dfd0eb
    3f98:	ldrbtmi	r3, [fp], #-1280	; 0xfffffb00
    3f9c:			; <UNDEFINED> instruction: 0x0719681b
    3fa0:			; <UNDEFINED> instruction: 0xf8dfd442
    3fa4:			; <UNDEFINED> instruction: 0x463314f8
    3fa8:			; <UNDEFINED> instruction: 0x4628463a
    3fac:			; <UNDEFINED> instruction: 0xf7fe4479
    3fb0:	stmdacs	r2, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    3fb4:	ldmib	sp, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}^
    3fb8:	ldrbmi	fp, [r8], -r9, lsl #20
    3fbc:	stc2	0, cr15, [r0]
    3fc0:	bicsle	r2, r4, r0, lsl #16
    3fc4:			; <UNDEFINED> instruction: 0xf0009809
    3fc8:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3fcc:			; <UNDEFINED> instruction: 0xf8dfd0cf
    3fd0:			; <UNDEFINED> instruction: 0x462a14d0
    3fd4:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    3fd8:			; <UNDEFINED> instruction: 0xf858f009
    3fdc:	bicle	r2, r6, r0, lsl #16
    3fe0:			; <UNDEFINED> instruction: 0xf6cf2300
    3fe4:	b	e0fac <__assert_fail@plt+0xde1b8>
    3fe8:	blx	17d0818 <__assert_fail@plt+0x17cda24>
    3fec:	tstmi	sl, #671088642	; 0x28000002	; <UNPREDICTABLE>
    3ff0:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    3ff4:	cmnvs	pc, #721420288	; 0x2b000000	; <UNPREDICTABLE>
    3ff8:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    3ffc:	tstcs	fp, r1, lsl #20
    4000:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    4004:	b	10d4c34 <__assert_fail@plt+0x10d1e40>
    4008:	andls	r5, r7, #1744830464	; 0x68000000
    400c:			; <UNDEFINED> instruction: 0x46104619
    4010:			; <UNDEFINED> instruction: 0xf00a9306
    4014:			; <UNDEFINED> instruction: 0x4601fcf3
    4018:			; <UNDEFINED> instruction: 0xd1a82800
    401c:	andcc	lr, r6, #3620864	; 0x374000
    4020:			; <UNDEFINED> instruction: 0xf0014620
    4024:	str	pc, [r2, r7, lsl #29]!
    4028:			; <UNDEFINED> instruction: 0xf8df9a03
    402c:	ldmpl	r3, {r3, r4, r5, r6, sl, ip, sp}^
    4030:	ldrdge	pc, [r0], -r3
    4034:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    4038:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    403c:	strbtgt	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4040:	strbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4044:	ldrbtmi	r4, [ip], #1145	; 0x479
    4048:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    404c:			; <UNDEFINED> instruction: 0xf8cd2101
    4050:	strmi	ip, [r3], -r0
    4054:			; <UNDEFINED> instruction: 0xf7fe4650
    4058:			; <UNDEFINED> instruction: 0xf8dfede4
    405c:			; <UNDEFINED> instruction: 0x46290458
    4060:			; <UNDEFINED> instruction: 0xf0004478
    4064:	ldr	pc, [ip, r1, asr #23]
    4068:			; <UNDEFINED> instruction: 0xf47f2d68
    406c:			; <UNDEFINED> instruction: 0xf000acbb
    4070:	msrcs	CPSR_, #42240	; 0xa500
    4074:	svcge	0x0009ae0a
    4078:	str	r9, [sl], #-770	; 0xfffffcfe
    407c:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4080:			; <UNDEFINED> instruction: 0xf0074478
    4084:			; <UNDEFINED> instruction: 0x4682fcf7
    4088:			; <UNDEFINED> instruction: 0xf0002800
    408c:			; <UNDEFINED> instruction: 0xf8d68173
    4090:	ldmdbvs	r9, {r4, r5, r7, r8, fp, ip, sp}^
    4094:	blx	ffac00b8 <__assert_fail@plt+0xffabd2c4>
    4098:	ldrbmi	r4, [r0], -r9, lsr #12
    409c:			; <UNDEFINED> instruction: 0xf896f008
    40a0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    40a4:	addhi	pc, r9, r0
    40a8:			; <UNDEFINED> instruction: 0x07196833
    40ac:	rscshi	pc, fp, r0, lsl #2
    40b0:	strhi	pc, [r8], #-2271	; 0xfffff721
    40b4:	strls	pc, [r8], #-2271	; 0xfffff721
    40b8:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    40bc:			; <UNDEFINED> instruction: 0xf7fe4638
    40c0:	stmdacs	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    40c4:			; <UNDEFINED> instruction: 0xf100d076
    40c8:			; <UNDEFINED> instruction: 0x46410513
    40cc:			; <UNDEFINED> instruction: 0xf7fe4628
    40d0:	stmdacs	r0, {r3, r5, r7, r9, fp, sp, lr, pc}
    40d4:			; <UNDEFINED> instruction: 0x4649d0f2
    40d8:			; <UNDEFINED> instruction: 0xf7fe4628
    40dc:	stmdacs	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
    40e0:	blmi	ffe38498 <__assert_fail@plt+0xffe356a4>
    40e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    40e8:	strtle	r0, [sp], #-1818	; 0xfffff8e6
    40ec:	tstcs	r0, sl, lsr #12
    40f0:			; <UNDEFINED> instruction: 0xf0004620
    40f4:			; <UNDEFINED> instruction: 0x4606ff73
    40f8:	sbcsle	r2, pc, r0, lsl #16
    40fc:			; <UNDEFINED> instruction: 0x011cf8d0
    4100:	ldc2l	0, cr15, [lr]
    4104:			; <UNDEFINED> instruction: 0xf8d6b9b0
    4108:			; <UNDEFINED> instruction: 0xf000011c
    410c:	orrlt	pc, r8, r5, asr sp	; <UNPREDICTABLE>
    4110:			; <UNDEFINED> instruction: 0x3118f8d6
    4114:			; <UNDEFINED> instruction: 0xf0002b00
    4118:	blmi	ffae4388 <__assert_fail@plt+0xffae1594>
    411c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4120:			; <UNDEFINED> instruction: 0xf100071b
    4124:			; <UNDEFINED> instruction: 0xf8d680a4
    4128:	stmdacs	r0, {r3, r5, r7}
    412c:			; <UNDEFINED> instruction: 0xf007d0c6
    4130:	strb	pc, [r3, r1, lsl #24]	; <UNPREDICTABLE>
    4134:	ldrbtmi	r4, [fp], #-3045	; 0xfffff41b
    4138:			; <UNDEFINED> instruction: 0x071a681b
    413c:			; <UNDEFINED> instruction: 0x4631d41e
    4140:			; <UNDEFINED> instruction: 0xf0044620
    4144:	ldr	pc, [r9, r1, lsl #26]!
    4148:	blmi	ff5aa95c <__assert_fail@plt+0xff5a7b68>
    414c:	ldmpl	r3, {r5, r6, r7, r9, sl, fp, lr}^
    4150:			; <UNDEFINED> instruction: 0xf8d3447e
    4154:			; <UNDEFINED> instruction: 0xf7feb000
    4158:	ldmibmi	lr, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    415c:	ldrbtmi	r4, [r9], #-2782	; 0xfffff522
    4160:	tstls	r1, r0, lsl #12
    4164:	tstcs	r1, sl, ror r4
    4168:	ldrbmi	r4, [r8], -r3, lsl #12
    416c:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    4170:			; <UNDEFINED> instruction: 0x462948da
    4174:			; <UNDEFINED> instruction: 0xf0004478
    4178:			; <UNDEFINED> instruction: 0xe7b7fb37
    417c:	blmi	ff26a990 <__assert_fail@plt+0xff267b9c>
    4180:			; <UNDEFINED> instruction: 0xf8d358d3
    4184:			; <UNDEFINED> instruction: 0xf7feb000
    4188:	ldmibmi	r5, {r2, r5, r6, sl, fp, sp, lr, pc}^
    418c:	cmpgt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    4190:	ldrbtmi	r4, [r9], #-2773	; 0xfffff52b
    4194:	strdls	r4, [r1, -ip]
    4198:	tstcs	r1, sl, ror r4
    419c:	andgt	pc, r0, sp, asr #17
    41a0:	ldrbmi	r4, [r8], -r3, lsl #12
    41a4:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    41a8:			; <UNDEFINED> instruction: 0x462948d0
    41ac:			; <UNDEFINED> instruction: 0xf0004478
    41b0:	bfi	pc, fp, (invalid: 22:4)	; <UNPREDICTABLE>
    41b4:			; <UNDEFINED> instruction: 0xf7fe4638
    41b8:	ldrbmi	lr, [r0], -r0, lsl #28
    41bc:	stc2	0, cr15, [r8], {7}
    41c0:	ldrbtmi	r4, [fp], #-3019	; 0xfffff435
    41c4:			; <UNDEFINED> instruction: 0x071d681b
    41c8:	blge	18817cc <__assert_fail@plt+0x187e9d8>
    41cc:	vmlage.f32	s18, s20, s6
    41d0:	svcge	0x00094bb4
    41d4:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    41d8:	ldc	7, cr15, [sl], #-1016	; 0xfffffc08
    41dc:	stmibmi	r6, {r0, r2, r6, r7, r9, fp, lr}^
    41e0:	andls	r4, r0, #2046820352	; 0x7a000000
    41e4:	ldrbtmi	r4, [r9], #-2757	; 0xfffff53b
    41e8:	tstcs	r1, r1, lsl #2
    41ec:			; <UNDEFINED> instruction: 0x4603447a
    41f0:			; <UNDEFINED> instruction: 0xf7fe4628
    41f4:	stmiami	r2, {r1, r2, r4, r8, sl, fp, sp, lr, pc}^
    41f8:			; <UNDEFINED> instruction: 0xf0004478
    41fc:			; <UNDEFINED> instruction: 0xf7fffaf5
    4200:	stmdals	r4, {r3, r6, r8, r9, fp, ip, sp, pc}
    4204:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    4208:			; <UNDEFINED> instruction: 0xf0079805
    420c:	blmi	fef83198 <__assert_fail@plt+0xfef803a4>
    4210:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4214:			; <UNDEFINED> instruction: 0xf57f0718
    4218:	bls	eef10 <__assert_fail@plt+0xec11c>
    421c:			; <UNDEFINED> instruction: 0x4dba4ba1
    4220:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    4224:	ldrdhi	pc, [r0], -r3
    4228:	ldc	7, cr15, [r2], {254}	; 0xfe
    422c:	bmi	fee16910 <__assert_fail@plt+0xfee13b1c>
    4230:	strls	r4, [r0, #-1145]	; 0xfffffb87
    4234:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4238:	strmi	r2, [r3], -r1, lsl #2
    423c:			; <UNDEFINED> instruction: 0xf7fe4640
    4240:	ldmmi	r4!, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
    4244:			; <UNDEFINED> instruction: 0xf0004478
    4248:			; <UNDEFINED> instruction: 0xf7fffacf
    424c:	ldrtmi	fp, [r1], -r2, lsr #22
    4250:			; <UNDEFINED> instruction: 0xf0044620
    4254:	andcs	pc, r1, #252928	; 0x3dc00
    4258:			; <UNDEFINED> instruction: 0x46204631
    425c:	stc2l	0, cr15, [sl, #-4]
    4260:	movwcs	lr, #5985	; 0x1761
    4264:	svcge	0x0009ae0a
    4268:			; <UNDEFINED> instruction: 0xf7ff9302
    426c:	bls	f2ebc <__assert_fail@plt+0xf00c8>
    4270:	ldmpl	r3, {r2, r3, r7, r8, r9, fp, lr}^
    4274:	ldrdlt	pc, [r0], -r3
    4278:	bl	ffac2278 <__assert_fail@plt+0xffabf484>
    427c:			; <UNDEFINED> instruction: 0xf8df49a6
    4280:	bmi	fe9f4cf8 <__assert_fail@plt+0xfe9f1f04>
    4284:	ldrbtmi	r4, [ip], #1145	; 0x479
    4288:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    428c:			; <UNDEFINED> instruction: 0xf8cd2101
    4290:	strmi	ip, [r3], -r0
    4294:			; <UNDEFINED> instruction: 0xf7fe4658
    4298:	stmiami	r2!, {r2, r6, r7, sl, fp, sp, lr, pc}
    429c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    42a0:	blx	fe8c02a8 <__assert_fail@plt+0xfe8bd4b4>
    42a4:	bls	fdfa8 <__assert_fail@plt+0xfb1b4>
    42a8:	vldrmi	d4, [pc, #504]	; 44a8 <__assert_fail@plt+0x16b4>
    42ac:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    42b0:			; <UNDEFINED> instruction: 0xf7fe681e
    42b4:	ldmibmi	sp, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    42b8:	ldrbtmi	r4, [r9], #-2717	; 0xfffff563
    42bc:	tstls	r1, r0, lsl #10
    42c0:	tstcs	r1, sl, ror r4
    42c4:	ldrtmi	r4, [r0], -r3, lsl #12
    42c8:	stc	7, cr15, [sl], #1016	; 0x3f8
    42cc:	ldrbtmi	r4, [r8], #-2201	; 0xfffff767
    42d0:	blx	fe2c02d8 <__assert_fail@plt+0xfe2bd4e4>
    42d4:	bls	fde8c <__assert_fail@plt+0xfb098>
    42d8:	vldrmi	d4, [r7, #456]	; 0x1c8
    42dc:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    42e0:	movwls	r6, #26651	; 0x681b
    42e4:	bl	fed422e4 <__assert_fail@plt+0xfed3f4f0>
    42e8:	bmi	fe556940 <__assert_fail@plt+0xfe553b4c>
    42ec:	strls	r4, [r0, #-1145]	; 0xfffffb87
    42f0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    42f4:	strmi	r2, [r3], -r1, lsl #2
    42f8:			; <UNDEFINED> instruction: 0xf7fe9806
    42fc:	ldmmi	r1, {r1, r4, r7, sl, fp, sp, lr, pc}
    4300:			; <UNDEFINED> instruction: 0xf0004478
    4304:			; <UNDEFINED> instruction: 0xe62afa71
    4308:	svcge	0x0009ae0a
    430c:	stmibmi	lr, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    4310:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4314:			; <UNDEFINED> instruction: 0xf7fe2000
    4318:	strtmi	lr, [r2], -ip, ror #20
    431c:	andcs	r4, r1, r1, lsl #12
    4320:	ldc	7, cr15, [r4], #1016	; 0x3f8
    4324:	andcs	r4, r5, #2244608	; 0x224000
    4328:			; <UNDEFINED> instruction: 0xe7f34479
    432c:	andcs	r4, r5, #136, 18	; 0x220000
    4330:	andcs	r4, r0, r9, ror r4
    4334:	b	1742334 <__assert_fail@plt+0x173f540>
    4338:	strmi	r9, [r1], -r6, lsl #20
    433c:			; <UNDEFINED> instruction: 0xf7fe2001
    4340:	stmibmi	r4, {r4, r7, r9, fp, sp, lr, pc}
    4344:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4348:	stmibmi	r3, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    434c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4350:	b	13c2350 <__assert_fail@plt+0x13bf55c>
    4354:	andcs	r4, r1, r1, lsl #12
    4358:	b	fe0c2358 <__assert_fail@plt+0xfe0bf564>
    435c:	vpadd.i8	q10, q0, <illegal reg q15.5>
    4360:	ldmdbmi	pc!, {r0, r2, r3, r4, r6, r7, r9, ip, lr}^	; <UNPREDICTABLE>
    4364:	ldrbtmi	r4, [fp], #-2175	; 0xfffff781
    4368:			; <UNDEFINED> instruction: 0xf5034479
    436c:	ldrbtmi	r7, [r8], #-828	; 0xfffffcc4
    4370:	stcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    4374:	andcs	r4, r5, #124, 18	; 0x1f0000
    4378:			; <UNDEFINED> instruction: 0xf7fe4479
    437c:			; <UNDEFINED> instruction: 0x4601ea3a
    4380:			; <UNDEFINED> instruction: 0xf7fe2001
    4384:	ldmdbmi	r9!, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}^
    4388:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    438c:	b	c4238c <__assert_fail@plt+0xc3f598>
    4390:	andcs	r4, r1, r1, lsl #12
    4394:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    4398:	b	fc2398 <__assert_fail@plt+0xfbf5a4>
    439c:	vpadd.i8	q10, q0, q10
    43a0:	ldmdbmi	r4!, {r1, r2, r3, r6, r7, r9, ip, lr}^
    43a4:	ldrbtmi	r4, [fp], #-2164	; 0xfffff78c
    43a8:			; <UNDEFINED> instruction: 0xf5034479
    43ac:	ldrbtmi	r7, [r8], #-835	; 0xfffffcbd
    43b0:	stc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    43b4:	andcs	r4, r5, #1851392	; 0x1c4000
    43b8:			; <UNDEFINED> instruction: 0xf7fe4479
    43bc:			; <UNDEFINED> instruction: 0x4601ea1a
    43c0:			; <UNDEFINED> instruction: 0xf7fe2001
    43c4:	stmdbmi	lr!, {r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    43c8:	andcs	r2, r0, r5, lsl #4
    43cc:			; <UNDEFINED> instruction: 0xf7fe4479
    43d0:			; <UNDEFINED> instruction: 0x4622ea10
    43d4:	andcs	r4, r1, r1, lsl #12
    43d8:	b	10c23d8 <__assert_fail@plt+0x10bf5e4>
    43dc:	andeq	r0, r0, ip, ror #5
    43e0:	andeq	ip, r0, r2, lsr #14
    43e4:	ldrdeq	lr, [r1], -r8
    43e8:	andeq	ip, r0, r6, lsl r7
    43ec:	strdeq	r0, [r0], -r8
    43f0:	andeq	ip, r0, lr, asr #26
    43f4:	andeq	ip, r0, r8, lsl #14
    43f8:	andeq	ip, r0, ip, lsl r7
    43fc:	andeq	ip, r0, r4, lsl r7
    4400:	andeq	ip, r0, r4, lsr r7
    4404:	andeq	ip, r0, r8, asr r7
    4408:	andeq	ip, r0, ip, lsl #15
    440c:	andeq	ip, r0, r8, lsr #15
    4410:	andeq	ip, r0, r0, asr #15
    4414:	andeq	ip, r0, r4, ror #15
    4418:	andeq	ip, r0, r8, lsl #16
    441c:	andeq	ip, r0, r4, lsr #16
    4420:	andeq	ip, r0, ip, lsr r8
    4424:	andeq	ip, r0, r8, ror r8
    4428:	muleq	r0, ip, r8
    442c:	ldrdeq	ip, [r0], -r4
    4430:	strdeq	ip, [r0], -r8
    4434:	andeq	ip, r0, r8, lsl r9
    4438:	andeq	ip, r0, r4, lsr r9
    443c:	andeq	ip, r0, r4, ror r9
    4440:	muleq	r0, r8, r9
    4444:			; <UNDEFINED> instruction: 0x0000c9b0
    4448:	andeq	ip, r0, r4, asr #19
    444c:	andeq	ip, r0, r4, ror #19
    4450:	andeq	ip, r0, r0, lsl #20
    4454:	andeq	ip, r0, r8, lsl sl
    4458:	andeq	ip, r0, r8, lsr sl
    445c:	andeq	ip, r0, ip, asr #20
    4460:	andeq	ip, r0, r8, ror #20
    4464:	andeq	ip, r0, ip, lsl #21
    4468:	muleq	r0, r4, sl
    446c:			; <UNDEFINED> instruction: 0x0000cab0
    4470:	andeq	ip, r0, r8, lsl #21
    4474:	muleq	r0, r0, sl
    4478:	andeq	ip, r0, r2, lsr #21
    447c:	andeq	ip, r0, lr, lsl #21
    4480:	andeq	ip, r0, r0, lsr #21
    4484:	andeq	ip, r0, r2, lsr #6
    4488:	strdeq	pc, [r1], -ip
    448c:	andeq	ip, r0, r4, ror #20
    4490:	strdeq	fp, [r0], -lr
    4494:	andeq	fp, r0, r0, lsl #24
    4498:	andeq	pc, r1, r2, ror r0	; <UNPREDICTABLE>
    449c:	andeq	ip, r0, r0, ror #21
    44a0:			; <UNDEFINED> instruction: 0x0000cabe
    44a4:	ldrdeq	r0, [r0], -ip
    44a8:	andeq	fp, r0, r0, ror #18
    44ac:			; <UNDEFINED> instruction: 0x0000b8ba
    44b0:	muleq	r0, lr, r8
    44b4:	andeq	ip, r0, r0, lsr #20
    44b8:	andeq	ip, r0, r4, asr #20
    44bc:			; <UNDEFINED> instruction: 0x0000bab0
    44c0:			; <UNDEFINED> instruction: 0x0000bab2
    44c4:	andeq	lr, r1, r8, lsr #30
    44c8:	strdeq	lr, [r1], -r0
    44cc:	ldrdeq	lr, [r1], -r6
    44d0:			; <UNDEFINED> instruction: 0x0000b7b0
    44d4:	andeq	fp, r0, r6, asr #16
    44d8:	andeq	fp, r0, r4, lsl #15
    44dc:	andeq	ip, r0, ip, lsl #18
    44e0:	andeq	fp, r0, r2, lsl r8
    44e4:	andeq	fp, r0, ip, ror #14
    44e8:	andeq	fp, r0, r0, asr r7
    44ec:	andeq	ip, r0, ip, lsr r9
    44f0:	andeq	lr, r1, sl, asr #28
    44f4:	andeq	fp, r0, r0, lsr #14
    44f8:			; <UNDEFINED> instruction: 0x0000b7be
    44fc:	strdeq	fp, [r0], -ip
    4500:	andeq	ip, r0, r0, lsr #18
    4504:	strdeq	lr, [r1], -ip
    4508:	ldrdeq	fp, [r0], -lr
    450c:	andeq	fp, r0, r4, ror r7
    4510:			; <UNDEFINED> instruction: 0x0000b6b2
    4514:	andeq	ip, r0, ip, asr r8
    4518:	andeq	fp, r0, r0, lsr #14
    451c:	andeq	fp, r0, sl, ror r6
    4520:	andeq	fp, r0, lr, asr r6
    4524:	andeq	ip, r0, r2, ror #16
    4528:	andeq	fp, r0, r2, asr r6
    452c:	andeq	fp, r0, sl, ror #13
    4530:	andeq	fp, r0, r8, lsr #12
    4534:	andeq	ip, r0, r2, lsl #16
    4538:	andeq	fp, r0, r2, lsr #12
    453c:			; <UNDEFINED> instruction: 0x0000b6b8
    4540:	strdeq	fp, [r0], -r6
    4544:	andeq	ip, r0, r4, ror #14
    4548:	andeq	fp, r0, r2, lsl #30
    454c:	andeq	fp, r0, ip, lsr #30
    4550:	andeq	fp, r0, r8, asr #29
    4554:			; <UNDEFINED> instruction: 0x0000beb2
    4558:	strdeq	ip, [r0], -r6
    455c:	muleq	r0, sl, lr
    4560:	andeq	fp, r0, r0, ror #9
    4564:	andeq	ip, r0, r6, asr #13
    4568:	andeq	ip, r0, ip, asr #13
    456c:	andeq	ip, r0, r6, lsr r6
    4570:	andeq	ip, r0, sl, asr lr
    4574:	andeq	fp, r0, r0, lsr #9
    4578:	andeq	ip, r0, sl, lsl #15
    457c:	andeq	ip, r0, ip, asr r6
    4580:	andeq	ip, r0, ip, asr #11
    4584:	bleq	406c8 <__assert_fail@plt+0x3d8d4>
    4588:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    458c:	strbtmi	fp, [sl], -r2, lsl #24
    4590:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4594:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    4598:	ldrmi	sl, [sl], #776	; 0x308
    459c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    45a0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    45a4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    45a8:			; <UNDEFINED> instruction: 0xf85a4b06
    45ac:	stmdami	r6, {r0, r1, ip, sp}
    45b0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    45b4:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45b8:	bl	ff9c25b8 <__assert_fail@plt+0xff9bf7c4>
    45bc:	andeq	lr, r1, r0, asr #14
    45c0:	andeq	r0, r0, r4, asr #5
    45c4:	andeq	r0, r0, r8, ror #5
    45c8:	strdeq	r0, [r0], -r4
    45cc:	ldr	r3, [pc, #20]	; 45e8 <__assert_fail@plt+0x17f4>
    45d0:	ldr	r2, [pc, #20]	; 45ec <__assert_fail@plt+0x17f8>
    45d4:	add	r3, pc, r3
    45d8:	ldr	r2, [r3, r2]
    45dc:	cmp	r2, #0
    45e0:	bxeq	lr
    45e4:	b	2a20 <__gmon_start__@plt>
    45e8:	andeq	lr, r1, r0, lsr #14
    45ec:	andeq	r0, r0, r4, ror #5
    45f0:	blmi	1d6610 <__assert_fail@plt+0x1d381c>
    45f4:	bmi	1d57dc <__assert_fail@plt+0x1d29e8>
    45f8:	addmi	r4, r3, #2063597568	; 0x7b000000
    45fc:	andle	r4, r3, sl, ror r4
    4600:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4604:	ldrmi	fp, [r8, -r3, lsl #2]
    4608:	svclt	0x00004770
    460c:	andeq	lr, r1, r4, lsl sl
    4610:	andeq	lr, r1, r0, lsl sl
    4614:	strdeq	lr, [r1], -ip
    4618:	andeq	r0, r0, ip, asr #5
    461c:	stmdbmi	r9, {r3, fp, lr}
    4620:	bmi	255808 <__assert_fail@plt+0x252a14>
    4624:	bne	255810 <__assert_fail@plt+0x252a1c>
    4628:	svceq	0x00cb447a
    462c:			; <UNDEFINED> instruction: 0x01a1eb03
    4630:	andle	r1, r3, r9, asr #32
    4634:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4638:	ldrmi	fp, [r8, -r3, lsl #2]
    463c:	svclt	0x00004770
    4640:	andeq	lr, r1, r8, ror #19
    4644:	andeq	lr, r1, r4, ror #19
    4648:	ldrdeq	lr, [r1], -r0
    464c:	strdeq	r0, [r0], -ip
    4650:	blmi	2b1a78 <__assert_fail@plt+0x2aec84>
    4654:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4658:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    465c:	blmi	272c10 <__assert_fail@plt+0x26fe1c>
    4660:	ldrdlt	r5, [r3, -r3]!
    4664:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4668:			; <UNDEFINED> instruction: 0xf7fd6818
    466c:			; <UNDEFINED> instruction: 0xf7ffefe0
    4670:	blmi	1c4574 <__assert_fail@plt+0x1c1780>
    4674:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4678:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    467c:			; <UNDEFINED> instruction: 0x0001e9b2
    4680:	andeq	lr, r1, r0, lsr #13
    4684:	andeq	r0, r0, r8, asr #5
    4688:	muleq	r1, sl, r9
    468c:	muleq	r1, r2, r9
    4690:	svclt	0x0000e7c4
    4694:	andeq	r0, r0, r0
    4698:			; <UNDEFINED> instruction: 0x460db538
    469c:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46a0:	strtmi	r4, [r8], -r4, lsl #12
    46a4:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46a8:	movweq	lr, #2644	; 0xa54
    46ac:	cmplt	ip, pc
    46b0:	ldmib	r4, {r6, r8, ip, sp, pc}^
    46b4:	ldmib	r0, {r8, sl, lr}^
    46b8:	addsmi	r2, sp, #0, 6
    46bc:	addsmi	fp, r4, #8, 30
    46c0:	movwle	sp, #4101	; 0x1005
    46c4:	ldclt	0, cr2, [r8, #-4]!
    46c8:	rscscc	pc, pc, pc, asr #32
    46cc:	andcs	fp, r0, r8, lsr sp
    46d0:	svclt	0x0000bd38
    46d4:	tstlt	r0, r8, lsl #10
    46d8:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46dc:	stfltd	f3, [r8, #-0]
    46e0:	andcs	r4, r1, r2, lsl #18
    46e4:			; <UNDEFINED> instruction: 0xf7fe4479
    46e8:	svclt	0x0000e8bc
    46ec:	andeq	fp, r0, r8, asr #1
    46f0:	tstcs	r4, #208, 18	; 0x340000
    46f4:	tstmi	r3, #16, 10	; 0x4000000
    46f8:	ldrteq	pc, [r0], #-256	; 0xffffff00	; <UNPREDICTABLE>
    46fc:	strtmi	sp, [r0], -r1
    4700:			; <UNDEFINED> instruction: 0xf8d0bd10
    4704:	strtmi	r1, [r2], -r0, lsr #1
    4708:			; <UNDEFINED> instruction: 0xf7fe2003
    470c:	stmdacs	r0, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
    4710:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    4714:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    4718:			; <UNDEFINED> instruction: 0x4604b510
    471c:	ldrdeq	lr, [sl, #-144]	; 0xffffff70
    4720:	svclt	0x00081c4b
    4724:	svccc	0x00fff1b0
    4728:	ldclt	0, cr13, [r0, #-0]
    472c:			; <UNDEFINED> instruction: 0xf5044a09
    4730:			; <UNDEFINED> instruction: 0xf8d47194
    4734:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    4738:			; <UNDEFINED> instruction: 0xf8f8f008
    473c:	andcs	fp, r0, #56, 2
    4740:	smlawtcs	r8, r4, r8, pc	; <UNPREDICTABLE>
    4744:			; <UNDEFINED> instruction: 0x46114610
    4748:	smlawtcs	ip, r4, r8, pc	; <UNPREDICTABLE>
    474c:	ldmib	r4, {r4, r8, sl, fp, ip, sp, pc}^
    4750:	ldflts	f0, [r0, #-296]	; 0xfffffed8
    4754:	andeq	fp, r0, lr, lsl #1
    4758:	bmi	731798 <__assert_fail@plt+0x72e9a4>
    475c:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    4760:	addlt	fp, r3, r0, ror r5
    4764:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    4768:	movwls	r6, #6171	; 0x181b
    476c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4770:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    4774:	blmi	630bfc <__assert_fail@plt+0x62de08>
    4778:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    477c:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    4780:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    4784:	strtmi	sl, [sl], -r8, lsl #22
    4788:	stmdavs	r0!, {r0, r8, sp}
    478c:			; <UNDEFINED> instruction: 0xf7fe9300
    4790:	stmdavs	r1!, {r1, r5, r8, fp, sp, lr, pc}
    4794:			; <UNDEFINED> instruction: 0xf7fe200a
    4798:	bmi	47f200 <__assert_fail@plt+0x47c40c>
    479c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    47a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    47a4:	subsmi	r9, sl, r1, lsl #22
    47a8:	andlt	sp, r3, lr, lsl #2
    47ac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    47b0:	ldrbmi	fp, [r0, -r3]!
    47b4:	strmi	r4, [r3], -r9, lsl #28
    47b8:	tstcs	r1, sl, lsl #20
    47bc:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    47c0:			; <UNDEFINED> instruction: 0xf7fe6820
    47c4:	ldrb	lr, [sp, lr, lsr #20]
    47c8:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    47cc:	muleq	r1, sl, r5
    47d0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    47d4:	andeq	lr, r1, r6, lsl #11
    47d8:	muleq	r1, r4, r8
    47dc:	ldrdeq	r0, [r0], -ip
    47e0:	andeq	lr, r1, sl, asr r5
    47e4:	andeq	fp, r0, r2, lsr #32
    47e8:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    47ec:	ldcmi	0, cr11, [r3], {130}	; 0x82
    47f0:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    47f4:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    47f8:	blcs	14294c <__assert_fail@plt+0x13fb58>
    47fc:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    4800:	stmdavs	r9, {r0, r4, sl, fp, lr}
    4804:			; <UNDEFINED> instruction: 0xf04f9101
    4808:	movwls	r0, #256	; 0x100
    480c:	stmdbpl	r4, {r0, r8, sp}
    4810:			; <UNDEFINED> instruction: 0xf7fe6820
    4814:	stmdavs	r1!, {r5, r6, r7, fp, sp, lr, pc}
    4818:			; <UNDEFINED> instruction: 0xf7fe200a
    481c:	bmi	2ff17c <__assert_fail@plt+0x2fc388>
    4820:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4824:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4828:	subsmi	r9, sl, r1, lsl #22
    482c:	andlt	sp, r2, r4, lsl #2
    4830:			; <UNDEFINED> instruction: 0x4010e8bd
    4834:	ldrbmi	fp, [r0, -r4]!
    4838:	svc	0x00eef7fd
    483c:	andeq	lr, r1, r4, lsl #10
    4840:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4844:	strdeq	lr, [r1], -sl
    4848:	ldrdeq	r0, [r0], -ip
    484c:	ldrdeq	lr, [r1], -r6
    4850:			; <UNDEFINED> instruction: 0x4604b5f0
    4854:	teqeq	r8, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
    4858:	mcrrne	0, 8, fp, r2, cr3
    485c:	andle	r9, r1, r1, lsl #2
    4860:	ldcllt	0, cr11, [r0, #12]!
    4864:			; <UNDEFINED> instruction: 0xf5044e1a
    4868:	ldcmi	7, cr7, [sl, #-624]	; 0xfffffd90
    486c:			; <UNDEFINED> instruction: 0x463b447e
    4870:			; <UNDEFINED> instruction: 0xf8d4447d
    4874:	ldrtmi	r0, [r2], -r8, lsr #1
    4878:			; <UNDEFINED> instruction: 0xf0074629
    487c:	blls	845a0 <__assert_fail@plt+0x817ac>
    4880:	svclt	0x00182b00
    4884:	tstle	r8, r1, lsl #16
    4888:	teqeq	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    488c:	mvnle	r1, r3, asr #24
    4890:			; <UNDEFINED> instruction: 0xf8c42000
    4894:	andlt	r0, r3, r8, lsr r1
    4898:			; <UNDEFINED> instruction: 0xf8d4bdf0
    489c:			; <UNDEFINED> instruction: 0xf00800a8
    48a0:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    48a4:	bls	78c6c <__assert_fail@plt+0x75e78>
    48a8:	ldrdcs	pc, [r8], r2	; <UNPREDICTABLE>
    48ac:	andle	r4, r7, r2, lsl #5
    48b0:			; <UNDEFINED> instruction: 0x4632463b
    48b4:			; <UNDEFINED> instruction: 0xf0074629
    48b8:	stmdacs	r1, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    48bc:	strb	sp, [r3, r8, ror #3]!
    48c0:	tstcs	r0, r1, lsl #16
    48c4:			; <UNDEFINED> instruction: 0xffc4f7ff
    48c8:	teqeq	r8, r4, asr #17	; <UNPREDICTABLE>
    48cc:	svclt	0x0000e7de
    48d0:	andeq	sl, r0, ip, ror pc
    48d4:	andeq	sl, r0, ip, ror pc
    48d8:	tstcs	r1, lr, lsl #8
    48dc:	addlt	fp, r2, r0, lsl #10
    48e0:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    48e4:			; <UNDEFINED> instruction: 0xf8dfab03
    48e8:	ldrbtmi	ip, [lr], #80	; 0x50
    48ec:	blcs	142a40 <__assert_fail@plt+0x13fc4c>
    48f0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    48f4:	ldrdgt	pc, [r0], -ip
    48f8:	andgt	pc, r4, sp, asr #17
    48fc:	stceq	0, cr15, [r0], {79}	; 0x4f
    4900:			; <UNDEFINED> instruction: 0xf7fe9300
    4904:	stmdacs	r0, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    4908:	bmi	33b540 <__assert_fail@plt+0x33874c>
    490c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4910:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4914:	subsmi	r9, sl, r1, lsl #22
    4918:	andlt	sp, r2, r9, lsl #2
    491c:	bl	142a98 <__assert_fail@plt+0x13fca4>
    4920:	ldrbmi	fp, [r0, -r3]!
    4924:	andcs	r4, r1, r6, lsl #18
    4928:			; <UNDEFINED> instruction: 0xf7fd4479
    492c:			; <UNDEFINED> instruction: 0xf7fdef9a
    4930:	svclt	0x0000ef74
    4934:	andeq	lr, r1, lr, lsl #8
    4938:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    493c:	andeq	lr, r1, sl, ror #7
    4940:	ldrdeq	sl, [r0], -r0
    4944:	blmi	6d71b4 <__assert_fail@plt+0x6d43c0>
    4948:	ldrblt	r4, [r0, #1146]!	; 0x47a
    494c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4950:	strmi	r2, [r4], -r0, lsl #12
    4954:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4958:			; <UNDEFINED> instruction: 0xf04f9301
    495c:	strls	r0, [r0], -r0, lsl #6
    4960:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4964:	tstlt	r4, r6
    4968:	mulcc	r0, r4, r9
    496c:	bmi	4b2ea0 <__assert_fail@plt+0x4b00ac>
    4970:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    4974:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4978:	subsmi	r9, sl, r1, lsl #22
    497c:	andlt	sp, r3, r6, lsl r1
    4980:			; <UNDEFINED> instruction: 0x4605bdf0
    4984:	andcs	r4, sl, #53477376	; 0x3300000
    4988:	strtmi	r4, [r0], -r9, ror #12
    498c:	svc	0x0018f7fd
    4990:	blcs	1ea44 <__assert_fail@plt+0x1bc50>
    4994:	blls	39148 <__assert_fail@plt+0x36354>
    4998:	rscle	r4, r8, r3, lsr #5
    499c:			; <UNDEFINED> instruction: 0xf993b11b
    49a0:	blcs	109a8 <__assert_fail@plt+0xdbb4>
    49a4:	stmib	r7, {r0, r1, r5, r6, r7, r8, ip, lr, pc}^
    49a8:	strb	r0, [r0, r0, lsl #2]!
    49ac:	svc	0x0034f7fd
    49b0:			; <UNDEFINED> instruction: 0x0001e3b0
    49b4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    49b8:	andeq	lr, r1, r6, lsl #7
    49bc:	andcs	r4, r5, #81920	; 0x14000
    49c0:	ldrbtmi	r2, [r9], #-0
    49c4:			; <UNDEFINED> instruction: 0xf7fdb508
    49c8:	rsbcs	lr, r7, #20, 30	; 0x50
    49cc:	andcs	r4, r1, r1, lsl #12
    49d0:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49d4:	andeq	sl, r0, lr, asr #28
    49d8:	ldrlt	r4, [r0, #-2574]	; 0xfffff5f2
    49dc:	ldmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}^
    49e0:	andcc	fp, r4, #164, 2	; 0x29
    49e4:	and	r2, r2, r0, lsl #6
    49e8:	adcmi	r3, r3, #67108864	; 0x4000000
    49ec:			; <UNDEFINED> instruction: 0xf852d004
    49f0:	addmi	r1, r8, #4, 30
    49f4:	ldfltd	f5, [r0, #-992]	; 0xfffffc20
    49f8:	andle	r2, r9, r8, ror #24
    49fc:	blmi	18bb8c <__assert_fail@plt+0x188d98>
    4a00:	bl	d5bf4 <__assert_fail@plt+0xd2e00>
    4a04:	subsvs	r0, sl, r4, lsl #9
    4a08:	ldclt	0, cr6, [r0, #-640]	; 0xfffffd80
    4a0c:	ldrb	r2, [r6, r1, lsl #4]!
    4a10:			; <UNDEFINED> instruction: 0xffd4f7ff
    4a14:	andeq	lr, r1, r0, lsr r6
    4a18:	andeq	lr, r1, ip, lsl #12
    4a1c:	strlt	r2, [r8, #-2048]	; 0xfffff800
    4a20:	blmi	53b650 <__assert_fail@plt+0x53885c>
    4a24:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4a28:	andsle	r4, r9, #144, 4
    4a2c:	addeq	lr, r0, r3, lsl #22
    4a30:	ldmdacs	r3!, {r7, fp, sp, lr}
    4a34:	stclt	12, cr13, [r8, #-40]	; 0xffffffd8
    4a38:			; <UNDEFINED> instruction: 0xf44f4b0f
    4a3c:	stmdbmi	pc, {r4, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
    4a40:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    4a44:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4a48:	ldmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a4c:			; <UNDEFINED> instruction: 0xf44f4b0d
    4a50:	stmdbmi	sp, {r0, r4, r7, r9, ip, sp, lr}
    4a54:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    4a58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4a5c:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a60:	vqdmulh.s<illegal width 8>	d20, d0, d11
    4a64:	stmdbmi	fp, {r0, r5, r9, ip}
    4a68:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    4a6c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4a70:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a74:	andeq	lr, r1, r8, ror #11
    4a78:			; <UNDEFINED> instruction: 0x0000c7be
    4a7c:	andeq	sl, r0, r4, lsl #28
    4a80:	andeq	sl, r0, r6, lsl lr
    4a84:	andeq	ip, r0, sl, lsr #15
    4a88:	strdeq	sl, [r0], -r0
    4a8c:	andeq	sl, r0, r6, lsr #28
    4a90:	muleq	r0, r6, r7
    4a94:	ldrdeq	sl, [r0], -ip
    4a98:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    4a9c:	mvnsmi	lr, sp, lsr #18
    4aa0:	ldcmi	6, cr4, [r4], {128}	; 0x80
    4aa4:	cfmsub32mi	mvax0, mvfx4, mvfx4, mvfx15
    4aa8:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
    4aac:	strtcc	r4, [r0], #-1150	; 0xfffffb82
    4ab0:	strcc	lr, [r1, #-4]
    4ab4:	andle	r2, pc, r4, lsr sp	; <UNPREDICTABLE>
    4ab8:	stcvs	8, cr15, [r0], #-336	; 0xfffffeb0
    4abc:			; <UNDEFINED> instruction: 0x4631463a
    4ac0:	strtcc	r4, [r0], #-1600	; 0xfffff9c0
    4ac4:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ac8:	mvnsle	r2, r0, lsl #16
    4acc:	blcs	1aaa0 <__assert_fail@plt+0x17cac>
    4ad0:	strtmi	sp, [r8], -pc, ror #3
    4ad4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4ad8:	andcs	r4, r5, #8, 18	; 0x20000
    4adc:	ldrbtmi	r2, [r9], #-0
    4ae0:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4ae4:			; <UNDEFINED> instruction: 0xf7fd4641
    4ae8:			; <UNDEFINED> instruction: 0xf04fefe6
    4aec:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4af0:	svclt	0x000081f0
    4af4:	andeq	sp, r1, sl, asr #17
    4af8:	strdeq	sl, [r0], -ip
    4afc:	ldrdeq	sl, [r0], -r2
    4b00:	ldrblt	r4, [r0, #-2850]!	; 0xfffff4de
    4b04:			; <UNDEFINED> instruction: 0x4604447b
    4b08:			; <UNDEFINED> instruction: 0xf8d34821
    4b0c:	addlt	r2, r2, r8, lsr #3
    4b10:	bcs	fffd5cf8 <__assert_fail@plt+0xfffd2f04>
    4b14:	cmplt	sl, #3080192	; 0x2f0000
    4b18:	bicsvc	pc, r4, #12582912	; 0xc00000
    4b1c:	addeq	lr, r2, #3072	; 0xc00
    4b20:	addsmi	lr, r3, #1
    4b24:			; <UNDEFINED> instruction: 0xf853d024
    4b28:	adcmi	r1, r1, #4, 30
    4b2c:	blmi	679318 <__assert_fail@plt+0x676524>
    4b30:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4b34:	svclt	0x0058075b
    4b38:	ldrle	r2, [sl, #-1]
    4b3c:	vldrmi	d4, [r7, #-88]	; 0xffffffa8
    4b40:	ldrbtmi	r5, [sp], #-2243	; 0xfffff73d
    4b44:			; <UNDEFINED> instruction: 0xf7fd681e
    4b48:	ldmdbmi	r5, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    4b4c:	ldrbtmi	r4, [r9], #-2581	; 0xfffff5eb
    4b50:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    4b54:	tstcs	r1, r1, lsl #2
    4b58:	ldrtmi	r4, [r0], -r3, lsl #12
    4b5c:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b60:			; <UNDEFINED> instruction: 0x46214811
    4b64:			; <UNDEFINED> instruction: 0xf7ff4478
    4b68:	andcs	pc, r1, pc, lsr lr	; <UNPREDICTABLE>
    4b6c:	ldcllt	0, cr11, [r0, #-8]!
    4b70:	andlt	r2, r2, r0
    4b74:	blmi	37413c <__assert_fail@plt+0x371348>
    4b78:	stmdbmi	sp, {r0, r2, r3, r4, r5, r6, r7, r9, sp}
    4b7c:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    4b80:	tstcc	r0, #2030043136	; 0x79000000
    4b84:			; <UNDEFINED> instruction: 0xf7fe4478
    4b88:	svclt	0x0000e936
    4b8c:	andeq	lr, r1, r8, lsl #10
    4b90:	andeq	lr, r1, r8, ror #3
    4b94:	ldrdeq	lr, [r1], -ip
    4b98:	ldrdeq	r0, [r0], -ip
    4b9c:			; <UNDEFINED> instruction: 0x0000adbe
    4ba0:	andeq	sl, r0, sl, lsr #27
    4ba4:	muleq	r0, r6, sp
    4ba8:	andeq	sl, r0, r4, lsr #27
    4bac:	andeq	ip, r0, r2, lsl #13
    4bb0:	andeq	sl, r0, r8, asr #25
    4bb4:	andeq	sl, r0, r0, asr #26
    4bb8:	ldrblt	r4, [r0, #-2851]!	; 0xfffff4dd
    4bbc:			; <UNDEFINED> instruction: 0x4604447b
    4bc0:			; <UNDEFINED> instruction: 0xf8d34822
    4bc4:	addlt	r1, r2, ip, lsr #11
    4bc8:	ldmibcs	pc!, {r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    4bcc:	cmnlt	r9, r0, lsr r8
    4bd0:			; <UNDEFINED> instruction: 0x53acf203
    4bd4:	orreq	lr, r1, r3, lsl #22
    4bd8:	addmi	lr, fp, #1
    4bdc:			; <UNDEFINED> instruction: 0xf853d00b
    4be0:	adcmi	r2, r2, #4, 30
    4be4:	blmi	6b93d0 <__assert_fail@plt+0x6b65dc>
    4be8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4bec:	strle	r0, [r5], #-1883	; 0xfffff8a5
    4bf0:	andlt	r2, r2, r1
    4bf4:	andcs	fp, r0, r0, ror sp
    4bf8:	ldcllt	0, cr11, [r0, #-8]!
    4bfc:	vldrmi	d4, [r6, #-84]	; 0xffffffac
    4c00:	ldrbtmi	r5, [sp], #-2243	; 0xfffff73d
    4c04:			; <UNDEFINED> instruction: 0xf7fd681e
    4c08:	ldmdbmi	r4, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    4c0c:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    4c10:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    4c14:	tstcs	r1, r1, lsl #2
    4c18:	ldrtmi	r4, [r0], -r3, lsl #12
    4c1c:	stmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c20:			; <UNDEFINED> instruction: 0x46214810
    4c24:			; <UNDEFINED> instruction: 0xf7ff4478
    4c28:	ldrdcs	pc, [r1], -pc	; <UNPREDICTABLE>
    4c2c:	ldcllt	0, cr11, [r0, #-8]!
    4c30:	vqdmulh.s<illegal width 8>	d20, d0, d13
    4c34:	stmdbmi	sp, {r0, r1, r2, r3, r9, ip}
    4c38:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    4c3c:			; <UNDEFINED> instruction: 0x33204479
    4c40:			; <UNDEFINED> instruction: 0xf7fe4478
    4c44:	svclt	0x0000e8d8
    4c48:	andeq	lr, r1, r0, asr r4
    4c4c:	andeq	lr, r1, r0, lsr r1
    4c50:	andeq	lr, r1, r4, lsr #8
    4c54:	ldrdeq	r0, [r0], -ip
    4c58:	strdeq	sl, [r0], -lr
    4c5c:	andeq	sl, r0, sl, ror #25
    4c60:	ldrdeq	sl, [r0], -r6
    4c64:	andeq	sl, r0, r8, lsl sp
    4c68:	andeq	ip, r0, r6, asr #11
    4c6c:	andeq	sl, r0, ip, lsl #24
    4c70:	ldrdeq	sl, [r0], -r8
    4c74:	svcmi	0x00f0e92d
    4c78:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    4c7c:	addlt	r4, r3, r8, lsr sp
    4c80:			; <UNDEFINED> instruction: 0xf50d4c38
    4c84:	ldrbtmi	r5, [sp], #-896	; 0xfffffc80
    4c88:	stmdbge	r1, {r2, r8, r9, ip, sp}
    4c8c:	addpl	pc, r0, #1325400064	; 0x4f000000
    4c90:	strmi	r5, [r2], ip, lsr #18
    4c94:	stmdavs	r4!, {fp, sp, lr}
    4c98:			; <UNDEFINED> instruction: 0xf04f601c
    4c9c:			; <UNDEFINED> instruction: 0xf0080400
    4ca0:	strmi	pc, [r1], r3, ror #31
    4ca4:	suble	r2, r1, r0, lsl #16
    4ca8:	strbtmi	r2, [r8], r0, lsl #14
    4cac:			; <UNDEFINED> instruction: 0x463c463e
    4cb0:	stmibne	r0!, {r0, r1, r5, sp, lr, pc}^
    4cb4:			; <UNDEFINED> instruction: 0xf7fd4659
    4cb8:	ldrhlt	lr, [r8, #196]	; 0xc4
    4cbc:	ldcne	6, cr4, [r7], #352	; 0x160
    4cc0:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4cc4:	strmi	r4, [r5], -r7, lsl #8
    4cc8:	ldrtmi	r4, [r9], -r0, lsr #12
    4ccc:	stc	7, cr15, [sl, #1012]!	; 0x3f4
    4cd0:	svclt	0x00181e3a
    4cd4:	stmdacs	r0, {r0, r9, sp}
    4cd8:	andcs	fp, r0, #24, 30	; 0x60
    4cdc:	bllt	fee964f4 <__assert_fail@plt+0xfee93700>
    4ce0:			; <UNDEFINED> instruction: 0xf04f1c77
    4ce4:	stmibne	r0!, {r1, r3, r4, r5, r8, r9}^
    4ce8:	ldmdbne	lr!, {r0, r1, r5, r7, r8, sl, ip, lr}^
    4cec:	ldrbmi	r1, [r9], -sl, ror #24
    4cf0:	ldcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    4cf4:			; <UNDEFINED> instruction: 0xf7fd4658
    4cf8:			; <UNDEFINED> instruction: 0xf8daed02
    4cfc:	strbmi	r0, [r2], -r0
    4d00:			; <UNDEFINED> instruction: 0xf0084649
    4d04:	ldmiblt	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4d08:	ldrdlt	pc, [r0], -r8
    4d0c:	bicsle	r2, r0, r0, lsl #28
    4d10:			; <UNDEFINED> instruction: 0xf7fd4658
    4d14:	stcne	14, cr14, [r7], {190}	; 0xbe
    4d18:	strtmi	r4, [r0], -r5, lsl #12
    4d1c:			; <UNDEFINED> instruction: 0xf7fd4639
    4d20:	strmi	lr, [r4], -r2, lsl #27
    4d24:	ldrtmi	fp, [r7], -r0, lsr #3
    4d28:	ldrb	r4, [pc, lr, lsr #12]
    4d2c:	stmdbmi	lr, {r2, r9, sl, lr}
    4d30:	orrpl	pc, r0, #54525952	; 0x3400000
    4d34:	movwcc	r4, #18955	; 0x4a0b
    4d38:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    4d3c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4d40:	qaddle	r4, r1, fp
    4d44:			; <UNDEFINED> instruction: 0xf50d4620
    4d48:	andlt	r5, r3, r0, lsl #27
    4d4c:	svchi	0x00f0e8bd
    4d50:	ldrtmi	r4, [sl], -r6, lsl #18
    4d54:	ldrbtmi	r2, [r9], #-1
    4d58:	stc	7, cr15, [r2, #1012]	; 0x3f4
    4d5c:	ldcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    4d60:	andeq	lr, r1, r2, ror r0
    4d64:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4d68:	andeq	sp, r1, r0, asr #31
    4d6c:	strdeq	sl, [r0], -r6
    4d70:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    4d74:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    4d78:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4d7c:			; <UNDEFINED> instruction: 0xf7fd4620
    4d80:	strmi	lr, [r7], -lr, asr #27
    4d84:			; <UNDEFINED> instruction: 0xf7fd4620
    4d88:	strmi	lr, [r6], -r4, ror #25
    4d8c:			; <UNDEFINED> instruction: 0xf7fd4620
    4d90:			; <UNDEFINED> instruction: 0x4604ef54
    4d94:			; <UNDEFINED> instruction: 0xb128bb66
    4d98:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    4d9c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    4da0:	tstle	r7, r9, lsl #22
    4da4:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    4da8:			; <UNDEFINED> instruction: 0x4620681c
    4dac:	ldc	7, cr15, [r6, #1012]!	; 0x3f4
    4db0:	strtmi	r4, [r0], -r6, lsl #12
    4db4:	stcl	7, cr15, [ip], {253}	; 0xfd
    4db8:	strtmi	r4, [r0], -r5, lsl #12
    4dbc:	svc	0x003cf7fd
    4dc0:	bllt	f565d8 <__assert_fail@plt+0xf537e4>
    4dc4:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    4dc8:	mrc	7, 4, APSR_nzcv, cr10, cr13, {7}
    4dcc:	blcs	25ede0 <__assert_fail@plt+0x25bfec>
    4dd0:	ldfltp	f5, [r8, #44]!	; 0x2c
    4dd4:	rscle	r2, r5, r0, lsr #22
    4dd8:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    4ddc:	andcs	r2, r0, r5, lsl #4
    4de0:			; <UNDEFINED> instruction: 0xf7fd4479
    4de4:			; <UNDEFINED> instruction: 0xf7fded06
    4de8:	andcs	lr, r1, r4, ror #30
    4dec:	stcl	7, cr15, [r4], {253}	; 0xfd
    4df0:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4df4:	stccs	8, cr6, [r0], {3}
    4df8:	blcs	8395b0 <__assert_fail@plt+0x8367bc>
    4dfc:	andvs	fp, r4, r8, lsl pc
    4e00:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    4e04:	andcs	r2, r0, r5, lsl #4
    4e08:			; <UNDEFINED> instruction: 0xf7fd4479
    4e0c:			; <UNDEFINED> instruction: 0xf7fdecf2
    4e10:	ubfx	lr, r2, #28, #11
    4e14:	mvnle	r2, r0, lsl #16
    4e18:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    4e1c:	blcs	81ee30 <__assert_fail@plt+0x81c03c>
    4e20:	andvs	fp, r4, r8, lsl pc
    4e24:	svclt	0x0000e7e1
    4e28:	andeq	sp, r1, r2, lsl #31
    4e2c:	andeq	r0, r0, ip, ror #5
    4e30:	ldrdeq	r0, [r0], -ip
    4e34:	andeq	sl, r0, r8, lsl #23
    4e38:	andeq	sl, r0, r0, ror #22
    4e3c:	bmi	d97318 <__assert_fail@plt+0xd94524>
    4e40:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
    4e44:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    4e48:	stmpl	sl, {r0, r2, r7, ip, sp, pc}
    4e4c:	orrpl	pc, r0, #54525952	; 0x3400000
    4e50:	ldmdavs	r2, {r2, r3, r8, r9, ip, sp}
    4e54:			; <UNDEFINED> instruction: 0xf04f601a
    4e58:	stmdacs	r0, {r9}
    4e5c:			; <UNDEFINED> instruction: 0xf8d0d048
    4e60:	stmdbcs	r0, {r3, r4, r7, ip}
    4e64:	stmdavc	fp, {r0, r3, r4, r5, ip, lr, pc}
    4e68:	eorle	r2, r8, r4, ror #22
    4e6c:			; <UNDEFINED> instruction: 0xac034a2b
    4e70:	orrpl	pc, r0, #1325400064	; 0x4f000000
    4e74:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    4e78:	andls	r4, r0, #32, 12	; 0x2000000
    4e7c:	andcs	r4, r1, #26214400	; 0x1900000
    4e80:			; <UNDEFINED> instruction: 0xf7fd252f
    4e84:	and	lr, r0, r6, lsr #31
    4e88:			; <UNDEFINED> instruction: 0x21217005
    4e8c:			; <UNDEFINED> instruction: 0xf7fd4620
    4e90:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
    4e94:			; <UNDEFINED> instruction: 0x4620d1f8
    4e98:	ldc	7, cr15, [r8], #1012	; 0x3f4
    4e9c:	eorsle	r2, r4, r0, lsl #16
    4ea0:			; <UNDEFINED> instruction: 0xf50d491f
    4ea4:	bmi	719cac <__assert_fail@plt+0x716eb8>
    4ea8:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    4eac:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    4eb0:	subsmi	r6, r1, sl, lsl r8
    4eb4:			; <UNDEFINED> instruction: 0xf50dd127
    4eb8:	andlt	r5, r5, r0, lsl #27
    4ebc:	stmdavc	fp, {r4, r5, r8, sl, fp, ip, sp, pc}^
    4ec0:	bicsle	r2, r3, sp, ror #22
    4ec4:	blcs	b630f8 <__assert_fail@plt+0xb60304>
    4ec8:	blmi	5b9610 <__assert_fail@plt+0x5b681c>
    4ecc:			; <UNDEFINED> instruction: 0xf8d3447b
    4ed0:	ldmdbvs	r8, {r4, r5, r7, r8, fp, ip, sp}^
    4ed4:	blx	fe240eee <__assert_fail@plt+0xfe23e0fa>
    4ed8:	blmi	4fee68 <__assert_fail@plt+0x4fc074>
    4edc:	adcvc	pc, r9, #1325400064	; 0x4f000000
    4ee0:	ldmdami	r3, {r1, r4, r8, fp, lr}
    4ee4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4ee8:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
    4eec:	svc	0x0082f7fd
    4ef0:	vpadd.i8	d20, d0, d0
    4ef4:	ldmdbmi	r0, {r0, r4, r6, r9, ip}
    4ef8:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    4efc:	teqcc	r0, #2030043136	; 0x79000000
    4f00:			; <UNDEFINED> instruction: 0xf7fd4478
    4f04:			; <UNDEFINED> instruction: 0xf7fdef78
    4f08:	stmdbmi	sp, {r3, r7, sl, fp, sp, lr, pc}
    4f0c:	ldrbtmi	r2, [r9], #-1
    4f10:	stc	7, cr15, [r6], #1012	; 0x3f4
    4f14:			; <UNDEFINED> instruction: 0x0001deb6
    4f18:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4f1c:	andeq	sl, r0, sl, lsl #22
    4f20:	andeq	sp, r1, lr, asr #28
    4f24:	andeq	lr, r1, r0, asr #2
    4f28:	andeq	ip, r0, ip, lsl r3
    4f2c:	andeq	sl, r0, r2, ror #18
    4f30:	andeq	sl, r0, sl, lsl #21
    4f34:	andeq	ip, r0, r6, lsl #6
    4f38:	andeq	sl, r0, ip, asr #18
    4f3c:	andeq	ip, r0, ip, asr lr
    4f40:	muleq	r0, lr, r8
    4f44:	blmi	8177c8 <__assert_fail@plt+0x8149d4>
    4f48:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4f4c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4f50:	ldmdavs	fp, {r1, r9, sl, lr}
    4f54:			; <UNDEFINED> instruction: 0xf04f9301
    4f58:	movtlt	r0, #33536	; 0x8300
    4f5c:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    4f60:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    4f64:	uadd16eq	r7, fp, fp
    4f68:			; <UNDEFINED> instruction: 0xf7fdd40f
    4f6c:			; <UNDEFINED> instruction: 0x4604ec50
    4f70:	andls	fp, r0, r0, lsl r3
    4f74:	and	r2, r0, pc, lsr #10
    4f78:			; <UNDEFINED> instruction: 0x21217005
    4f7c:			; <UNDEFINED> instruction: 0xf7fd4620
    4f80:	stmdacs	r0, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    4f84:	stflsd	f5, [r0], {248}	; 0xf8
    4f88:	ldmdbmi	r1, {r0, r1, r2, sp, lr, pc}
    4f8c:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
    4f90:	stc2	7, cr15, [r2], #1020	; 0x3fc
    4f94:	stccs	12, cr9, [r0], {-0}
    4f98:	bmi	3b9750 <__assert_fail@plt+0x3b695c>
    4f9c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    4fa0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4fa4:	subsmi	r9, sl, r1, lsl #22
    4fa8:	strtmi	sp, [r0], -r4, lsl #2
    4fac:	ldclt	0, cr11, [r0, #-12]!
    4fb0:	ldrb	r4, [r2, r4, lsl #12]!
    4fb4:	ldc	7, cr15, [r0], #-1012	; 0xfffffc0c
    4fb8:	andcs	r4, r1, r7, lsl #18
    4fbc:			; <UNDEFINED> instruction: 0xf7fd4479
    4fc0:	svclt	0x0000ec50
    4fc4:			; <UNDEFINED> instruction: 0x0001ddb0
    4fc8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4fcc:	andeq	lr, r1, lr, lsr #1
    4fd0:	strdeq	sl, [r0], -r2
    4fd4:	andeq	sp, r1, sl, asr sp
    4fd8:	strdeq	sl, [r0], -r0
    4fdc:	svcmi	0x00f0e92d
    4fe0:	addlt	r4, r3, fp, lsl #13
    4fe4:			; <UNDEFINED> instruction: 0x46154611
    4fe8:			; <UNDEFINED> instruction: 0xf0034607
    4fec:			; <UNDEFINED> instruction: 0xf8dffd73
    4ff0:	ldrbtmi	sl, [sl], #1256	; 0x4e8
    4ff4:	cmplt	r8, #4, 12	; 0x400000
    4ff8:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4ffc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5000:	strle	r0, [r3], #-1818	; 0xfffff8e6
    5004:	andlt	r4, r3, r0, lsr #12
    5008:	svchi	0x00f0e8bd
    500c:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5010:	ldrbvs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    5014:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5018:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    501c:	ldc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    5020:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5024:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5028:			; <UNDEFINED> instruction: 0x96004479
    502c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    5030:	strmi	r2, [r3], -r1, lsl #2
    5034:			; <UNDEFINED> instruction: 0xf7fd4638
    5038:			; <UNDEFINED> instruction: 0xf8dfedf4
    503c:			; <UNDEFINED> instruction: 0x462014b4
    5040:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    5044:	blx	fe24304a <__assert_fail@plt+0xfe240256>
    5048:	andlt	r4, r3, r0, lsr #12
    504c:	svchi	0x00f0e8bd
    5050:			; <UNDEFINED> instruction: 0xf978f003
    5054:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5058:	eorshi	pc, r4, #0
    505c:	ldrcc	pc, [r4], #2271	; 0x8df
    5060:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5064:			; <UNDEFINED> instruction: 0xf1000719
    5068:	teqlt	r5, r7, asr #1
    506c:			; <UNDEFINED> instruction: 0xf7fd4628
    5070:	strmi	lr, [r5], -lr, asr #23
    5074:			; <UNDEFINED> instruction: 0xf0002800
    5078:			; <UNDEFINED> instruction: 0xf8c68220
    507c:			; <UNDEFINED> instruction: 0xf1bb5098
    5080:	andle	r0, r4, r0, lsl #30
    5084:			; <UNDEFINED> instruction: 0xf8c64658
    5088:			; <UNDEFINED> instruction: 0xf003b024
    508c:			; <UNDEFINED> instruction: 0x4630f9b1
    5090:	mrc2	7, 6, pc, cr4, cr15, {7}
    5094:	adceq	pc, r0, r6, asr #17
    5098:			; <UNDEFINED> instruction: 0xf0002800
    509c:			; <UNDEFINED> instruction: 0xf8df8193
    50a0:	ldrbtmi	r3, [fp], #-1112	; 0xfffffba8
    50a4:			; <UNDEFINED> instruction: 0x071b681b
    50a8:	sbchi	pc, fp, r0, lsl #2
    50ac:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    50b0:			; <UNDEFINED> instruction: 0x1098f8d6
    50b4:			; <UNDEFINED> instruction: 0xf8d3447b
    50b8:	ldmdbvs	r8, {r4, r5, r7, r8, fp, ip, sp}^
    50bc:	svceq	0x0000f1bb
    50c0:	teqhi	r1, r0	; <UNPREDICTABLE>
    50c4:			; <UNDEFINED> instruction: 0x2098f8db
    50c8:			; <UNDEFINED> instruction: 0xf9e6f009
    50cc:	strmi	r4, [r9], r0, lsl #13
    50d0:	movweq	lr, #39512	; 0x9a58
    50d4:			; <UNDEFINED> instruction: 0xf8dbbf18
    50d8:			; <UNDEFINED> instruction: 0xf000b0a8
    50dc:			; <UNDEFINED> instruction: 0xf8df812d
    50e0:	ldrbmi	r5, [sl], -r0, lsr #8
    50e4:	strbmi	r4, [r9], -r0, asr #12
    50e8:			; <UNDEFINED> instruction: 0xf8d5447d
    50ec:	ldmdbvs	fp, {r4, r5, r7, r8, fp, ip, sp}^
    50f0:	blx	1ec111a <__assert_fail@plt+0x1ebe326>
    50f4:	adceq	pc, r8, r6, asr #17
    50f8:			; <UNDEFINED> instruction: 0xf0002800
    50fc:	vld4.8	{d8,d10,d12,d14}, [r9 :128], r9
    5100:	b	13ddb04 <__assert_fail@plt+0x13dad10>
    5104:	blx	17d1d6c <__assert_fail@plt+0x17cef78>
    5108:			; <UNDEFINED> instruction: 0xf022f588
    510c:	vsubl.u8	q8, d8, d15
    5110:	b	10cf144 <__assert_fail@plt+0x10cc350>
    5114:	b	1099d40 <__assert_fail@plt+0x1096f4c>
    5118:			; <UNDEFINED> instruction: 0xf8c60208
    511c:	bmi	ffe4d594 <__assert_fail@plt+0xffe4a7a0>
    5120:	mvnseq	pc, #35	; 0x23
    5124:			; <UNDEFINED> instruction: 0x432b4631
    5128:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    512c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5130:	smlawtcc	r0, r6, r8, pc	; <UNPREDICTABLE>
    5134:	stmib	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    5138:			; <UNDEFINED> instruction: 0xf007894c
    513c:	ldmdblt	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    5140:	movtcs	lr, #51670	; 0xc9d6
    5144:	b	10c5ab8 <__assert_fail@plt+0x10c2cc4>
    5148:	subseq	r5, r2, #1207959555	; 0x48000003
    514c:	movtcs	lr, #51654	; 0xc9c6
    5150:	ldrbtmi	r4, [r9], #-2541	; 0xfffff613
    5154:	ldmibcc	r0!, {r0, r4, r6, r7, fp, ip, sp, lr, pc}
    5158:	bfieq	r7, fp, (invalid: 30:24)
    515c:	ldmib	r6, {r2, sl, ip, lr, pc}^
    5160:	tstmi	r3, #76, 6	; 0x30000001
    5164:	tsthi	r2, r0	; <UNPREDICTABLE>
    5168:			; <UNDEFINED> instruction: 0x1098f8d6
    516c:	blcc	19231a0 <__assert_fail@plt+0x19203ac>
    5170:	stmdavc	fp, {r2, r8, ip, lr, pc}^
    5174:	svclt	0x00043b6d
    5178:	blcc	b633ac <__assert_fail@plt+0xb605b8>
    517c:	ldrdeq	pc, [r8], r6	; <UNPREDICTABLE>
    5180:	bmi	ff8b3754 <__assert_fail@plt+0xff8b0960>
    5184:	orrseq	pc, ip, r6, lsl #2
    5188:			; <UNDEFINED> instruction: 0xf007447a
    518c:			; <UNDEFINED> instruction: 0xf8d6f9f5
    5190:	blcs	11408 <__assert_fail@plt+0xe614>
    5194:	cmnhi	r0, r0	; <UNPREDICTABLE>
    5198:	ldrdeq	pc, [r8], r6	; <UNPREDICTABLE>
    519c:			; <UNDEFINED> instruction: 0x1098f8d6
    51a0:	mcrr2	0, 0, pc, r6, cr8	; <UNPREDICTABLE>
    51a4:			; <UNDEFINED> instruction: 0xf8df49da
    51a8:	ldrbtmi	r8, [r9], #-876	; 0xfffffc94
    51ac:			; <UNDEFINED> instruction: 0xf8c644f8
    51b0:			; <UNDEFINED> instruction: 0xf8d60110
    51b4:			; <UNDEFINED> instruction: 0xf00700a8
    51b8:	ldmibmi	r7, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    51bc:			; <UNDEFINED> instruction: 0xf8c64479
    51c0:			; <UNDEFINED> instruction: 0xf8d60114
    51c4:			; <UNDEFINED> instruction: 0xf00700a8
    51c8:			; <UNDEFINED> instruction: 0xf8d8ff31
    51cc:	ldreq	r3, [fp, -r0]
    51d0:	tsteq	r8, r6, asr #17	; <UNPREDICTABLE>
    51d4:			; <UNDEFINED> instruction: 0xf8d8d453
    51d8:	svcvc	0x001b39b0
    51dc:	ldrbtle	r0, [r6], #-1691	; 0xfffff965
    51e0:			; <UNDEFINED> instruction: 0x46384631
    51e4:	blx	fe2411fa <__assert_fail@plt+0xfe23e406>
    51e8:			; <UNDEFINED> instruction: 0xf0034630
    51ec:	ldrtmi	pc, [r4], -r7, lsl #18	; <UNPREDICTABLE>
    51f0:	andlt	r4, r3, r0, lsr #12
    51f4:	svchi	0x00f0e8bd
    51f8:			; <UNDEFINED> instruction: 0xf85a4bb9
    51fc:			; <UNDEFINED> instruction: 0xf8d33003
    5200:			; <UNDEFINED> instruction: 0xf7fd8000
    5204:	stmibmi	r5, {r1, r2, r5, sl, fp, sp, lr, pc}^
    5208:	tstgt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    520c:	ldrbtmi	r4, [r9], #-2757	; 0xfffff53b
    5210:	strdls	r4, [r1, -ip]
    5214:	tstcs	r1, sl, ror r4
    5218:	andgt	pc, r0, sp, asr #17
    521c:	strbmi	r4, [r0], -r3, lsl #12
    5220:	ldcl	7, cr15, [lr], #1012	; 0x3f4
    5224:	svceq	0x0000f1bb
    5228:	addhi	pc, pc, r0
    522c:			; <UNDEFINED> instruction: 0x3098f8db
    5230:			; <UNDEFINED> instruction: 0x462a49bd
    5234:	ldrtmi	r9, [r0], -r0, lsl #6
    5238:			; <UNDEFINED> instruction: 0x465b4479
    523c:	blx	fe343240 <__assert_fail@plt+0xfe34044c>
    5240:	blmi	fe9fee94 <__assert_fail@plt+0xfe9fc0a0>
    5244:			; <UNDEFINED> instruction: 0xf85a4db9
    5248:	ldrbtmi	r3, [sp], #-3
    524c:	ldrdhi	pc, [r0], -r3
    5250:	bl	fffc324c <__assert_fail@plt+0xfffc0458>
    5254:	bmi	fedd7934 <__assert_fail@plt+0xfedd4b40>
    5258:	strls	r4, [r0, #-1145]	; 0xfffffb87
    525c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    5260:	strmi	r2, [r3], -r1, lsl #2
    5264:			; <UNDEFINED> instruction: 0xf7fd4640
    5268:	ldmibmi	r3!, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    526c:	ldrdcc	pc, [r0], r6	; <UNPREDICTABLE>
    5270:			; <UNDEFINED> instruction: 0xf8d64630
    5274:	ldrbtmi	r2, [r9], #-152	; 0xffffff68
    5278:	blx	1bc327c <__assert_fail@plt+0x1bc0488>
    527c:	blmi	fe63eedc <__assert_fail@plt+0xfe63c0e8>
    5280:			; <UNDEFINED> instruction: 0xf85a4dae
    5284:	ldrbtmi	r3, [sp], #-3
    5288:	ldrdls	pc, [r0], -r3
    528c:	bl	ff843288 <__assert_fail@plt+0xff840494>
    5290:	bmi	feb17944 <__assert_fail@plt+0xfeb14b50>
    5294:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5298:	tstls	r1, sl, ror r4
    529c:	strmi	r2, [r3], -r1, lsl #2
    52a0:			; <UNDEFINED> instruction: 0xf7fd4648
    52a4:			; <UNDEFINED> instruction: 0xf8d6ecbe
    52a8:			; <UNDEFINED> instruction: 0xf8d61118
    52ac:			; <UNDEFINED> instruction: 0x46303110
    52b0:			; <UNDEFINED> instruction: 0x2098f8d6
    52b4:			; <UNDEFINED> instruction: 0xf8d69101
    52b8:	stmibmi	r3!, {r2, r4, r8, ip, lr}
    52bc:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    52c0:	blx	12c32c4 <__assert_fail@plt+0x12c04d0>
    52c4:	ldmibcc	r0!, {r3, r4, r6, r7, fp, ip, sp, lr, pc}
    52c8:			; <UNDEFINED> instruction: 0x069d7f1b
    52cc:	movwcs	sp, #1290	; 0x50a
    52d0:	ldrdeq	pc, [r8], r6	; <UNPREDICTABLE>
    52d4:			; <UNDEFINED> instruction: 0x4619461a
    52d8:			; <UNDEFINED> instruction: 0xf0089300
    52dc:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    52e0:	adchi	pc, fp, r0, asr #32
    52e4:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
    52e8:			; <UNDEFINED> instruction: 0x0719681b
    52ec:	svcge	0x0078f57f
    52f0:	fldmiaxmi	r7, {d4-d64}	;@ Deprecated
    52f4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    52f8:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    52fc:	bl	fea432f8 <__assert_fail@plt+0xfea40504>
    5300:	bmi	fe557958 <__assert_fail@plt+0xfe554b64>
    5304:	strls	r4, [r0], #-1145	; 0xfffffb87
    5308:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    530c:	strmi	r2, [r3], -r1, lsl #2
    5310:			; <UNDEFINED> instruction: 0xf7fd4628
    5314:	ldmibmi	r1, {r1, r2, r7, sl, fp, sp, lr, pc}
    5318:			; <UNDEFINED> instruction: 0x2098f8d6
    531c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5320:	blx	6c3324 <__assert_fail@plt+0x6c0530>
    5324:			; <UNDEFINED> instruction: 0x465ae75c
    5328:			; <UNDEFINED> instruction: 0xf8b6f009
    532c:	strmi	r4, [r9], r0, lsl #13
    5330:	movweq	lr, #39512	; 0x9a58
    5334:	mrcge	4, 6, APSR_nzcv, cr3, cr15, {3}
    5338:	ldrbtmi	r4, [fp], #-2953	; 0xfffff477
    533c:			; <UNDEFINED> instruction: 0x071f681b
    5340:	ldrtmi	sp, [r0], -r0, ror #8
    5344:			; <UNDEFINED> instruction: 0xf85af003
    5348:	blmi	fe1becc0 <__assert_fail@plt+0xfe1bbecc>
    534c:			; <UNDEFINED> instruction: 0xe76f447b
    5350:	ldreq	r6, [sp, -fp, lsr #16]
    5354:	blmi	18bab30 <__assert_fail@plt+0x18b7d3c>
    5358:			; <UNDEFINED> instruction: 0xf85a4d83
    535c:	ldrbtmi	r3, [sp], #-3
    5360:			; <UNDEFINED> instruction: 0xf7fd681f
    5364:	stmibmi	r1, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    5368:	ldrbtmi	r4, [r9], #-2689	; 0xfffff57f
    536c:	tstls	r1, r0, lsl #10
    5370:	tstcs	r1, sl, ror r4
    5374:	ldrtmi	r4, [r8], -r3, lsl #12
    5378:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    537c:			; <UNDEFINED> instruction: 0xf8d6497d
    5380:			; <UNDEFINED> instruction: 0x46302098
    5384:			; <UNDEFINED> instruction: 0xf7ff4479
    5388:	ldrb	pc, [sl, r7, ror #19]	; <UNPREDICTABLE>
    538c:	ldreq	r6, [r9, -fp, lsl #16]
    5390:	blmi	14faaf4 <__assert_fail@plt+0x14f7d00>
    5394:			; <UNDEFINED> instruction: 0xf85a4d78
    5398:	ldrbtmi	r3, [sp], #-3
    539c:			; <UNDEFINED> instruction: 0xf7fd681f
    53a0:	ldmdbmi	r6!, {r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    53a4:	ldrbtmi	r4, [r9], #-2678	; 0xfffff58a
    53a8:	tstls	r1, r0, lsl #10
    53ac:	tstcs	r1, sl, ror r4
    53b0:	ldrtmi	r4, [r8], -r3, lsl #12
    53b4:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    53b8:			; <UNDEFINED> instruction: 0x46304972
    53bc:			; <UNDEFINED> instruction: 0xf7ff4479
    53c0:	ldr	pc, [lr, fp, asr #19]!
    53c4:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
    53c8:			; <UNDEFINED> instruction: 0x071a681b
    53cc:	blmi	113aab8 <__assert_fail@plt+0x1137cc4>
    53d0:			; <UNDEFINED> instruction: 0xf85a4d6e
    53d4:	ldrbtmi	r3, [sp], #-3
    53d8:			; <UNDEFINED> instruction: 0xf7fd681f
    53dc:	stmdbmi	ip!, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    53e0:	ldrbtmi	r4, [r9], #-2668	; 0xfffff594
    53e4:	tstls	r1, r0, lsl #10
    53e8:	tstcs	r1, sl, ror r4
    53ec:	ldrtmi	r4, [r8], -r3, lsl #12
    53f0:	ldc	7, cr15, [r6], {253}	; 0xfd
    53f4:			; <UNDEFINED> instruction: 0xf8d64968
    53f8:			; <UNDEFINED> instruction: 0x46302098
    53fc:			; <UNDEFINED> instruction: 0xf7ff4479
    5400:	ldr	pc, [lr, fp, lsr #19]
    5404:	vstmdbmi	r5!, {d20-<overflow reg d46>}
    5408:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    540c:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    5410:	bl	7c340c <__assert_fail@plt+0x7c0618>
    5414:	bmi	18d79a4 <__assert_fail@plt+0x18d4bb0>
    5418:	strls	r4, [r0, #-1145]	; 0xfffffb87
    541c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    5420:	strmi	r2, [r3], -r1, lsl #2
    5424:			; <UNDEFINED> instruction: 0xf7fd4638
    5428:	ldmdbmi	pc, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    542c:			; <UNDEFINED> instruction: 0x2098f8d6
    5430:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5434:			; <UNDEFINED> instruction: 0xf990f7ff
    5438:	blmi	173f24c <__assert_fail@plt+0x173c458>
    543c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5440:			; <UNDEFINED> instruction: 0xf57f0718
    5444:	blmi	9b1244 <__assert_fail@plt+0x9ae450>
    5448:			; <UNDEFINED> instruction: 0xf85a4d59
    544c:	ldrbtmi	r3, [sp], #-3
    5450:			; <UNDEFINED> instruction: 0xf7fd681f
    5454:	ldmdbmi	r7, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    5458:	ldrbtmi	r4, [r9], #-2647	; 0xfffff5a9
    545c:	tstls	r1, r0, lsl #10
    5460:	tstcs	r1, sl, ror r4
    5464:	ldrtmi	r4, [r8], -r3, lsl #12
    5468:	bl	ff6c3464 <__assert_fail@plt+0xff6c0670>
    546c:			; <UNDEFINED> instruction: 0x46304953
    5470:			; <UNDEFINED> instruction: 0xf7ff4479
    5474:			; <UNDEFINED> instruction: 0xe764f971
    5478:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    547c:			; <UNDEFINED> instruction: 0x071a681b
    5480:	svcge	0x005ff57f
    5484:	vstrmi	d20, [pc, #-88]	; 5434 <__assert_fail@plt+0x2640>
    5488:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    548c:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    5490:	b	ff7c348c <__assert_fail@plt+0xff7c0698>
    5494:	bmi	13579cc <__assert_fail@plt+0x1354bd8>
    5498:	strls	r4, [r0, #-1145]	; 0xfffffb87
    549c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    54a0:	strmi	r2, [r3], -r1, lsl #2
    54a4:			; <UNDEFINED> instruction: 0xf7fd4638
    54a8:	stmdbmi	r9, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    54ac:			; <UNDEFINED> instruction: 0x2098f8d6
    54b0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    54b4:			; <UNDEFINED> instruction: 0xf950f7ff
    54b8:	stmdbmi	r6, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
    54bc:	ldrbtmi	r2, [r9], #-1
    54c0:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54c4:	andcs	r4, r5, #68, 18	; 0x110000
    54c8:			; <UNDEFINED> instruction: 0xf7fd4479
    54cc:			; <UNDEFINED> instruction: 0x4601e992
    54d0:			; <UNDEFINED> instruction: 0xf7fd2001
    54d4:	svclt	0x0000e9c6
    54d8:	andeq	sp, r1, r6, lsl #26
    54dc:	andeq	lr, r1, r0, lsl r0
    54e0:	ldrdeq	r0, [r0], -ip
    54e4:	andeq	sl, r0, r8, ror #17
    54e8:	andeq	sl, r0, ip, ror r9
    54ec:			; <UNDEFINED> instruction: 0x0000a8ba
    54f0:	andeq	sl, r0, lr, lsr #21
    54f4:	andeq	sp, r1, ip, lsr #31
    54f8:	andeq	sp, r1, sl, ror #30
    54fc:	andeq	sp, r1, r8, asr pc
    5500:	andeq	sp, r1, r4, lsr #30
    5504:	andeq	fp, r0, r0, ror #28
    5508:			; <UNDEFINED> instruction: 0x0001deba
    550c:	andeq	ip, r0, ip, lsl r8
    5510:	andeq	sl, r0, r6, asr #17
    5514:	andeq	sp, r1, r0, ror #28
    5518:			; <UNDEFINED> instruction: 0x0000a8bc
    551c:	muleq	r0, r6, r7
    5520:	strdeq	sl, [r0], -r0
    5524:	ldrdeq	sl, [r0], -r4
    5528:	andeq	sl, r0, r0, ror r7
    552c:			; <UNDEFINED> instruction: 0x0000a6b6
    5530:	andeq	sl, r0, ip, asr #14
    5534:	andeq	sl, r0, sl, lsl #13
    5538:	andeq	sl, r0, r2, ror r7
    553c:	andeq	sl, r0, sl, ror r6
    5540:	andeq	sl, r0, r0, lsl r7
    5544:	andeq	sl, r0, r0, asr r6
    5548:	andeq	sl, r0, r2, asr #15
    554c:	andeq	sp, r1, r6, lsr #26
    5550:	andeq	sl, r0, r8, lsl #12
    5554:	andeq	sl, r0, r0, lsr #13
    5558:	ldrdeq	sl, [r0], -lr
    555c:	andeq	sl, r0, sl, lsr #15
    5560:	ldrdeq	sp, [r1], -r2
    5564:	andeq	fp, r0, ip, ror #6
    5568:	andeq	sl, r0, r2, lsr #11
    556c:	andeq	sl, r0, sl, lsr r6
    5570:	andeq	sl, r0, r8, ror r5
    5574:	andeq	sl, r0, ip, lsl #13
    5578:	andeq	sl, r0, r6, ror #10
    557c:	strdeq	sl, [r0], -lr
    5580:	andeq	sl, r0, ip, lsr r5
    5584:	andeq	sl, r0, ip, ror r6
    5588:	andeq	sp, r1, r6, asr #24
    558c:	andeq	sl, r0, sl, lsr #10
    5590:	andeq	sl, r0, r2, asr #11
    5594:	andeq	sl, r0, r0, lsl #10
    5598:	andeq	sl, r0, ip, asr #11
    559c:	strdeq	sl, [r0], -r4
    55a0:	andeq	sl, r0, ip, lsl #11
    55a4:	andeq	sl, r0, sl, asr #9
    55a8:	andeq	sl, r0, r6, asr #11
    55ac:	ldrdeq	sp, [r1], -r0
    55b0:			; <UNDEFINED> instruction: 0x0000a4b2
    55b4:	andeq	sl, r0, sl, asr #10
    55b8:	andeq	sl, r0, r8, lsl #9
    55bc:	andeq	sl, r0, ip, lsr r6
    55c0:	muleq	r1, r2, fp
    55c4:	andeq	sl, r0, r4, ror r4
    55c8:	andeq	sl, r0, ip, lsl #10
    55cc:	andeq	sl, r0, sl, asr #8
    55d0:	andeq	sl, r0, r2, lsr #11
    55d4:	andeq	sl, r0, lr, ror #5
    55d8:	andeq	sl, r0, r0, asr #9
    55dc:	svcmi	0x00f0e92d
    55e0:			; <UNDEFINED> instruction: 0xf8df4605
    55e4:			; <UNDEFINED> instruction: 0xf5ad3608
    55e8:			; <UNDEFINED> instruction: 0xf8df5d81
    55ec:	addlt	r6, r1, r4, lsl #12
    55f0:			; <UNDEFINED> instruction: 0x0600f8df
    55f4:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    55f8:	ldrbhi	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    55fc:			; <UNDEFINED> instruction: 0x460c681b
    5600:			; <UNDEFINED> instruction: 0xf50d5830
    5604:	tstcc	ip, r0, lsl #3
    5608:			; <UNDEFINED> instruction: 0xf00344f8
    560c:	stmdavs	r0, {r3, r8, r9}
    5610:			; <UNDEFINED> instruction: 0xf04f6008
    5614:			; <UNDEFINED> instruction: 0xb1220000
    5618:			; <UNDEFINED> instruction: 0x2110f8d4
    561c:			; <UNDEFINED> instruction: 0xf0402a00
    5620:	blcs	25d38 <__assert_fail@plt+0x22f44>
    5624:	msrhi	SPSR_fxc, r0, asr #32
    5628:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    562c:			; <UNDEFINED> instruction: 0xf8d3447b
    5630:	svcvc	0x001b39b0
    5634:			; <UNDEFINED> instruction: 0xf100075e
    5638:			; <UNDEFINED> instruction: 0xf8d480c4
    563c:	blcs	11a94 <__assert_fail@plt+0xeca0>
    5640:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    5644:	ldrls	pc, [r8, #2271]!	; 0x8df
    5648:	ldrdeq	pc, [r8], r4	; <UNPREDICTABLE>
    564c:			; <UNDEFINED> instruction: 0x464944f9
    5650:	ldc2	0, cr15, [ip, #24]!
    5654:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5658:	sbchi	pc, r4, r0
    565c:	ldrdeq	pc, [r8], r4	; <UNPREDICTABLE>
    5660:			; <UNDEFINED> instruction: 0xf968f006
    5664:	ldrcc	pc, [ip, #2271]	; 0x8df
    5668:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    566c:			; <UNDEFINED> instruction: 0xf100071a
    5670:			; <UNDEFINED> instruction: 0xf8df8246
    5674:	ldrbtmi	r3, [fp], #-1428	; 0xfffffa6c
    5678:			; <UNDEFINED> instruction: 0xf8df9303
    567c:	ldrbtmi	r3, [fp], #-1424	; 0xfffffa70
    5680:			; <UNDEFINED> instruction: 0xf8df9305
    5684:	ldrbtmi	r3, [fp], #-1420	; 0xfffffa74
    5688:	ldrtmi	r9, [r8], -r4, lsl #6
    568c:	bl	bc3688 <__assert_fail@plt+0xbc0894>
    5690:	stmdacs	r0, {r0, r9, sl, lr}
    5694:	stclvc	0, cr13, [fp], {106}	; 0x6a
    5698:	ldreq	pc, [r3], -r1, lsl #2
    569c:			; <UNDEFINED> instruction: 0xf0002b2e
    56a0:	stclvc	0, cr8, [fp], {197}	; 0xc5
    56a4:			; <UNDEFINED> instruction: 0xf0002b2e
    56a8:	andcs	r8, r0, #201	; 0xc9
    56ac:			; <UNDEFINED> instruction: 0xf0084638
    56b0:	stmdacs	r0, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
    56b4:	sbcshi	pc, r1, r0
    56b8:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    56bc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    56c0:			; <UNDEFINED> instruction: 0xf100071b
    56c4:			; <UNDEFINED> instruction: 0xf10d8137
    56c8:			; <UNDEFINED> instruction: 0x46380a1c
    56cc:	bl	9c36c8 <__assert_fail@plt+0x9c08d4>
    56d0:	mvnsvc	pc, #64, 12	; 0x4000000
    56d4:			; <UNDEFINED> instruction: 0x46314652
    56d8:	stmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    56dc:	vmull.p8	<illegal reg q8.5>, d0, d3
    56e0:			; <UNDEFINED> instruction: 0xf04f80d7
    56e4:			; <UNDEFINED> instruction: 0x212f0b00
    56e8:			; <UNDEFINED> instruction: 0xf80a4650
    56ec:			; <UNDEFINED> instruction: 0xf7fdb003
    56f0:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    56f4:	sbchi	pc, ip, r0
    56f8:	andlt	pc, r0, r0, lsl #17
    56fc:	ldrbmi	r2, [r0], -pc, lsr #2
    5700:	b	ff4436fc <__assert_fail@plt+0xff440908>
    5704:			; <UNDEFINED> instruction: 0xf0002800
    5708:	mcrrne	0, 12, r8, r2, cr3
    570c:			; <UNDEFINED> instruction: 0x46284659
    5710:	stc2l	7, cr15, [r4], #-1020	; 0xfffffc04
    5714:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5718:	adcshi	pc, sl, r0
    571c:			; <UNDEFINED> instruction: 0x46014632
    5720:			; <UNDEFINED> instruction: 0xf7ff4628
    5724:			; <UNDEFINED> instruction: 0x4606fc5b
    5728:	strmi	fp, [r1], -r0, lsr #3
    572c:			; <UNDEFINED> instruction: 0xf0024620
    5730:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5734:			; <UNDEFINED> instruction: 0x81a5f000
    5738:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    573c:			; <UNDEFINED> instruction: 0xf8d3447b
    5740:	svcvc	0x001b39b0
    5744:			; <UNDEFINED> instruction: 0xf1000758
    5748:			; <UNDEFINED> instruction: 0xf8d6818f
    574c:	smlatblt	r8, r8, r0, r0
    5750:			; <UNDEFINED> instruction: 0xf8f0f006
    5754:	ldrdeq	pc, [r8], sl	; <UNPREDICTABLE>
    5758:	addsle	r2, r6, r0, lsl #16
    575c:			; <UNDEFINED> instruction: 0xf8eaf006
    5760:			; <UNDEFINED> instruction: 0xf7fd4638
    5764:	strmi	lr, [r1], -r4, asr #21
    5768:	orrsle	r2, r4, r0, lsl #16
    576c:			; <UNDEFINED> instruction: 0xf7fd4638
    5770:			; <UNDEFINED> instruction: 0xf8dfeb24
    5774:	ldrbtmi	r3, [fp], #-1192	; 0xfffffb58
    5778:			; <UNDEFINED> instruction: 0x071a681b
    577c:	adchi	pc, lr, r0, asr #2
    5780:	ldrcc	pc, [ip], #2271	; 0x8df
    5784:	ldrpl	pc, [ip], #2271	; 0x8df
    5788:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    578c:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    5790:	ldmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5794:	ldrne	pc, [r0], #2271	; 0x8df
    5798:	ldrcs	pc, [r0], #2271	; 0x8df
    579c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    57a0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    57a4:	strmi	r2, [r3], -r1, lsl #2
    57a8:			; <UNDEFINED> instruction: 0xf7fd4630
    57ac:			; <UNDEFINED> instruction: 0xf8dfea3a
    57b0:			; <UNDEFINED> instruction: 0xf8d41480
    57b4:			; <UNDEFINED> instruction: 0x464b2098
    57b8:			; <UNDEFINED> instruction: 0x46204479
    57bc:			; <UNDEFINED> instruction: 0xffccf7fe
    57c0:			; <UNDEFINED> instruction: 0xf8d4e08c
    57c4:	blcs	11c2c <__assert_fail@plt+0xee38>
    57c8:	addhi	pc, r2, r0
    57cc:	strbtls	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    57d0:	ldrdeq	pc, [r8], r4	; <UNPREDICTABLE>
    57d4:			; <UNDEFINED> instruction: 0x464944f9
    57d8:	ldc2l	0, cr15, [r8], #24
    57dc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    57e0:	svcge	0x003cf47f
    57e4:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    57e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    57ec:	ldrble	r0, [r5, #-1817]!	; 0xfffff8e7
    57f0:	strtcc	pc, [ip], #-2271	; 0xfffff721
    57f4:	strbpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    57f8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    57fc:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    5800:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5804:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5808:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    580c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5810:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    5814:	strmi	r2, [r3], -r1, lsl #2
    5818:			; <UNDEFINED> instruction: 0xf7fd4630
    581c:			; <UNDEFINED> instruction: 0xf8dfea02
    5820:	strtmi	r1, [r0], -r8, lsr #8
    5824:			; <UNDEFINED> instruction: 0xf7fe4479
    5828:			; <UNDEFINED> instruction: 0xe057ff97
    582c:	blcs	23a00 <__assert_fail@plt+0x20c0c>
    5830:	svcge	0x002bf43f
    5834:	blcs	ba4b68 <__assert_fail@plt+0xba1d74>
    5838:	svcge	0x0037f47f
    583c:	blcs	ba3a10 <__assert_fail@plt+0xba0c1c>
    5840:	svcge	0x0033f47f
    5844:	blcs	23b18 <__assert_fail@plt+0x20d24>
    5848:	svcge	0x001ff43f
    584c:	ldrtmi	r2, [r8], -r0, lsl #4
    5850:			; <UNDEFINED> instruction: 0xf878f008
    5854:			; <UNDEFINED> instruction: 0xf47f2800
    5858:	blls	f151c <__assert_fail@plt+0xee728>
    585c:			; <UNDEFINED> instruction: 0x0719681b
    5860:	addhi	pc, r5, r0, lsl #2
    5864:	tstcs	r0, r2, lsr r6
    5868:			; <UNDEFINED> instruction: 0xf7ff4628
    586c:			; <UNDEFINED> instruction: 0x4606fbb7
    5870:			; <UNDEFINED> instruction: 0xf43f2800
    5874:	strmi	sl, [r1], -sl, lsl #30
    5878:			; <UNDEFINED> instruction: 0xf0024620
    587c:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5880:	teqhi	r0, r0	; <UNPREDICTABLE>
    5884:	ldrdeq	pc, [r8], r6	; <UNPREDICTABLE>
    5888:			; <UNDEFINED> instruction: 0xf47f2800
    588c:	ldrbt	sl, [ip], r7, ror #30
    5890:	ldrbtmi	r4, [fp], #-3054	; 0xfffff412
    5894:			; <UNDEFINED> instruction: 0x071e681b
    5898:	mrcge	5, 7, APSR_nzcv, cr7, cr15, {3}
    589c:	vfmsmi.f64	d20, d28, d16
    58a0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    58a4:			; <UNDEFINED> instruction: 0xf8d3447e
    58a8:			; <UNDEFINED> instruction: 0xf7fda000
    58ac:	stmibmi	r9!, {r1, r4, r6, r7, fp, sp, lr, pc}^
    58b0:	ldrbtmi	r4, [r9], #-2793	; 0xfffff517
    58b4:	tstls	r1, r0, lsl #12
    58b8:	tstcs	r1, sl, ror r4
    58bc:	ldrbmi	r4, [r0], -r3, lsl #12
    58c0:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58c4:	strtmi	r4, [r0], -r5, ror #19
    58c8:			; <UNDEFINED> instruction: 0xf7fe4479
    58cc:	ldrb	pc, [ip], r5, asr #30	; <UNPREDICTABLE>
    58d0:	ldrbtmi	r4, [fp], #-3043	; 0xfffff41d
    58d4:			; <UNDEFINED> instruction: 0x0718681b
    58d8:	msrhi	CPSR_fsx, r0, lsl #2
    58dc:			; <UNDEFINED> instruction: 0xf50d49e1
    58e0:	bmi	ff11a6e8 <__assert_fail@plt+0xff1178f4>
    58e4:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    58e8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    58ec:	subsmi	r6, r1, sl, lsl r8
    58f0:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
    58f4:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    58f8:	pop	{r0, ip, sp, pc}
    58fc:	blmi	ff2298c4 <__assert_fail@plt+0xff226ad0>
    5900:			; <UNDEFINED> instruction: 0xf8584ed9
    5904:	ldrbtmi	r3, [lr], #-3
    5908:			; <UNDEFINED> instruction: 0xf7fd681f
    590c:	ldmibmi	r7, {r1, r5, r7, fp, sp, lr, pc}^
    5910:	ldrbtmi	r4, [r9], #-2775	; 0xfffff529
    5914:	tstls	r1, r0, lsl #12
    5918:	tstcs	r1, sl, ror r4
    591c:	ldrtmi	r4, [r8], -r3, lsl #12
    5920:	ldmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5924:			; <UNDEFINED> instruction: 0xf8d449d3
    5928:			; <UNDEFINED> instruction: 0x46202098
    592c:			; <UNDEFINED> instruction: 0xf7fe4479
    5930:	uhadd16	pc, r9, r3	; <UNPREDICTABLE>
    5934:			; <UNDEFINED> instruction: 0xf8584bba
    5938:			; <UNDEFINED> instruction: 0xf8d33003
    593c:			; <UNDEFINED> instruction: 0xf7fda000
    5940:	stmibmi	sp, {r3, r7, fp, sp, lr, pc}^
    5944:	teqgt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    5948:	ldrbtmi	r4, [r9], #-2765	; 0xfffff533
    594c:	strdls	r4, [r1, -ip]
    5950:	tstcs	r1, sl, ror r4
    5954:	andgt	pc, r0, sp, asr #17
    5958:	ldrbmi	r4, [r0], -r3, lsl #12
    595c:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5960:	ldrtmi	r4, [r2], -r8, asr #19
    5964:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5968:	mrc2	7, 7, pc, cr6, cr14, {7}
    596c:	blmi	feb3f420 <__assert_fail@plt+0xfeb3c62c>
    5970:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5974:	ldrdge	pc, [r0], -r3
    5978:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    597c:			; <UNDEFINED> instruction: 0xf8df49c2
    5980:	bls	1365b8 <__assert_fail@plt+0x1337c4>
    5984:	ldrbtmi	r4, [ip], #1145	; 0x479
    5988:			; <UNDEFINED> instruction: 0xf8cd9101
    598c:	mrscs	ip, (UNDEF: 1)
    5990:	ldrbmi	r4, [r0], -r3, lsl #12
    5994:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5998:			; <UNDEFINED> instruction: 0xf8d449bd
    599c:			; <UNDEFINED> instruction: 0x46332098
    59a0:			; <UNDEFINED> instruction: 0x46204479
    59a4:	mrc2	7, 6, pc, cr8, cr14, {7}
    59a8:	bvs	18bf720 <__assert_fail@plt+0x18bc92c>
    59ac:			; <UNDEFINED> instruction: 0xf47f2a00
    59b0:	blcs	31298 <__assert_fail@plt+0x2e4a4>
    59b4:	sbcshi	pc, r9, r0, asr #32
    59b8:	ldrdeq	pc, [r8], r4	; <UNPREDICTABLE>
    59bc:			; <UNDEFINED> instruction: 0xf0062100
    59c0:	strmi	pc, [r7], -r5, lsl #24
    59c4:			; <UNDEFINED> instruction: 0xf0002800
    59c8:			; <UNDEFINED> instruction: 0xf8df8107
    59cc:			; <UNDEFINED> instruction: 0xf8df92c8
    59d0:	blmi	fecb24f8 <__assert_fail@plt+0xfecaf704>
    59d4:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    59d8:	movwls	r4, #13435	; 0x347b
    59dc:	ldrbtmi	r4, [fp], #-2992	; 0xfffff450
    59e0:	ldrtmi	r9, [r8], -r4, lsl #6
    59e4:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59e8:	cmplt	r0, #1048576	; 0x100000
    59ec:			; <UNDEFINED> instruction: 0xf1017ccb
    59f0:	blcs	b87244 <__assert_fail@plt+0xb84450>
    59f4:	stclvc	0, cr13, [fp], {75}	; 0x4b
    59f8:	suble	r2, lr, lr, lsr #22
    59fc:			; <UNDEFINED> instruction: 0x2098f8d4
    5a00:			; <UNDEFINED> instruction: 0xf0074638
    5a04:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5a08:			; <UNDEFINED> instruction: 0xf8d9d0eb
    5a0c:	ldreq	r3, [fp, -r0]
    5a10:	ldrtmi	sp, [r2], -sl, asr #8
    5a14:	strtmi	r4, [r8], -r1, lsr #12
    5a18:	blx	ff843a1c <__assert_fail@plt+0xff840c28>
    5a1c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5a20:			; <UNDEFINED> instruction: 0x4601d0df
    5a24:			; <UNDEFINED> instruction: 0xf0024620
    5a28:	stmdacs	r0, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    5a2c:			; <UNDEFINED> instruction: 0xf8d6d054
    5a30:			; <UNDEFINED> instruction: 0xf00500a8
    5a34:	shsub16mi	pc, r8, pc	; <UNPREDICTABLE>
    5a38:	ldmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a3c:	stmdacs	r0, {r0, r9, sl, lr}
    5a40:			; <UNDEFINED> instruction: 0xf8d4d1d4
    5a44:			; <UNDEFINED> instruction: 0xf00500a8
    5a48:	blmi	fe5c5824 <__assert_fail@plt+0xfe5c2a30>
    5a4c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5a50:			; <UNDEFINED> instruction: 0xf100071b
    5a54:	ldrtmi	r8, [r8], -r5, lsr #1
    5a58:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a5c:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
    5a60:			; <UNDEFINED> instruction: 0xf003681b
    5a64:	ldrb	r0, [ip, #776]	; 0x308
    5a68:			; <UNDEFINED> instruction: 0x46304651
    5a6c:	ldc2l	0, cr15, [r6, #8]!
    5a70:			; <UNDEFINED> instruction: 0xf47f2800
    5a74:	strmi	sl, [r2], -sl, ror #28
    5a78:			; <UNDEFINED> instruction: 0x46284651
    5a7c:			; <UNDEFINED> instruction: 0xf93af000
    5a80:	andcs	lr, r1, #103809024	; 0x6300000
    5a84:			; <UNDEFINED> instruction: 0x46284631
    5a88:			; <UNDEFINED> instruction: 0xf934f000
    5a8c:	ldmdavc	r3!, {r2, r4, r6, r9, sl, sp, lr, pc}^
    5a90:	adcle	r2, r6, r0, lsl #22
    5a94:	blcs	ba4dc8 <__assert_fail@plt+0xba1fd4>
    5a98:	ldmdavc	r3!, {r4, r5, r7, r8, ip, lr, pc}^
    5a9c:			; <UNDEFINED> instruction: 0xd1ad2b2e
    5aa0:	blcs	23d74 <__assert_fail@plt+0x20f80>
    5aa4:			; <UNDEFINED> instruction: 0xe7a9d09d
    5aa8:			; <UNDEFINED> instruction: 0xf8584b5d
    5aac:			; <UNDEFINED> instruction: 0xf8d33003
    5ab0:			; <UNDEFINED> instruction: 0xf7fca000
    5ab4:	bls	1019f4 <__assert_fail@plt+0xfec00>
    5ab8:	andls	r2, r1, #1073741824	; 0x40000000
    5abc:	andls	r9, r0, #4, 20	; 0x4000
    5ac0:			; <UNDEFINED> instruction: 0x4603465a
    5ac4:			; <UNDEFINED> instruction: 0xf7fd4650
    5ac8:	ldmdbmi	r8!, {r2, r3, r5, r7, fp, sp, lr, pc}^
    5acc:			; <UNDEFINED> instruction: 0x46204632
    5ad0:			; <UNDEFINED> instruction: 0xf7fe4479
    5ad4:	ldr	pc, [ip, r1, asr #28]
    5ad8:	ldrtmi	r4, [r1], -r2, lsl #12
    5adc:			; <UNDEFINED> instruction: 0xf0004628
    5ae0:	str	pc, [r4, r9, lsl #18]!
    5ae4:	ldrtmi	r9, [r1], -r5, lsl #22
    5ae8:			; <UNDEFINED> instruction: 0xf8d34628
    5aec:	svcvc	0x001a39b0
    5af0:	andeq	pc, r4, #130	; 0x82
    5af4:	addeq	pc, r0, #134217731	; 0x8000003
    5af8:			; <UNDEFINED> instruction: 0xf8fcf000
    5afc:	blmi	123f60c <__assert_fail@plt+0x123c818>
    5b00:			; <UNDEFINED> instruction: 0xf8584e6b
    5b04:	ldrbtmi	r3, [lr], #-3
    5b08:	ldrdge	pc, [r0], -r3
    5b0c:	svc	0x00a0f7fc
    5b10:	bmi	1a580b8 <__assert_fail@plt+0x1a552c4>
    5b14:			; <UNDEFINED> instruction: 0x96004479
    5b18:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    5b1c:	strmi	r2, [r3], -r1, lsl #2
    5b20:			; <UNDEFINED> instruction: 0xf7fd4650
    5b24:	stmdbmi	r5!, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    5b28:			; <UNDEFINED> instruction: 0x2098f8d4
    5b2c:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
    5b30:			; <UNDEFINED> instruction: 0xf7fe4620
    5b34:	ldr	pc, [ip, #3601]	; 0xe11
    5b38:	fstmdbxmi	r1!, {d20-d47}	;@ Deprecated
    5b3c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5b40:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    5b44:	svc	0x0084f7fc
    5b48:	bmi	17d80c8 <__assert_fail@plt+0x17d52d4>
    5b4c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    5b50:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    5b54:	strmi	r2, [r3], -r1, lsl #2
    5b58:			; <UNDEFINED> instruction: 0xf7fd4630
    5b5c:	ldmdbmi	fp, {r1, r5, r6, fp, sp, lr, pc}^
    5b60:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5b64:	ldc2l	7, cr15, [r8, #1016]!	; 0x3f8
    5b68:	blmi	b7f650 <__assert_fail@plt+0xb7c85c>
    5b6c:			; <UNDEFINED> instruction: 0xf8584e58
    5b70:	ldrbtmi	r3, [lr], #-3
    5b74:			; <UNDEFINED> instruction: 0xf7fc681f
    5b78:	ldmdbmi	r6, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    5b7c:	ldrbtmi	r4, [r9], #-2646	; 0xfffff5aa
    5b80:	tstls	r1, r0, lsl #12
    5b84:	tstcs	r1, sl, ror r4
    5b88:	ldrtmi	r4, [r8], -r3, lsl #12
    5b8c:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b90:			; <UNDEFINED> instruction: 0xf8d44952
    5b94:			; <UNDEFINED> instruction: 0x46202098
    5b98:			; <UNDEFINED> instruction: 0xf7fe4479
    5b9c:			; <UNDEFINED> instruction: 0xe70bfddd
    5ba0:	vmovmi.8	d15[0], r4
    5ba4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5ba8:			; <UNDEFINED> instruction: 0xf8d3447e
    5bac:			; <UNDEFINED> instruction: 0xf7fc9000
    5bb0:	stmdbmi	ip, {r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    5bb4:	ldrbtmi	r4, [r9], #-2636	; 0xfffff5b4
    5bb8:	tstls	r1, r0, lsl #12
    5bbc:	tstcs	r1, sl, ror r4
    5bc0:	strbmi	r4, [r8], -r3, lsl #12
    5bc4:	stmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5bc8:	strtmi	r4, [r0], -r8, asr #18
    5bcc:			; <UNDEFINED> instruction: 0xf7fe4479
    5bd0:	strb	pc, [r0, -r3, asr #27]	; <UNPREDICTABLE>
    5bd4:	mcr	7, 1, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    5bd8:	andcs	r4, r5, #1130496	; 0x114000
    5bdc:			; <UNDEFINED> instruction: 0xf7fc4479
    5be0:	strmi	lr, [r1], -r8, lsl #28
    5be4:			; <UNDEFINED> instruction: 0xf7fc2001
    5be8:	svclt	0x0000ee3c
    5bec:	andeq	sp, r1, r8, lsl sl
    5bf0:	andeq	sp, r1, r2, lsl #14
    5bf4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5bf8:	strdeq	sp, [r1], -r0
    5bfc:	andeq	sp, r1, r0, ror #19
    5c00:	andeq	sl, r0, r4, lsr #8
    5c04:	andeq	sp, r1, r4, lsr #19
    5c08:	muleq	r1, r6, r9
    5c0c:	andeq	sp, r1, lr, lsl #19
    5c10:	andeq	sl, r0, r2, ror #4
    5c14:	andeq	sp, r1, r0, asr r9
    5c18:	ldrdeq	sp, [r1], -r0
    5c1c:	muleq	r1, r6, r8
    5c20:	ldrdeq	r0, [r0], -ip
    5c24:	andeq	sl, r0, r4, ror r1
    5c28:	andeq	sl, r0, r8, lsl #4
    5c2c:	andeq	sl, r0, r6, asr #2
    5c30:	andeq	sl, r0, r4, asr #9
    5c34:	andeq	sl, r0, r4, lsr #5
    5c38:	andeq	sp, r1, r4, lsr #16
    5c3c:	andeq	sl, r0, r4, lsl #2
    5c40:	muleq	r0, r8, r1
    5c44:	ldrdeq	sl, [r0], -r6
    5c48:	andeq	sl, r0, ip, lsr #7
    5c4c:	andeq	sp, r1, sl, ror r7
    5c50:	andeq	sl, r0, ip, asr r0
    5c54:	strdeq	sl, [r0], -r2
    5c58:	andeq	sl, r0, r0, lsr r0
    5c5c:	andeq	sl, r0, r4, ror r3
    5c60:	andeq	sp, r1, sl, lsr r7
    5c64:	andeq	sp, r1, r2, lsl r4
    5c68:	strdeq	r9, [r0], -sl
    5c6c:	muleq	r0, r2, r0
    5c70:	ldrdeq	r9, [r0], -r0
    5c74:	andeq	sl, r0, ip, ror #4
    5c78:	andeq	sl, r0, sl, asr r0
    5c7c:			; <UNDEFINED> instruction: 0x00009fb4
    5c80:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    5c84:			; <UNDEFINED> instruction: 0x0000a2b6
    5c88:	andeq	sl, r0, r0, lsr #32
    5c8c:	andeq	r9, r0, sl, ror pc
    5c90:			; <UNDEFINED> instruction: 0x0000a2b8
    5c94:	andeq	sp, r1, r8, lsr r6
    5c98:	andeq	r9, r0, r2, lsl pc
    5c9c:	andeq	r9, r0, ip, asr #31
    5ca0:	andeq	r9, r0, r2, lsr #30
    5ca4:	andeq	sp, r1, r0, asr #11
    5ca8:	andeq	sp, r1, lr, lsr #11
    5cac:	andeq	sl, r0, r8, lsl #1
    5cb0:	strdeq	r9, [r0], -sl
    5cb4:	muleq	r0, r0, lr
    5cb8:	andeq	r9, r0, lr, asr #27
    5cbc:	andeq	sl, r0, sl, asr #1
    5cc0:	andeq	r9, r0, r0, asr #27
    5cc4:	andeq	r9, r0, r8, asr lr
    5cc8:	muleq	r0, r6, sp
    5ccc:	andeq	sl, r0, r2, asr r0
    5cd0:	andeq	r9, r0, lr, lsl #27
    5cd4:	andeq	r9, r0, r6, lsr #28
    5cd8:	andeq	r9, r0, r4, ror #26
    5cdc:	andeq	r9, r0, r0, ror pc
    5ce0:	andeq	r9, r0, r8, asr sp
    5ce4:	andeq	r9, r0, lr, ror #27
    5ce8:	andeq	r9, r0, ip, lsr #26
    5cec:	andeq	r9, r0, r4, lsr #31
    5cf0:	andeq	r9, r0, r0, asr pc
    5cf4:	cmplt	r1, r8, lsl #10
    5cf8:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    5cfc:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    5d00:			; <UNDEFINED> instruction: 0x06db7f1b
    5d04:			; <UNDEFINED> instruction: 0xf7ffd401
    5d08:	andcs	pc, r0, r9, ror #24
    5d0c:	blmi	1b5134 <__assert_fail@plt+0x1b2340>
    5d10:	andspl	pc, r6, #64, 4
    5d14:	stmdami	r6, {r0, r2, r8, fp, lr}
    5d18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5d1c:	ldrbtmi	r3, [r8], #-832	; 0xfffffcc0
    5d20:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d24:	andeq	sp, r1, r2, lsl r3
    5d28:	andeq	fp, r0, r8, ror #9
    5d2c:	andeq	r9, r0, lr, lsr #22
    5d30:	andeq	ip, r0, lr, lsr r0
    5d34:	svcmi	0x00f0e92d
    5d38:	ldclmi	6, cr4, [sp], {5}
    5d3c:	ldmmi	sp, {r0, r1, r2, r3, r4, r9, sl, lr}^
    5d40:	movweq	lr, #31314	; 0x7a52
    5d44:			; <UNDEFINED> instruction: 0xf5ad447c
    5d48:	addlt	r5, r7, r3, lsl #27
    5d4c:	movwcs	fp, #7944	; 0x1f08
    5d50:	svclt	0x00185820
    5d54:			; <UNDEFINED> instruction: 0xf8df2300
    5d58:	stmdbcs	r0, {r5, r6, r8, r9, ip, pc}
    5d5c:	movwcs	fp, #3848	; 0xf08
    5d60:			; <UNDEFINED> instruction: 0xf50d4616
    5d64:	andscc	r5, r4, #805306376	; 0x30000008
    5d68:	andsvs	r6, r0, r0, lsl #16
    5d6c:	andeq	pc, r0, pc, asr #32
    5d70:	ldrbtmi	r4, [r9], #1548	; 0x60c
    5d74:	blmi	ff4729c8 <__assert_fail@plt+0xff46fbd4>
    5d78:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5d7c:			; <UNDEFINED> instruction: 0xf1000719
    5d80:	mcrge	0, 0, r8, cr2, cr14, {4}
    5d84:	andcs	r4, r3, r1, lsr #12
    5d88:			; <UNDEFINED> instruction: 0xf7fc4632
    5d8c:	stmdblt	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5d90:	vst2.8	{d6,d8}, [r3 :256], r3
    5d94:			; <UNDEFINED> instruction: 0xf5b34370
    5d98:	rsbsle	r4, r6, r0, asr #31
    5d9c:	andcs	r4, r5, #200, 18	; 0x320000
    5da0:			; <UNDEFINED> instruction: 0xf06f2000
    5da4:	ldrbtmi	r0, [r9], #-2069	; 0xfffff7eb
    5da8:	stc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    5dac:			; <UNDEFINED> instruction: 0xf7fc4621
    5db0:	strcs	lr, [r0], #-3714	; 0xfffff17e
    5db4:			; <UNDEFINED> instruction: 0xf7fc4620
    5db8:	and	lr, r7, r2, lsr #25
    5dbc:	movweq	lr, #31318	; 0x7a56
    5dc0:			; <UNDEFINED> instruction: 0xf06fd116
    5dc4:	stmdbcs	r0, {r0, r2, r4, fp}
    5dc8:	msrhi	SPSR_x, r0
    5dcc:			; <UNDEFINED> instruction: 0xf50d49bd
    5dd0:	bmi	fee1abe4 <__assert_fail@plt+0xfee17df0>
    5dd4:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    5dd8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    5ddc:	subsmi	r6, r1, sl, lsl r8
    5de0:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
    5de4:			; <UNDEFINED> instruction: 0xf50d4640
    5de8:	andlt	r5, r7, r3, lsl #27
    5dec:	svchi	0x00f0e8bd
    5df0:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    5df4:			; <UNDEFINED> instruction: 0x071a681b
    5df8:	sbcshi	pc, r4, r0, lsl #2
    5dfc:	beq	1c42238 <__assert_fail@plt+0x1c3f444>
    5e00:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    5e04:			; <UNDEFINED> instruction: 0x46394630
    5e08:			; <UNDEFINED> instruction: 0xf0084652
    5e0c:	stmdacs	r0, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    5e10:	rscshi	pc, r1, r0
    5e14:	ldcl	7, cr15, [sl], #1008	; 0x3f0
    5e18:	stmdacs	r0, {r2, r9, sl, lr}
    5e1c:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    5e20:	blcs	1923e34 <__assert_fail@plt+0x1921040>
    5e24:	stmdavc	r3, {r2, r5, r6, r8, ip, lr, pc}^
    5e28:	cmnle	r1, sp, ror #22
    5e2c:	blcs	b64040 <__assert_fail@plt+0xb6124c>
    5e30:	blmi	fe9ba3b0 <__assert_fail@plt+0xfe9b75bc>
    5e34:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5e38:	movweq	pc, #32771	; 0x8003	; <UNPREDICTABLE>
    5e3c:			; <UNDEFINED> instruction: 0xf0402b00
    5e40:	strtmi	r8, [r2], -r0, ror #1
    5e44:	strtmi	r2, [r8], -r0, lsl #2
    5e48:			; <UNDEFINED> instruction: 0xf8c8f7ff
    5e4c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    5e50:	sbcshi	pc, r4, r0
    5e54:	strtmi	r4, [r8], -r1, lsl #12
    5e58:	ldc2l	0, cr15, [r4, #8]!
    5e5c:			; <UNDEFINED> instruction: 0x46284b9c
    5e60:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    5e64:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    5e68:			; <UNDEFINED> instruction: 0xf0827f1a
    5e6c:	vsubl.u8	q8, d2, d4
    5e70:			; <UNDEFINED> instruction: 0xf7ff0280
    5e74:			; <UNDEFINED> instruction: 0xf8d6ff3f
    5e78:	strmi	r0, [r0], r8, lsr #1
    5e7c:	addsle	r2, r9, r0, lsl #16
    5e80:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5e84:	ldc2l	0, cr15, [r6, #-20]	; 0xffffffec
    5e88:	ldmib	r6, {r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    5e8c:			; <UNDEFINED> instruction: 0xf10d6708
    5e90:	vpmin.s8	q8, <illegal reg q0.5>, q8
    5e94:	ldrbmi	r0, [r2], -r1, lsl #6
    5e98:			; <UNDEFINED> instruction: 0x46394630
    5e9c:	ldc2	0, cr15, [r8, #32]
    5ea0:			; <UNDEFINED> instruction: 0xd1b72800
    5ea4:	andcs	r4, r5, #2277376	; 0x22c000
    5ea8:			; <UNDEFINED> instruction: 0xf06f2000
    5eac:	ldrbtmi	r0, [r9], #-2069	; 0xfffff7eb
    5eb0:	ldc	7, cr15, [lr], {252}	; 0xfc
    5eb4:			; <UNDEFINED> instruction: 0xf7fc4621
    5eb8:	strcs	lr, [r0], #-3836	; 0xfffff104
    5ebc:	blmi	fe1bfcac <__assert_fail@plt+0xfe1bceb8>
    5ec0:			; <UNDEFINED> instruction: 0xf8594e86
    5ec4:	ldrbtmi	r3, [lr], #-3
    5ec8:			; <UNDEFINED> instruction: 0xf7fc681f
    5ecc:	stmibmi	r4, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    5ed0:	ldrbtmi	r4, [r9], #-2692	; 0xfffff57c
    5ed4:	tstls	r1, r0, lsl #12
    5ed8:	tstcs	r1, sl, ror r4
    5edc:	ldrtmi	r4, [r8], -r3, lsl #12
    5ee0:	mrc	7, 4, APSR_nzcv, cr14, cr12, {7}
    5ee4:	strtmi	r4, [r1], -r0, lsl #17
    5ee8:			; <UNDEFINED> instruction: 0xf7fe4478
    5eec:	smlsldx	pc, r8, sp, ip	; <UNPREDICTABLE>
    5ef0:	bleq	64232c <__assert_fail@plt+0x63f538>
    5ef4:			; <UNDEFINED> instruction: 0xf1ab2000
    5ef8:	tstcs	r0, r0, lsl r2
    5efc:	vhsub.s8	d25, d1, d0
    5f00:	stmdb	fp, {r0, r8, r9}^
    5f04:	ldrbmi	r0, [r2], -r4, lsl #2
    5f08:			; <UNDEFINED> instruction: 0x46394630
    5f0c:	ldc	7, cr15, [r6], {252}	; 0xfc
    5f10:	stmdacs	r0, {r7, r9, sl, lr}
    5f14:	addhi	pc, sp, r0, asr #32
    5f18:	ldmdb	fp, {r2, r4, r5, r6, r8, r9, fp, lr}^
    5f1c:	ldrbtmi	r0, [fp], #-260	; 0xfffffefc
    5f20:	ldmdavs	fp, {r0, r3, r4, r5, r7, r9, lr}
    5f24:	adcsmi	fp, r0, #8, 30
    5f28:	movweq	pc, #32771	; 0x8003	; <UNPREDICTABLE>
    5f2c:	blcs	3a14c <__assert_fail@plt+0x37358>
    5f30:	addhi	pc, fp, r0, asr #32
    5f34:	tstcs	r0, r2, asr r6
    5f38:			; <UNDEFINED> instruction: 0xf7ff4628
    5f3c:	strmi	pc, [r6], -pc, asr #16
    5f40:	subsle	r2, fp, r0, lsl #16
    5f44:	strtmi	r4, [r2], -r1, lsl #12
    5f48:			; <UNDEFINED> instruction: 0xf7ff4628
    5f4c:	strmi	pc, [r7], -r7, asr #16
    5f50:			; <UNDEFINED> instruction: 0xf0002800
    5f54:			; <UNDEFINED> instruction: 0x46018092
    5f58:			; <UNDEFINED> instruction: 0xf0024628
    5f5c:	andcs	pc, r1, #7360	; 0x1cc0
    5f60:			; <UNDEFINED> instruction: 0x46284639
    5f64:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    5f68:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
    5f6c:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    5f70:	smmlaeq	fp, fp, pc, r7	; <UNPREDICTABLE>
    5f74:	ldrtmi	sp, [r1], -r5, lsl #10
    5f78:			; <UNDEFINED> instruction: 0xf0024638
    5f7c:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    5f80:			; <UNDEFINED> instruction: 0xf8d6d07e
    5f84:			; <UNDEFINED> instruction: 0xf00500a8
    5f88:			; <UNDEFINED> instruction: 0xf8d7fcd5
    5f8c:	smlatblt	r8, r8, r0, r0
    5f90:	ldc2l	0, cr15, [r0], {5}
    5f94:	ldrdeq	pc, [r8], r6	; <UNPREDICTABLE>
    5f98:			; <UNDEFINED> instruction: 0xf43f2800
    5f9c:			; <UNDEFINED> instruction: 0xf005af0b
    5fa0:	str	pc, [r7, -r9, asr #25]
    5fa4:			; <UNDEFINED> instruction: 0xf8594b4c
    5fa8:			; <UNDEFINED> instruction: 0xf8d33003
    5fac:			; <UNDEFINED> instruction: 0xf7fc8000
    5fb0:	ldmdbmi	r0, {r4, r6, r8, sl, fp, sp, lr, pc}^
    5fb4:	ldrdgt	pc, [r0, #-143]	; 0xffffff71
    5fb8:	ldrbtmi	r4, [r9], #-2640	; 0xfffff5b0
    5fbc:	strdls	r4, [r1, -ip]
    5fc0:	tstcs	r1, sl, ror r4
    5fc4:	andgt	pc, r0, sp, asr #17
    5fc8:	strbmi	r4, [r0], -r3, lsl #12
    5fcc:	mcr	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5fd0:	b	1088ca0 <__assert_fail@plt+0x1085eac>
    5fd4:	rscslt	r5, r0, #1879048192	; 0x70000000
    5fd8:	rscseq	pc, pc, #34	; 0x22
    5fdc:	cmnvs	pc, #654311424	; 0x27000000	; <UNPREDICTABLE>
    5fe0:	stmdami	r7, {r1, r8, r9, lr}^
    5fe4:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    5fe8:	smlabtcs	fp, r6, r3, pc	; <UNPREDICTABLE>
    5fec:	ldrbtmi	r4, [r8], #-793	; 0xfffffce7
    5ff0:	blx	ffec3ff2 <__assert_fail@plt+0xffec11fe>
    5ff4:	stccs	7, cr14, [r0], {2}
    5ff8:	svcge	0x0054f47f
    5ffc:	ldmdaeq	r5, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    6000:	blmi	d7fb68 <__assert_fail@plt+0xd7cd74>
    6004:			; <UNDEFINED> instruction: 0xf8594e3f
    6008:	ldrbtmi	r3, [lr], #-3
    600c:			; <UNDEFINED> instruction: 0xf7fc681f
    6010:	ldmdbmi	sp!, {r5, r8, sl, fp, sp, lr, pc}
    6014:	ldrbtmi	r4, [r9], #-2621	; 0xfffff5c3
    6018:	tstls	r1, r0, lsl #12
    601c:	tstcs	r1, sl, ror r4
    6020:	ldrtmi	r4, [r8], -r3, lsl #12
    6024:	ldcl	7, cr15, [ip, #1008]!	; 0x3f0
    6028:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    602c:	blx	ff74402e <__assert_fail@plt+0xff74123a>
    6030:	ldmdbmi	r8!, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
    6034:	andcs	r2, r0, r5, lsl #4
    6038:	ldmdaeq	r5, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    603c:			; <UNDEFINED> instruction: 0xf7fc4479
    6040:			; <UNDEFINED> instruction: 0x4621ebd8
    6044:	mrc	7, 1, APSR_nzcv, cr4, cr12, {7}
    6048:	blmi	8ffb20 <__assert_fail@plt+0x8fcd2c>
    604c:			; <UNDEFINED> instruction: 0xf8594e32
    6050:	ldrbtmi	r3, [lr], #-3
    6054:			; <UNDEFINED> instruction: 0xf7fc681f
    6058:	ldmdbmi	r0!, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    605c:	ldrbtmi	r4, [r9], #-2608	; 0xfffff5d0
    6060:	tstls	r1, r0, lsl #12
    6064:	tstcs	r1, sl, ror r4
    6068:	ldrtmi	r4, [r8], -r3, lsl #12
    606c:	ldcl	7, cr15, [r8, #1008]	; 0x3f0
    6070:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    6074:	blx	fee44076 <__assert_fail@plt+0xfee41282>
    6078:			; <UNDEFINED> instruction: 0xf06fe75c
    607c:	usada8	r9, r5, r8, r0
    6080:	ldrtmi	r4, [r1], -r2, lsl #12
    6084:			; <UNDEFINED> instruction: 0xf7ff4628
    6088:			; <UNDEFINED> instruction: 0xe77efe35
    608c:	bl	ff144084 <__assert_fail@plt+0xff141290>
    6090:			; <UNDEFINED> instruction: 0xf44f4b25
    6094:	stmdbmi	r5!, {r4, r5, r7, r9, sp, lr}
    6098:	ldrbtmi	r4, [fp], #-2085	; 0xfffff7db
    609c:	cmpcc	r8, #2030043136	; 0x79000000
    60a0:			; <UNDEFINED> instruction: 0xf7fc4478
    60a4:	stmdbmi	r3!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    60a8:	ldrbtmi	r2, [r9], #-1
    60ac:	bl	ff6440a4 <__assert_fail@plt+0xff6412b0>
    60b0:			; <UNDEFINED> instruction: 0x0001cfb4
    60b4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    60b8:	andeq	ip, r1, r6, lsl #31
    60bc:	muleq	r1, r4, r2
    60c0:	andeq	r9, r0, r2, lsl pc
    60c4:	andeq	ip, r1, r2, lsr #30
    60c8:	andeq	sp, r1, sl, lsl r2
    60cc:	ldrdeq	sp, [r1], -r8
    60d0:	andeq	sp, r1, sl, lsr #3
    60d4:	andeq	r9, r0, r2, lsr #28
    60d8:	ldrdeq	r0, [r0], -ip
    60dc:	andeq	r9, r0, sl, lsr sl
    60e0:	ldrdeq	r9, [r0], -r2
    60e4:	andeq	r9, r0, r0, lsl sl
    60e8:			; <UNDEFINED> instruction: 0x00009db4
    60ec:	andeq	sp, r1, lr, ror #1
    60f0:	andeq	sp, r1, r2, lsr #1
    60f4:	andeq	r9, r0, sl, ror #19
    60f8:	andeq	r9, r0, r4, asr #18
    60fc:	andeq	r9, r0, r8, lsr #18
    6100:	andeq	r9, r0, r2, lsl #26
    6104:	strdeq	r9, [r0], -r6
    6108:	andeq	r9, r0, lr, lsl #19
    610c:	andeq	r9, r0, ip, asr #17
    6110:	andeq	r9, r0, r2, lsr #26
    6114:	andeq	r9, r0, r4, ror #25
    6118:	andeq	r9, r0, lr, lsr #17
    611c:	andeq	r9, r0, r6, asr #18
    6120:	andeq	r9, r0, r4, lsl #17
    6124:	andeq	r9, r0, sl, ror #25
    6128:	andeq	fp, r0, r6, ror #2
    612c:	andeq	r9, r0, ip, lsr #15
    6130:	andeq	r9, r0, ip, ror #24
    6134:	andeq	r9, r0, r2, lsl #14
    6138:			; <UNDEFINED> instruction: 0x4605b5f0
    613c:	blhi	c15f8 <__assert_fail@plt+0xbe804>
    6140:			; <UNDEFINED> instruction: 0xf8df461e
    6144:	strcs	r0, [r0], #-2972	; 0xfffff464
    6148:	blcc	fe6444cc <__assert_fail@plt+0xfe6416d8>
    614c:	adclt	r4, pc, r8, ror r4	; <UNPREDICTABLE>
    6150:	ldmdavs	fp, {r0, r1, r6, r7, fp, ip, lr}
    6154:			; <UNDEFINED> instruction: 0xf04f932d
    6158:	strls	r0, [r4], #-768	; 0xfffffd00
    615c:	stmdale	r0!, {r0, r1, r4, r5, r9, fp, sp}^
    6160:			; <UNDEFINED> instruction: 0xf012e8df
    6164:	addeq	r0, r1, lr, lsl r3
    6168:			; <UNDEFINED> instruction: 0x032e0317
    616c:	rsbseq	r0, r0, r0, ror r0
    6170:	rsbseq	r0, r0, r7, lsl #1
    6174:	adceq	r0, sp, #112	; 0x70
    6178:	adcseq	r0, r3, r2, lsr #5
    617c:	adceq	r0, sl, r1, lsr #1
    6180:	sbcseq	r0, r7, #152	; 0x98
    6184:	sbceq	r0, r1, #204, 4	; 0xc000000c
    6188:	rsceq	r0, r2, #1342177291	; 0x5000000b
    618c:	rsbseq	r0, sp, #-536870904	; 0xe0000008
    6190:	bicseq	r0, ip, #1610612742	; 0x60000006
    6194:	mvneq	r0, r0, lsl #4
    6198:			; <UNDEFINED> instruction: 0x01b801ca
    619c:	rscseq	r0, r8, r3, lsl #2
    61a0:	ldrdeq	r0, [r8], #22	; <UNPREDICTABLE>
    61a4:	cmpeq	r8, r3, asr r1
    61a8:	tsteq	r6, lr, lsr r1
    61ac:	cmpeq	lr, ip, lsr #3
    61b0:	ldrsbteq	r0, [ip], r5
    61b4:	cmneq	fp, #144, 6	; 0x40000002
    61b8:	movweq	r0, #50104	; 0xc3b8
    61bc:	cmneq	r8, #-1006632959	; 0xc4000001
    61c0:	andseq	r0, pc, #-805306364	; 0xd0000004
    61c4:			; <UNDEFINED> instruction: 0x03a5040a
    61c8:	addseq	r0, r8, #-603979773	; 0xdc000003
    61cc:	blmi	644550 <__assert_fail@plt+0x64175c>
    61d0:	ldrbtmi	r4, [ip], #-1584	; 0xfffff9d0
    61d4:			; <UNDEFINED> instruction: 0xf0084621
    61d8:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
    61dc:	orrhi	pc, sl, r0, asr #32
    61e0:	blmi	244564 <__assert_fail@plt+0x241770>
    61e4:	ldrbtmi	r4, [ip], #-1584	; 0xfffff9d0
    61e8:			; <UNDEFINED> instruction: 0xf0084621
    61ec:	stmdacs	r0, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
    61f0:	orrhi	pc, r0, r0, asr #32
    61f4:	bne	ffe44578 <__assert_fail@plt+0xffe41784>
    61f8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    61fc:			; <UNDEFINED> instruction: 0xf0089103
    6200:	stmdbls	r3, {r0, r1, r3, r7, fp, ip, sp, lr, pc}
    6204:			; <UNDEFINED> instruction: 0xf0402800
    6208:			; <UNDEFINED> instruction: 0xf8df860d
    620c:	andcs	r4, r4, #232, 20	; 0xe8000
    6210:			; <UNDEFINED> instruction: 0x0098f8d5
    6214:			; <UNDEFINED> instruction: 0x4621447c
    6218:	ldc	7, cr15, [r0, #1008]!	; 0x3f0
    621c:			; <UNDEFINED> instruction: 0xf0002800
    6220:	strcs	r8, [r0], #-361	; 0xfffffe97
    6224:	bcs	ff4445a8 <__assert_fail@plt+0xff4417b4>
    6228:	bcc	fee445ac <__assert_fail@plt+0xfee417b8>
    622c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6230:	blls	b602a0 <__assert_fail@plt+0xb5d4ac>
    6234:			; <UNDEFINED> instruction: 0xf040405a
    6238:	strtmi	r8, [r0], -sp, asr #10
    623c:	ldc	0, cr11, [sp], #188	; 0xbc
    6240:			; <UNDEFINED> instruction: 0xbdf08b02
    6244:	ldrdeq	lr, [lr, -r5]!
    6248:	movweq	lr, #6736	; 0x1a50
    624c:	strhi	pc, [r6], #0
    6250:	bcs	114a68 <__assert_fail@plt+0x111c74>
    6254:	mvnshi	pc, #0, 4
    6258:			; <UNDEFINED> instruction: 0xf012e8df
    625c:	bicseq	r0, lr, #-1677721597	; 0x9c000003
    6260:			; <UNDEFINED> instruction: 0x03ba03fa
    6264:			; <UNDEFINED> instruction: 0xf8d50394
    6268:			; <UNDEFINED> instruction: 0xf7fe0098
    626c:	strmi	pc, [r4], -fp, ror #28
    6270:			; <UNDEFINED> instruction: 0x4628e7d8
    6274:	blx	ffcc2282 <__assert_fail@plt+0xffcbf48e>
    6278:	stmdavs	r0, {r3, r4, r7, r8, ip, sp, pc}
    627c:			; <UNDEFINED> instruction: 0xf7fcb188
    6280:	strmi	lr, [r4], -r6, asr #21
    6284:	bicle	r2, sp, r0, lsl #16
    6288:	bne	1c4460c <__assert_fail@plt+0x1c41818>
    628c:	ldrbtmi	r2, [r9], #-1
    6290:	b	ff9c4288 <__assert_fail@plt+0xff9c1494>
    6294:			; <UNDEFINED> instruction: 0xf0014628
    6298:	tstlt	r0, r1, ror #23	; <UNPREDICTABLE>
    629c:	stmdacs	r0, {r6, r8, fp, sp, lr}
    62a0:	stflsd	f5, [r4], {237}	; 0xed
    62a4:			; <UNDEFINED> instruction: 0x4628e7be
    62a8:	blx	ff6422b6 <__assert_fail@plt+0xff63f4c2>
    62ac:	rscsle	r2, r8, r0, lsl #16
    62b0:	stmdacs	r0, {r7, fp, sp, lr}
    62b4:	ldrb	sp, [r4, r3, ror #3]!
    62b8:			; <UNDEFINED> instruction: 0xf0014628
    62bc:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    62c0:	stmiavs	r0, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}^
    62c4:	bicsle	r2, sl, r0, lsl #16
    62c8:	strtmi	lr, [r8], -fp, ror #15
    62cc:	blx	ff1c22da <__assert_fail@plt+0xff1bf4e6>
    62d0:	rscle	r2, r6, r0, lsl #16
    62d4:	stmdacs	r0, {r6, fp, sp, lr}
    62d8:	ubfx	sp, r1, #3, #3
    62dc:	bcc	844660 <__assert_fail@plt+0x84186c>
    62e0:			; <UNDEFINED> instruction: 0xf8d3447b
    62e4:	svcvc	0x001b39b0
    62e8:	streq	pc, [r2], #-19	; 0xffffffed
    62ec:			; <UNDEFINED> instruction: 0x83b9f000
    62f0:	bcs	444674 <__assert_fail@plt+0x441880>
    62f4:			; <UNDEFINED> instruction: 0xf8d5a904
    62f8:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    62fc:			; <UNDEFINED> instruction: 0xf93cf006
    6300:	sbcle	r2, lr, r0, lsl #28
    6304:	ldrtmi	r9, [r1], -r4, lsl #16
    6308:	blx	74430a <__assert_fail@plt+0x741516>
    630c:	strtmi	lr, [r8], -r9, asr #15
    6310:	blx	c4310 <__assert_fail@plt+0xc151c>
    6314:	movweq	lr, #6736	; 0x1a50
    6318:	ldrthi	pc, [r8], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    631c:	stccs	12, cr9, [r0], {4}
    6320:	orrhi	pc, ip, #0
    6324:			; <UNDEFINED> instruction: 0xf43f2e00
    6328:	shsub16mi	sl, r1, sp
    632c:			; <UNDEFINED> instruction: 0xf7fe4620
    6330:	ldr	pc, [r6, r9, lsl #22]!
    6334:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6338:			; <UNDEFINED> instruction: 0xf8d5a904
    633c:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    6340:			; <UNDEFINED> instruction: 0xf91af006
    6344:	adcle	r2, ip, r0, lsl #28
    6348:	ldrtmi	r9, [r1], -r4, lsl #16
    634c:	blx	ffec434c <__assert_fail@plt+0xffec1558>
    6350:	strb	r9, [r7, -r4, lsl #24]!
    6354:	ldmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6358:			; <UNDEFINED> instruction: 0xf8d5a904
    635c:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    6360:			; <UNDEFINED> instruction: 0xf90af006
    6364:	mvnle	r2, r0, lsl #28
    6368:			; <UNDEFINED> instruction: 0x4628e79b
    636c:			; <UNDEFINED> instruction: 0xf9c0f7fe
    6370:	stmib	sp, {r8, r9, sp}^
    6374:			; <UNDEFINED> instruction: 0xf8cd330a
    6378:	stmdacs	r0, {r0, r1, r2, r3, r5, ip, sp}
    637c:	stmdbvs	r0, {r0, r4, r7, ip, lr, pc}
    6380:			; <UNDEFINED> instruction: 0xf004a90a
    6384:			; <UNDEFINED> instruction: 0x4604fb35
    6388:			; <UNDEFINED> instruction: 0xf47f2800
    638c:	smlsldx	sl, r9, r8, pc	; <UNPREDICTABLE>
    6390:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6394:			; <UNDEFINED> instruction: 0xf8d5ac0d
    6398:	addcs	r0, r0, #168	; 0xa8
    639c:			; <UNDEFINED> instruction: 0x4621447b
    63a0:			; <UNDEFINED> instruction: 0xf968f006
    63a4:			; <UNDEFINED> instruction: 0xf0002800
    63a8:	strtmi	r8, [r0], -fp, ror #5
    63ac:			; <UNDEFINED> instruction: 0xf7fc215b
    63b0:			; <UNDEFINED> instruction: 0x4604eb7c
    63b4:			; <UNDEFINED> instruction: 0xf43f2800
    63b8:	mcrrne	15, 3, sl, r5, cr5
    63bc:			; <UNDEFINED> instruction: 0x4628215d
    63c0:	bl	1cc43b8 <__assert_fail@plt+0x1cc15c4>
    63c4:	stmdacs	r0, {r2, r9, sl, lr}
    63c8:	svcge	0x002cf43f
    63cc:	strtmi	r2, [r8], -r0, lsl #6
    63d0:			; <UNDEFINED> instruction: 0xf7fc7023
    63d4:			; <UNDEFINED> instruction: 0x4604ea1c
    63d8:			; <UNDEFINED> instruction: 0xf47f2800
    63dc:	ldrb	sl, [r3, -r3, lsr #30]
    63e0:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    63e4:			; <UNDEFINED> instruction: 0xf8d5a904
    63e8:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    63ec:			; <UNDEFINED> instruction: 0xf8c4f006
    63f0:	ldr	r9, [r7, -r4, lsl #24]
    63f4:	stmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    63f8:			; <UNDEFINED> instruction: 0xf8d5a904
    63fc:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    6400:			; <UNDEFINED> instruction: 0xf8baf006
    6404:	orrsle	r2, pc, r0, lsl #28
    6408:			; <UNDEFINED> instruction: 0xf8dfe74b
    640c:	stmdbge	r4, {r4, r8, fp, sp}
    6410:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    6414:			; <UNDEFINED> instruction: 0xf006447a
    6418:	cdpcs	8, 0, cr15, cr0, cr15, {5}
    641c:			; <UNDEFINED> instruction: 0xe740d194
    6420:	blcs	20dd4 <__assert_fail@plt+0x1dfe0>
    6424:	orrshi	pc, r0, #64	; 0x40
    6428:			; <UNDEFINED> instruction: 0x6098f8d5
    642c:	blcs	1924500 <__assert_fail@plt+0x192170c>
    6430:	msrhi	SPSR_sxc, #64	; 0x40
    6434:	blcs	1b64608 <__assert_fail@plt+0x1b61814>
    6438:	msrhi	SPSR_xc, #64	; 0x40
    643c:	blcc	b64710 <__assert_fail@plt+0xb6191c>
    6440:	cmphi	pc, #64	; 0x40	; <UNPREDICTABLE>
    6444:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6448:			; <UNDEFINED> instruction: 0xf8d5a907
    644c:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    6450:			; <UNDEFINED> instruction: 0xf0069307
    6454:	stmdacs	r0, {r0, r4, r7, fp, ip, sp, lr, pc}
    6458:	strhi	pc, [r5], #-832	; 0xfffffcc0
    645c:	blcs	2d080 <__assert_fail@plt+0x2a28c>
    6460:	strhi	pc, [r4], #-0
    6464:	ldmne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6468:	movwls	sl, #34824	; 0x8808
    646c:			; <UNDEFINED> instruction: 0xf7fc4479
    6470:			; <UNDEFINED> instruction: 0x4604eab8
    6474:			; <UNDEFINED> instruction: 0xf0002800
    6478:			; <UNDEFINED> instruction: 0xf8df83f6
    647c:	andcs	r1, r4, #172, 16	; 0xac0000
    6480:			; <UNDEFINED> instruction: 0xf7fc4479
    6484:	stmdblt	r0, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    6488:	strtmi	r7, [r0], -r0, lsr #2
    648c:			; <UNDEFINED> instruction: 0xf922f7fe
    6490:	stmdals	r7, {r2, r9, sl, lr}
    6494:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6498:	mulpl	r0, r4, r9
    649c:			; <UNDEFINED> instruction: 0xf43f2d00
    64a0:			; <UNDEFINED> instruction: 0xf7fcaec1
    64a4:			; <UNDEFINED> instruction: 0x4623eab8
    64a8:	rsclt	r6, sp, #131072	; 0x20000
    64ac:	eorcs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    64b0:			; <UNDEFINED> instruction: 0xf913701a
    64b4:	stccs	15, cr5, [r0, #-4]
    64b8:			; <UNDEFINED> instruction: 0xe6b3d1f6
    64bc:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    64c0:			; <UNDEFINED> instruction: 0xf8d5a904
    64c4:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    64c8:			; <UNDEFINED> instruction: 0xf856f006
    64cc:			; <UNDEFINED> instruction: 0xf47f2e00
    64d0:	usat16	sl, #6, fp
    64d4:			; <UNDEFINED> instruction: 0xf7fe4628
    64d8:	stmdacs	r0, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
    64dc:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    64e0:			; <UNDEFINED> instruction: 0xf7fc69c0
    64e4:	stmdacs	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
    64e8:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
    64ec:	stccs	8, cr6, [r0], {4}
    64f0:	mrcge	4, 4, APSR_nzcv, cr8, cr15, {1}
    64f4:	strb	r4, [r2], r0, lsr #12
    64f8:			; <UNDEFINED> instruction: 0xf7fe4628
    64fc:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    6500:	mcrge	4, 6, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    6504:			; <UNDEFINED> instruction: 0xf7fc6980
    6508:	stmdacs	r0, {r1, r3, r5, r7, fp, sp, lr, pc}
    650c:	strb	sp, [r8], lr, ror #3
    6510:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6514:			; <UNDEFINED> instruction: 0xf8d5a904
    6518:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    651c:			; <UNDEFINED> instruction: 0xf82cf006
    6520:			; <UNDEFINED> instruction: 0xf47f2e00
    6524:	ssat	sl, #29, r1, lsl #30
    6528:			; <UNDEFINED> instruction: 0xf8d56a6b
    652c:	blcs	167a4 <__assert_fail@plt+0x139b0>
    6530:	movthi	pc, #20480	; 0x5000	; <UNPREDICTABLE>
    6534:			; <UNDEFINED> instruction: 0xf43f2c00
    6538:			; <UNDEFINED> instruction: 0xf8d5ae75
    653c:			; <UNDEFINED> instruction: 0xf8df00a8
    6540:	stmdbge	r7, {r2, r4, r5, r6, r7, r8, r9, sl, sp}
    6544:	movwls	r2, #29440	; 0x7300
    6548:			; <UNDEFINED> instruction: 0xf006447a
    654c:	stmdacs	r0, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    6550:	mcrge	4, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    6554:	blcs	2d178 <__assert_fail@plt+0x2a384>
    6558:	cmnhi	ip, #64	; 0x40	; <UNPREDICTABLE>
    655c:			; <UNDEFINED> instruction: 0x07d8f8df
    6560:	sxtab16	r4, ip, r8, ror #8
    6564:	movtcs	lr, #51669	; 0xc9d5
    6568:	tsteq	r3, r2, asr sl
    656c:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {1}
    6570:			; <UNDEFINED> instruction: 0x17c8f8df
    6574:			; <UNDEFINED> instruction: 0xf8d14479
    6578:	svcvc	0x000919b0
    657c:	andeq	pc, r2, r1, lsl r0	; <UNPREDICTABLE>
    6580:	msrhi	CPSR_fx, #0
    6584:	sbfxne	pc, pc, #17, #25
    6588:	ldrbtmi	sl, [r9], #-2052	; 0xfffff7fc
    658c:			; <UNDEFINED> instruction: 0xf9a4f7fe
    6590:	cdpcs	12, 0, cr9, cr0, cr4, {0}
    6594:	mcrge	4, 2, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    6598:	movtcs	lr, #51669	; 0xc9d5
    659c:	movwcs	lr, #2502	; 0x9c6
    65a0:			; <UNDEFINED> instruction: 0xf8dfe640
    65a4:			; <UNDEFINED> instruction: 0xf8d547a0
    65a8:	ldrbtmi	r6, [ip], #-168	; 0xffffff58
    65ac:			; <UNDEFINED> instruction: 0x46214630
    65b0:	cdp2	0, 11, cr15, cr2, cr7, {0}
    65b4:	orrsle	r2, sp, r0, lsl #16
    65b8:			; <UNDEFINED> instruction: 0x478cf8df
    65bc:	ldrbtmi	r4, [ip], #-1584	; 0xfffff9d0
    65c0:			; <UNDEFINED> instruction: 0xf0074621
    65c4:	stmdacs	r0, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    65c8:	movwhi	pc, #40960	; 0xa000	; <UNPREDICTABLE>
    65cc:			; <UNDEFINED> instruction: 0x277cf8df
    65d0:			; <UNDEFINED> instruction: 0x46214630
    65d4:			; <UNDEFINED> instruction: 0xf007447a
    65d8:			; <UNDEFINED> instruction: 0x4605fe57
    65dc:			; <UNDEFINED> instruction: 0xf43f2800
    65e0:			; <UNDEFINED> instruction: 0xf8dfae20
    65e4:	ldrbtmi	r1, [r9], #-1900	; 0xfffff894
    65e8:	svc	0x00fcf7fb
    65ec:			; <UNDEFINED> instruction: 0xf8dfb110
    65f0:	ldrbtmi	r4, [ip], #-1892	; 0xfffff89c
    65f4:			; <UNDEFINED> instruction: 0xf7fc4628
    65f8:	strtmi	lr, [r0], -r2, lsl #17
    65fc:	bge	23ff00 <__assert_fail@plt+0x23d10c>
    6600:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    6604:	andls	sl, r0, #7168	; 0x1c00
    6608:	bge	1b0a24 <__assert_fail@plt+0x1adc30>
    660c:	stc2l	0, cr15, [r6], {7}
    6610:			; <UNDEFINED> instruction: 0xf47f2800
    6614:	stmdbls	r8, {r1, r2, r6, r9, sl, fp, sp, pc}
    6618:	ldmib	sp, {r2, fp, sp, pc}^
    661c:	stmib	sp, {r1, r2, r9, ip, sp}^
    6620:			; <UNDEFINED> instruction: 0xf8df2100
    6624:	bls	14c2fc <__assert_fail@plt+0x149508>
    6628:			; <UNDEFINED> instruction: 0xf7fe4479
    662c:			; <UNDEFINED> instruction: 0xe638f955
    6630:			; <UNDEFINED> instruction: 0x2c006a6c
    6634:	cfldrdge	mvd15, [r5, #508]!	; 0x1fc
    6638:			; <UNDEFINED> instruction: 0x3118f8d5
    663c:			; <UNDEFINED> instruction: 0xf47f2b00
    6640:			; <UNDEFINED> instruction: 0x4628adf1
    6644:	blx	2c2650 <__assert_fail@plt+0x2bf85c>
    6648:			; <UNDEFINED> instruction: 0xf0002800
    664c:	bvs	ff0272f8 <__assert_fail@plt+0xff024504>
    6650:			; <UNDEFINED> instruction: 0xf0002800
    6654:			; <UNDEFINED> instruction: 0xf7fe8325
    6658:			; <UNDEFINED> instruction: 0x4604f83d
    665c:			; <UNDEFINED> instruction: 0xf8d5e5e2
    6660:			; <UNDEFINED> instruction: 0xf00700a8
    6664:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6668:	andhi	pc, sp, #0
    666c:	usateq	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    6670:			; <UNDEFINED> instruction: 0xf7fc4478
    6674:	strmi	lr, [r4], -ip, asr #17
    6678:			; <UNDEFINED> instruction: 0xf47f2800
    667c:			; <UNDEFINED> instruction: 0xe603add3
    6680:			; <UNDEFINED> instruction: 0xf7fe4628
    6684:	stmdacs	r0, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
    6688:	andhi	pc, r7, #64	; 0x40
    668c:			; <UNDEFINED> instruction: 0x06d0f8df
    6690:	ldrb	r4, [r4, #1144]!	; 0x478
    6694:			; <UNDEFINED> instruction: 0x26ccf8df
    6698:			; <UNDEFINED> instruction: 0xf8d5a904
    669c:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    66a0:			; <UNDEFINED> instruction: 0xff6af005
    66a4:	ldr	r9, [sp, #3076]!	; 0xc04
    66a8:			; <UNDEFINED> instruction: 0xf0014628
    66ac:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    66b0:	cfldrdge	mvd15, [r7, #252]!	; 0xfc
    66b4:	stmdacs	r0, {r8, fp, sp, lr}
    66b8:	cfstrdge	mvd15, [r1, #508]!	; 0x1fc
    66bc:			; <UNDEFINED> instruction: 0x4628e5f1
    66c0:			; <UNDEFINED> instruction: 0xff90f000
    66c4:	stmdacs	r0, {r2, r9, sl, lr}
    66c8:	cfldrdge	mvd15, [r9, #508]	; 0x1fc
    66cc:			; <UNDEFINED> instruction: 0xf8dfe5aa
    66d0:	stmdbge	r4, {r3, r4, r7, r9, sl, sp}
    66d4:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    66d8:			; <UNDEFINED> instruction: 0xf005447a
    66dc:	cdpcs	15, 0, cr15, cr0, cr13, {2}
    66e0:	mrcge	4, 1, APSR_nzcv, cr2, cr15, {3}
    66e4:			; <UNDEFINED> instruction: 0x4628e5dd
    66e8:			; <UNDEFINED> instruction: 0xf9b8f001
    66ec:			; <UNDEFINED> instruction: 0xf43f2800
    66f0:	bvs	31e58 <__assert_fail@plt+0x2f064>
    66f4:			; <UNDEFINED> instruction: 0xf47f2800
    66f8:	ldrb	sl, [r2, #3522]	; 0xdc2
    66fc:			; <UNDEFINED> instruction: 0xf0014628
    6700:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    6704:	cfstrdge	mvd15, [sp, #252]	; 0xfc
    6708:	stmdacs	r0, {r7, r8, fp, sp, lr}
    670c:	cfldrsge	mvf15, [r7, #508]!	; 0x1fc
    6710:	strtmi	lr, [r8], -r7, asr #11
    6714:			; <UNDEFINED> instruction: 0xf9a2f001
    6718:			; <UNDEFINED> instruction: 0xf43f2800
    671c:	stmibvs	r0, {r1, r6, r7, r8, sl, fp, sp, pc}^
    6720:			; <UNDEFINED> instruction: 0xf47f2800
    6724:	ldr	sl, [ip, #3500]!	; 0xdac
    6728:			; <UNDEFINED> instruction: 0x2640f8df
    672c:			; <UNDEFINED> instruction: 0xf8dfaf08
    6730:	strcs	r1, [r0], -r0, asr #12
    6734:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    6738:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    673c:			; <UNDEFINED> instruction: 0x9608463b
    6740:			; <UNDEFINED> instruction: 0xffe4f005
    6744:	andsle	r2, r1, r1, lsl #16
    6748:			; <UNDEFINED> instruction: 0xf8d54631
    674c:			; <UNDEFINED> instruction: 0xf7fc00a0
    6750:	mcrrne	8, 15, lr, r1, cr2
    6754:	andle	r4, r9, r4, lsl #12
    6758:	vmin.s8	d20, d1, d26
    675c:			; <UNDEFINED> instruction: 0xf7fc215e
    6760:	smlatblt	r0, r8, r8, lr
    6764:	strtmi	r9, [r0], -r8, lsl #12
    6768:	bl	844760 <__assert_fail@plt+0x84196c>
    676c:	blcs	2d394 <__assert_fail@plt+0x2a5a0>
    6770:	bichi	pc, r3, r0, asr #32
    6774:	ldrbeq	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6778:	str	r4, [r0, #1144]	; 0x478
    677c:			; <UNDEFINED> instruction: 0xf0014628
    6780:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    6784:	cfstrsge	mvf15, [sp, #252]	; 0xfc
    6788:	stmdacs	r0, {r6, r9, fp, sp, lr}
    678c:	cfldrdge	mvd15, [r7, #-508]!	; 0xfffffe04
    6790:			; <UNDEFINED> instruction: 0xf8d5e587
    6794:	stccs	0, cr4, [r0], {160}	; 0xa0
    6798:	cfstrdge	mvd15, [r4, #-252]	; 0xffffff04
    679c:	strb	r4, [lr, #-1568]!	; 0xfffff9e0
    67a0:			; <UNDEFINED> instruction: 0x209cf8d5
    67a4:			; <UNDEFINED> instruction: 0xf43f2a00
    67a8:			; <UNDEFINED> instruction: 0xf8dfad5e
    67ac:	ldrbtmi	r3, [fp], #-1484	; 0xfffffa34
    67b0:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    67b4:	uadd16eq	r7, sp, fp
    67b8:	mvnshi	pc, r0, lsl #2
    67bc:	ldrb	r4, [lr, #-1552]	; 0xfffff9f0
    67c0:	ldrmi	pc, [r8, #2271]!	; 0x8df
    67c4:			; <UNDEFINED> instruction: 0xf8d4447c
    67c8:	ldmdavs	r8, {r4, r5, r7, r8, fp, ip, sp}
    67cc:	stmia	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    67d0:			; <UNDEFINED> instruction: 0xf8d4b938
    67d4:	ldmdavs	r8, {r4, r5, r7, r8, fp, ip, sp}
    67d8:	stmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    67dc:			; <UNDEFINED> instruction: 0xf0002800
    67e0:			; <UNDEFINED> instruction: 0xf8df820b
    67e4:	stmdage	r4, {r2, r3, r4, r7, r8, sl, ip}
    67e8:	ldrdcc	pc, [r0, -r5]!
    67ec:			; <UNDEFINED> instruction: 0x211cf8d5
    67f0:			; <UNDEFINED> instruction: 0xf7fe4479
    67f4:	stcls	8, cr15, [r4], {113}	; 0x71
    67f8:			; <UNDEFINED> instruction: 0xf43f2e00
    67fc:			; <UNDEFINED> instruction: 0xf8d5ad13
    6800:	vst4.8	{d17,d19,d21,d23}, [pc :64], ip
    6804:			; <UNDEFINED> instruction: 0xf8d5437f
    6808:	vaddw.s8	<illegal reg q10.5>, q0, d16
    680c:	vld2.8	{d0-d3}, [r1]
    6810:	b	df214 <__assert_fail@plt+0xdc420>
    6814:	movwcs	r2, #257	; 0x101
    6818:			; <UNDEFINED> instruction: 0xf6cfb2e8
    681c:			; <UNDEFINED> instruction: 0xf02273f0
    6820:	b	c7064 <__assert_fail@plt+0xc4270>
    6824:	movwmi	r3, #4869	; 0x1305
    6828:	andspl	lr, r5, #270336	; 0x42000
    682c:	stmib	r6, {r0, r1, r3, r8, r9, lr}^
    6830:	ldrbt	r3, [r7], #512	; 0x200
    6834:			; <UNDEFINED> instruction: 0xf43f2900
    6838:			; <UNDEFINED> instruction: 0xf8d1acf4
    683c:			; <UNDEFINED> instruction: 0xf7fe0098
    6840:	strmi	pc, [r4], -r1, lsl #23
    6844:			; <UNDEFINED> instruction: 0xf8dfe4ee
    6848:	stmdbge	r4, {r2, r3, r4, r5, r8, sl, sp}
    684c:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    6850:			; <UNDEFINED> instruction: 0xf005447a
    6854:	stcls	14, cr15, [r4], {145}	; 0x91
    6858:	strtmi	lr, [r8], -r4, ror #9
    685c:			; <UNDEFINED> instruction: 0xff5cf7fd
    6860:	movweq	lr, #6736	; 0x1a50
    6864:	orrshi	pc, fp, r0, asr #32
    6868:	stccs	12, cr9, [r0], {4}
    686c:	cfldrdge	mvd15, [sl], {127}	; 0x7f
    6870:	ldreq	pc, [r4, #-2271]	; 0xfffff721
    6874:			; <UNDEFINED> instruction: 0xf7fb4478
    6878:	strmi	lr, [r4], -sl, asr #31
    687c:			; <UNDEFINED> instruction: 0xf47f2800
    6880:	str	sl, [r1, #-3281]	; 0xfffff32f
    6884:	strcc	pc, [r4, #-2271]	; 0xfffff721
    6888:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    688c:			; <UNDEFINED> instruction: 0xf8d3447b
    6890:	svcvc	0x001b39b0
    6894:			; <UNDEFINED> instruction: 0xf140079a
    6898:			; <UNDEFINED> instruction: 0xf8df8104
    689c:	stmdbge	r4, {r2, r4, r5, r6, r7, sl, sp}
    68a0:			; <UNDEFINED> instruction: 0xf005447a
    68a4:	cdpcs	14, 0, cr15, cr0, cr9, {3}
    68a8:	cfstrsge	mvf15, [ip, #-508]!	; 0xfffffe04
    68ac:	bvs	1b3fc98 <__assert_fail@plt+0x1b3cea4>
    68b0:			; <UNDEFINED> instruction: 0xf47f2c00
    68b4:			; <UNDEFINED> instruction: 0xf8d5acb6
    68b8:	blcs	12d20 <__assert_fail@plt+0xff2c>
    68bc:	cfldrsge	mvf15, [r2], #508	; 0x1fc
    68c0:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    68c4:			; <UNDEFINED> instruction: 0xf8d5a904
    68c8:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    68cc:	cdp2	0, 5, cr15, cr4, cr5, {0}
    68d0:	strt	r9, [r7], #3076	; 0xc04
    68d4:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    68d8:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    68dc:			; <UNDEFINED> instruction: 0xf8d3447b
    68e0:	svcvc	0x001b39b0
    68e4:			; <UNDEFINED> instruction: 0xf140079b
    68e8:			; <UNDEFINED> instruction: 0xf8df80f2
    68ec:	stmdbge	r4, {r4, r5, r7, sl, sp}
    68f0:			; <UNDEFINED> instruction: 0xf005447a
    68f4:	tstlt	lr, r1, asr #28	; <UNPREDICTABLE>
    68f8:	ldrtmi	r9, [r1], -r4, lsl #16
    68fc:			; <UNDEFINED> instruction: 0xf822f7fe
    6900:	stccs	12, cr9, [r0], {4}
    6904:	cfstrsge	mvf15, [lr], {127}	; 0x7f
    6908:	ldreq	pc, [r4], #2271	; 0x8df
    690c:			; <UNDEFINED> instruction: 0xf7fb4478
    6910:			; <UNDEFINED> instruction: 0x4604ef7e
    6914:			; <UNDEFINED> instruction: 0xf47f2800
    6918:	ldrt	sl, [r5], #3205	; 0xc85
    691c:			; <UNDEFINED> instruction: 0x2c006a6c
    6920:	cfldrdge	mvd15, [pc], #-508	; 672c <__assert_fail@plt+0x3938>
    6924:			; <UNDEFINED> instruction: 0x3118f8d5
    6928:			; <UNDEFINED> instruction: 0xf47f2b00
    692c:			; <UNDEFINED> instruction: 0x4628ac7b
    6930:			; <UNDEFINED> instruction: 0xf894f001
    6934:	bvs	fe032d9c <__assert_fail@plt+0xfe02ffa8>
    6938:			; <UNDEFINED> instruction: 0xf47f2800
    693c:			; <UNDEFINED> instruction: 0xf8dfae8c
    6940:	stmdbge	r4, {r2, r5, r6, sl, sp}
    6944:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    6948:			; <UNDEFINED> instruction: 0xf005447a
    694c:	stcls	14, cr15, [r4], {21}
    6950:	bvs	1b3faf8 <__assert_fail@plt+0x1b3cd04>
    6954:			; <UNDEFINED> instruction: 0xf47f2c00
    6958:			; <UNDEFINED> instruction: 0xf8d5ac64
    695c:	blcs	12dc4 <__assert_fail@plt+0xffd0>
    6960:	cfstrdge	mvd15, [r0], #-508	; 0xfffffe04
    6964:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6968:			; <UNDEFINED> instruction: 0xf8d5a904
    696c:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    6970:	cdp2	0, 0, cr15, cr2, cr5, {0}
    6974:	ldrb	r9, [r5], #-3076	; 0xfffff3fc
    6978:	adceq	pc, r8, r5, lsl #2
    697c:			; <UNDEFINED> instruction: 0xf97af7fe
    6980:	strb	r4, [pc], #-1540	; 6988 <__assert_fail@plt+0x3b94>
    6984:			; <UNDEFINED> instruction: 0x672ee9d5
    6988:	movweq	lr, #31318	; 0x7a56
    698c:	orrshi	pc, r2, r0
    6990:	teqeq	r0, r5	; <illegal shifter operand>
    6994:	bl	19cd25c <__assert_fail@plt+0x19ca468>
    6998:			; <UNDEFINED> instruction: 0xf0080101
    699c:	strmi	pc, [r2], -r7, lsr #27
    69a0:	ldrtmi	r4, [r0], -fp, lsl #12
    69a4:	mcrr	6, 3, r4, r3, cr9
    69a8:			; <UNDEFINED> instruction: 0xf0082b18
    69ac:	mcrr	13, 9, pc, r1, cr15	; <UNPREDICTABLE>
    69b0:	ldmibmi	lr!, {r0, r1, r2, r4, r8, r9, fp}^
    69b4:	cdp	8, 8, cr10, cr8, cr8, {0}
    69b8:	ldrbtmi	r6, [r9], #-2823	; 0xfffff4f9
    69bc:	blvc	ff1c2040 <__assert_fail@plt+0xff1bf24c>
    69c0:	blvc	202260 <__assert_fail@plt+0x1ff46c>
    69c4:	blcs	601b18 <__assert_fail@plt+0x5fed24>
    69c8:			; <UNDEFINED> instruction: 0xff86f7fd
    69cc:	strt	r9, [r9], #-3080	; 0xfffff3f8
    69d0:	ldrdcs	pc, [r0], #133	; 0x85
    69d4:	ldrsbtcc	pc, [r8], r5	; <UNPREDICTABLE>
    69d8:	ldrsbteq	pc, [r4], r5	; <UNPREDICTABLE>
    69dc:			; <UNDEFINED> instruction: 0xf8d51a9b
    69e0:			; <UNDEFINED> instruction: 0xf8d510bc
    69e4:	blx	fe8d6cfe <__assert_fail@plt+0xfe8d3f0a>
    69e8:	bl	184f5f0 <__assert_fail@plt+0x184c7fc>
    69ec:	blx	6e06 <__assert_fail@plt+0x4012>
    69f0:	b	14935fc <__assert_fail@plt+0x1490808>
    69f4:	eorle	r0, fp, r3, lsl #2
    69f8:	ldrbtmi	r4, [r9], #-2541	; 0xfffff613
    69fc:	ldmibne	r0!, {r0, r4, r6, r7, fp, ip, sp, lr, pc}
    6a00:			; <UNDEFINED> instruction: 0xf0117f09
    6a04:			; <UNDEFINED> instruction: 0xf0000002
    6a08:	stmibmi	sl!, {r0, r3, r5, r8, pc}^
    6a0c:	ldrbtmi	sl, [r9], #-2056	; 0xfffff7f8
    6a10:			; <UNDEFINED> instruction: 0xff62f7fd
    6a14:	str	r9, [r5], #-3080	; 0xfffff3f8
    6a18:	eorne	lr, sp, #3489792	; 0x354000
    6a1c:	ldrsbteq	pc, [ip], r5	; <UNPREDICTABLE>
    6a20:	movwcs	pc, #7074	; 0x1ba2	; <UNPREDICTABLE>
    6a24:	movwcc	pc, #2817	; 0xb01	; <UNPREDICTABLE>
    6a28:			; <UNDEFINED> instruction: 0xf8d5e7e3
    6a2c:	ldmib	r5, {r2, r4, r5, r7, ip}^
    6a30:	blx	fe88eb02 <__assert_fail@plt+0xfe88bd0e>
    6a34:	blx	4f642 <__assert_fail@plt+0x4c84e>
    6a38:	ldrb	r3, [sl, r0, lsl #6]
    6a3c:	ldrbtmi	r4, [r8], #-2270	; 0xfffff722
    6a40:	mcr	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    6a44:	stmdacs	r0, {r2, r9, sl, lr}
    6a48:	cfldrsge	mvf15, [lr], {63}	; 0x3f
    6a4c:	strbt	r9, [r9], #-4
    6a50:	ldrbtmi	r4, [r8], #-2266	; 0xfffff726
    6a54:	mrc	7, 6, APSR_nzcv, cr10, cr11, {7}
    6a58:	stmdacs	r0, {r2, r9, sl, lr}
    6a5c:	blge	ff8c3c60 <__assert_fail@plt+0xff8c0e6c>
    6a60:			; <UNDEFINED> instruction: 0x4628e412
    6a64:	mrc2	7, 2, pc, cr8, cr13, {7}
    6a68:	strmi	r4, [fp], -r7, lsl #12
    6a6c:	ldrtmi	r4, [sl], -r0, lsr #12
    6a70:			; <UNDEFINED> instruction: 0xf004460d
    6a74:	strmi	pc, [r4], -sp, lsl #17
    6a78:			; <UNDEFINED> instruction: 0xf43f2e00
    6a7c:	stmib	r6, {r0, r1, r4, r6, r7, r8, r9, fp, sp, pc}^
    6a80:			; <UNDEFINED> instruction: 0xf7ff7500
    6a84:	stmiami	lr, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, pc}^
    6a88:			; <UNDEFINED> instruction: 0xf7fb4478
    6a8c:	strmi	lr, [r4], -r0, asr #29
    6a90:			; <UNDEFINED> instruction: 0xf47f2800
    6a94:			; <UNDEFINED> instruction: 0xf7ffabc7
    6a98:	stmiami	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    6a9c:			; <UNDEFINED> instruction: 0xf7ff4478
    6aa0:	bmi	ff275a60 <__assert_fail@plt+0xff272c6c>
    6aa4:	ldrbtmi	sl, [sl], #-2312	; 0xfffff6f8
    6aa8:			; <UNDEFINED> instruction: 0xff40f005
    6aac:			; <UNDEFINED> instruction: 0xf47f2800
    6ab0:	ldmib	sp, {r3, r4, r5, r6, r7, r8, r9, fp, sp, pc}^
    6ab4:			; <UNDEFINED> instruction: 0xf0042308
    6ab8:	strmi	pc, [r4], -fp, ror #16
    6abc:			; <UNDEFINED> instruction: 0xf43f2e00
    6ac0:	ldmib	sp, {r0, r4, r5, r7, r8, r9, fp, sp, pc}^
    6ac4:	stmib	r6, {r3, r8, r9, sp}^
    6ac8:			; <UNDEFINED> instruction: 0xf7ff2300
    6acc:	bmi	feff5980 <__assert_fail@plt+0xfeff2b8c>
    6ad0:	ldrbtmi	sl, [sl], #-2312	; 0xfffff6f8
    6ad4:			; <UNDEFINED> instruction: 0xff2af005
    6ad8:			; <UNDEFINED> instruction: 0xf47f2800
    6adc:	ldmib	sp, {r0, r4, r8, r9, sl, fp, sp, pc}^
    6ae0:			; <UNDEFINED> instruction: 0xf0042308
    6ae4:			; <UNDEFINED> instruction: 0x4604f855
    6ae8:	cdpcs	0, 0, cr9, cr0, cr4, {0}
    6aec:	svcge	0x0009f43f
    6af0:	movwcs	lr, #35293	; 0x89dd
    6af4:	movwcs	lr, #2502	; 0x9c6
    6af8:	ldmmi	r5!, {r0, r1, r8, r9, sl, sp, lr, pc}
    6afc:			; <UNDEFINED> instruction: 0xf7ff4478
    6b00:	vldmiami	r4!, {d11-<overflow reg d41>}
    6b04:	ldrtmi	r2, [r0], -r4, lsl #4
    6b08:			; <UNDEFINED> instruction: 0x4621447c
    6b0c:	ldmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b10:			; <UNDEFINED> instruction: 0xf0002800
    6b14:	ldmdavc	r3!, {r1, r2, r4, r7, pc}
    6b18:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    6b1c:	svclt	0x00043b6d
    6b20:	blcc	1924cf4 <__assert_fail@plt+0x1921f00>
    6b24:	cmnle	r9, r0, lsl #22
    6b28:	stmdbge	r8, {r0, r1, r3, r5, r7, r9, fp, lr}
    6b2c:	ldrbtmi	r9, [sl], #-776	; 0xfffffcf8
    6b30:	stc2	0, cr15, [r2, #-20]!	; 0xffffffec
    6b34:	stccs	12, cr9, [r0], {8}
    6b38:	cfstrsge	mvf15, [lr], #508	; 0x1fc
    6b3c:	ldrbtmi	r4, [r8], #-2215	; 0xfffff759
    6b40:	stc2l	7, cr15, [r8, #1012]	; 0x3f4
    6b44:	strt	r4, [r7], #1540	; 0x604
    6b48:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
    6b4c:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    6b50:	stmdacs	r0, {r2, r9, sl, lr}
    6b54:	blge	19c3d58 <__assert_fail@plt+0x19c0f64>
    6b58:	bllt	fe5c4b5c <__assert_fail@plt+0xfe5c1d68>
    6b5c:	andls	r4, r3, #40, 12	; 0x2800000
    6b60:	stc2l	0, cr15, [r0, #-0]
    6b64:	stmdacs	r0, {r0, r1, r9, fp, ip, pc}
    6b68:	blge	1703c6c <__assert_fail@plt+0x1700e78>
    6b6c:	teqcc	ip, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
    6b70:	ldreq	r9, [ip, r3, lsl #4]
    6b74:	blge	1584078 <__assert_fail@plt+0x1581284>
    6b78:	lslseq	pc, r5, #2	; <UNPREDICTABLE>
    6b7c:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b80:	stmdacs	r0, {r0, r1, r9, fp, ip, pc}
    6b84:	blge	1943c88 <__assert_fail@plt+0x1940e94>
    6b88:	bllt	1304b8c <__assert_fail@plt+0x1301d98>
    6b8c:	stmdbge	r4, {r0, r2, r4, r7, r9, fp, lr}
    6b90:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    6b94:			; <UNDEFINED> instruction: 0xf005447a
    6b98:			; <UNDEFINED> instruction: 0xf7fffcef
    6b9c:	bmi	fe4b5aa0 <__assert_fail@plt+0xfe4b2cac>
    6ba0:			; <UNDEFINED> instruction: 0xf8d5a904
    6ba4:	ldrbtmi	r0, [sl], #-168	; 0xffffff58
    6ba8:	stc2l	0, cr15, [r6], #20
    6bac:	stmibmi	pc, {r2, r3, r4, r6, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    6bb0:	ldrbtmi	sl, [r9], #-2056	; 0xfffff7f8
    6bb4:	mrc2	7, 4, pc, cr0, cr13, {7}
    6bb8:			; <UNDEFINED> instruction: 0xf7ff9c08
    6bbc:			; <UNDEFINED> instruction: 0xf8d5bb33
    6bc0:	stccs	0, cr0, [r0], {168}	; 0xa8
    6bc4:	cfldrsge	mvf15, [fp], #508	; 0x1fc
    6bc8:	stmdbge	r4, {r0, r3, r7, r9, fp, lr}
    6bcc:			; <UNDEFINED> instruction: 0xf005447a
    6bd0:	stcls	12, cr15, [r4], {211}	; 0xd3
    6bd4:	bllt	9c4bd8 <__assert_fail@plt+0x9c1de4>
    6bd8:			; <UNDEFINED> instruction: 0xffdaf003
    6bdc:	ldrb	r4, [r8], #1540	; 0x604
    6be0:	ldrtmi	r4, [r0], -r4, lsl #19
    6be4:			; <UNDEFINED> instruction: 0xf0074479
    6be8:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    6bec:	stcmi	0, cr13, [r2], {68}	; 0x44
    6bf0:			; <UNDEFINED> instruction: 0x4620447c
    6bf4:	bllt	1104bf8 <__assert_fail@plt+0x1101e04>
    6bf8:	ldmibcc	r0!, {r2, r4, r6, r7, fp, ip, sp, lr, pc}
    6bfc:			; <UNDEFINED> instruction: 0xf7fb6818
    6c00:	stmdacs	r0, {r2, r8, r9, sl, fp, sp, lr, pc}
    6c04:	cfstrdge	mvd15, [sp, #508]!	; 0x1fc
    6c08:	stmdage	r4, {r2, r3, r4, r5, r6, r8, fp, lr}
    6c0c:	ldrdcc	pc, [r0, -r5]!
    6c10:			; <UNDEFINED> instruction: 0x211cf8d5
    6c14:			; <UNDEFINED> instruction: 0xf7fd4479
    6c18:	strb	pc, [ip, #3679]!	; 0xe5f	; <UNPREDICTABLE>
    6c1c:	stmdbge	r8, {r3, r4, r5, r6, r9, fp, lr}
    6c20:	movwls	r2, #33536	; 0x8300
    6c24:			; <UNDEFINED> instruction: 0xf005447a
    6c28:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6c2c:	ldmdami	r5!, {r2, r3, r6, ip, lr, pc}^
    6c30:			; <UNDEFINED> instruction: 0xf7fb4478
    6c34:	strmi	lr, [r4], -ip, ror #27
    6c38:			; <UNDEFINED> instruction: 0xf47f2800
    6c3c:			; <UNDEFINED> instruction: 0xf7ffac2d
    6c40:	strtmi	fp, [r0], -r3, lsr #22
    6c44:	stcl	7, cr15, [r2, #1004]!	; 0x3ec
    6c48:	stmdacs	r0, {r2, r9, sl, lr}
    6c4c:	cfstrsge	mvf15, [r4], #-508	; 0xfffffe04
    6c50:	bllt	6c4c54 <__assert_fail@plt+0x6c1e60>
    6c54:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    6c58:	bllt	484c5c <__assert_fail@plt+0x481e68>
    6c5c:			; <UNDEFINED> instruction: 0xff98f003
    6c60:			; <UNDEFINED> instruction: 0xf7ff4604
    6c64:	stmdals	r7, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, pc}
    6c68:	stcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    6c6c:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
    6c70:	ldc2	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    6c74:	str	r4, [pc], #-1540	; 6c7c <__assert_fail@plt+0x3e88>
    6c78:	ldrtmi	r4, [r0], -r5, ror #18
    6c7c:			; <UNDEFINED> instruction: 0xf0074479
    6c80:	stmdacs	r0, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    6c84:	stmdbmi	r3!, {r0, r1, r4, r5, r7, r8, ip, lr, pc}^
    6c88:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6c8c:	blx	fe142cb2 <__assert_fail@plt+0xfe13febe>
    6c90:			; <UNDEFINED> instruction: 0xf43f2800
    6c94:			; <UNDEFINED> instruction: 0x4c60aa9b
    6c98:			; <UNDEFINED> instruction: 0x4620447c
    6c9c:	blt	ffc04ca0 <__assert_fail@plt+0xffc01eac>
    6ca0:	stmdbge	r4, {r1, r2, r3, r4, r6, r9, fp, lr}
    6ca4:	ldrdeq	pc, [r8], r5	; <UNPREDICTABLE>
    6ca8:			; <UNDEFINED> instruction: 0xf005447a
    6cac:	stcls	12, cr15, [r4], {101}	; 0x65
    6cb0:	blt	fee44cb4 <__assert_fail@plt+0xfee41ec0>
    6cb4:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    6cb8:	stc	7, cr15, [r8, #1004]!	; 0x3ec
    6cbc:	stmdacs	r0, {r2, r9, sl, lr}
    6cc0:	bge	fec43ec4 <__assert_fail@plt+0xfec410d0>
    6cc4:	blt	ff844cc8 <__assert_fail@plt+0xff841ed4>
    6cc8:			; <UNDEFINED> instruction: 0xf0029808
    6ccc:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    6cd0:	str	sp, [ip, pc, lsr #3]!
    6cd4:	stc	7, cr15, [r0, #1004]!	; 0x3ec
    6cd8:	andeq	r0, r0, r0
    6cdc:	subsmi	r0, r9, r0
    6ce0:	andeq	ip, r1, ip, lsr #23
    6ce4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6ce8:	ldrdeq	r9, [r0], -r6
    6cec:			; <UNDEFINED> instruction: 0x00009bbe
    6cf0:	andeq	r9, r0, sl, lsr #27
    6cf4:	andeq	r9, r0, r4, lsr #23
    6cf8:	andeq	ip, r1, ip, asr #21
    6cfc:	andeq	r9, r0, lr, lsl r5
    6d00:	andeq	ip, r1, ip, lsr #26
    6d04:	andeq	r9, r0, sl, asr #9
    6d08:	andeq	r9, r0, lr, ror fp
    6d0c:	andeq	r9, r0, r2, lsr fp
    6d10:	andeq	r9, r0, r0, ror fp
    6d14:	andeq	r9, r0, r2, lsr #20
    6d18:	strdeq	r9, [r0], -r2
    6d1c:	andeq	r9, r0, r0, asr #21
    6d20:	andeq	r9, r0, sl, ror #21
    6d24:	andeq	r9, r0, r8, ror r9
    6d28:			; <UNDEFINED> instruction: 0x00009ab0
    6d2c:	andeq	r9, r0, r6, asr sl
    6d30:	andeq	r9, r0, sl, lsl #19
    6d34:	andeq	r9, r0, r8, lsr r9
    6d38:	andeq	r9, r0, r0, lsr r8
    6d3c:	muleq	r1, r8, sl
    6d40:	andeq	r9, r0, r6, ror #16
    6d44:	strdeq	r9, [r0], -r6
    6d48:			; <UNDEFINED> instruction: 0x000097b2
    6d4c:	andeq	r9, r0, r0, lsr #19
    6d50:	muleq	r0, lr, r9
    6d54:	andeq	r9, r0, r6, ror r7
    6d58:	andeq	r9, r0, r0, asr #18
    6d5c:	andeq	r9, r0, ip, lsl #14
    6d60:	strdeq	r9, [r0], -r0
    6d64:	andeq	r9, r0, r6, lsl #19
    6d68:	andeq	r9, r0, ip, lsl r7
    6d6c:	strheq	r9, [r0], -r0
    6d70:	andeq	r9, r0, lr, asr #13
    6d74:	andeq	r9, r0, r8, lsl #12
    6d78:	andeq	ip, r1, lr, asr r8
    6d7c:	andeq	ip, r1, r8, asr #16
    6d80:	andeq	r9, r0, r0, ror #11
    6d84:	ldrdeq	r9, [r0], -r0
    6d88:	andeq	r9, r0, ip, lsl #10
    6d8c:	andeq	ip, r1, r0, lsl #15
    6d90:	andeq	r9, r0, r4, lsr r7
    6d94:	andeq	r9, r0, sl, lsl #11
    6d98:	andeq	ip, r1, r0, lsr r7
    6d9c:	andeq	r9, r0, r8, lsl r7
    6da0:	andeq	r9, r0, r4, ror r4
    6da4:	strdeq	r9, [r0], -ip
    6da8:	strdeq	r9, [r0], -r2
    6dac:	andeq	r9, r0, lr, lsr #8
    6db0:	andeq	ip, r1, r2, lsl r6
    6db4:	andeq	r9, r0, r2, ror #7
    6db8:	andeq	r9, r0, r2, asr #6
    6dbc:	andeq	r9, r0, lr, lsr #6
    6dc0:	strdeq	r9, [r0], -r8
    6dc4:	andeq	r9, r0, r0, ror #5
    6dc8:	andeq	r9, r0, lr, lsr #10
    6dcc:	andeq	r9, r0, r6, lsr r5
    6dd0:	andeq	r9, r0, r0, lsl #5
    6dd4:	andeq	r9, r0, ip, lsr r4
    6dd8:	andeq	r9, r0, lr, lsl r4
    6ddc:	andeq	r9, r0, sl, lsl r4
    6de0:	andeq	r9, r0, r6, ror #7
    6de4:	andeq	r9, r0, ip, lsr #8
    6de8:	andeq	r9, r0, r6, asr #8
    6dec:	andeq	r9, r0, lr, lsl #4
    6df0:	andeq	r9, r0, r4, lsr #5
    6df4:	andeq	r9, r0, ip, asr #3
    6df8:	andeq	r9, r0, r0, asr #3
    6dfc:	andeq	r9, r0, r4, asr #3
    6e00:	andeq	r9, r0, r8, lsr r3
    6e04:	andeq	r9, r0, r8, ror #2
    6e08:	andeq	r9, r0, lr, lsr #2
    6e0c:	ldrdeq	r9, [r0], -r2
    6e10:	andeq	r9, r0, r0, lsl r3
    6e14:	andeq	r9, r0, lr, lsl #6
    6e18:	andeq	r9, r0, ip, lsl r1
    6e1c:	andeq	r9, r0, ip, lsl #3
    6e20:	andeq	r9, r0, lr, lsr #2
    6e24:			; <UNDEFINED> instruction: 0x46304a16
    6e28:			; <UNDEFINED> instruction: 0xf007447a
    6e2c:	strmi	pc, [r6], -sp, lsr #20
    6e30:			; <UNDEFINED> instruction: 0xf43f2800
    6e34:	ldmdbmi	r3, {r1, r2, r4, r5, r6, r7, r8, fp, sp, pc}
    6e38:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
    6e3c:	svc	0x009ef7fb
    6e40:	ldfmid	f3, [r1], {176}	; 0xb0
    6e44:	ldrtmi	r2, [r0], -r4, lsl #4
    6e48:			; <UNDEFINED> instruction: 0x4621447c
    6e4c:	svc	0x0096f7fb
    6e50:	stfmid	f3, [lr, #-256]	; 0xffffff00
    6e54:	ldrbtmi	r4, [sp], #-1584	; 0xfffff9d0
    6e58:			; <UNDEFINED> instruction: 0xf7fb4629
    6e5c:	strmi	lr, [r4], -r4, asr #23
    6e60:	strtmi	fp, [ip], -r8, asr #2
    6e64:			; <UNDEFINED> instruction: 0xf7fb4630
    6e68:	strtmi	lr, [r0], -sl, asr #24
    6e6c:	blt	204e70 <__assert_fail@plt+0x20207c>
    6e70:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    6e74:			; <UNDEFINED> instruction: 0x4630e7f6
    6e78:	mcrr	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    6e7c:	ldmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6e80:	andeq	r9, r0, r4, lsl #3
    6e84:	andeq	r9, r0, lr, ror r1
    6e88:	andeq	r8, r0, ip, lsr #30
    6e8c:	andeq	sl, r0, r6, ror #4
    6e90:	andeq	r8, r0, r2, lsl #30
    6e94:	strdlt	fp, [r9], r0
    6e98:	movwcs	r4, #3379	; 0xd33
    6e9c:			; <UNDEFINED> instruction: 0x46164c33
    6ea0:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    6ea4:	strls	r6, [r7], #-2084	; 0xfffff7dc
    6ea8:	streq	pc, [r0], #-79	; 0xffffffb1
    6eac:	movwls	r4, #13828	; 0x3604
    6eb0:			; <UNDEFINED> instruction: 0xf942f7ff
    6eb4:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    6eb8:	adceq	pc, r4, r4, asr #17
    6ebc:	bmi	b73344 <__assert_fail@plt+0xb70550>
    6ec0:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    6ec4:	strtle	r0, [r9], #-1810	; 0xfffff8ee
    6ec8:			; <UNDEFINED> instruction: 0x3110f8d4
    6ecc:	suble	r2, r4, r0, lsl #22
    6ed0:	svcge	0x0003ad04
    6ed4:	strtmi	r2, [r8], -r0, lsl #2
    6ed8:	blx	ac2ee4 <__assert_fail@plt+0xac00f0>
    6edc:			; <UNDEFINED> instruction: 0x4629463a
    6ee0:			; <UNDEFINED> instruction: 0xf0014620
    6ee4:	ldmdblt	r8, {r0, r3, r5, sl, fp, ip, sp, lr, pc}^
    6ee8:	ldrtmi	r9, [r2], -r3, lsl #16
    6eec:			; <UNDEFINED> instruction: 0xf7ff4621
    6ef0:			; <UNDEFINED> instruction: 0x463affd1
    6ef4:	strtmi	r4, [r0], -r9, lsr #12
    6ef8:	ldc2	0, cr15, [lr], {1}
    6efc:	rscsle	r2, r3, r0, lsl #16
    6f00:	ldrdeq	pc, [r8], r4	; <UNPREDICTABLE>
    6f04:	ldc2	0, cr15, [r6, #-16]
    6f08:	blmi	61977c <__assert_fail@plt+0x616988>
    6f0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f10:	blls	1e0f80 <__assert_fail@plt+0x1de18c>
    6f14:	qsuble	r4, sl, r5
    6f18:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    6f1c:	vldrmi	s8, [r8, #-92]	; 0xffffffa4
    6f20:	ldrbtmi	r5, [sp], #-2203	; 0xfffff765
    6f24:			; <UNDEFINED> instruction: 0xf7fb681f
    6f28:	ldmdbmi	r6, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    6f2c:	ldrbtmi	r4, [r9], #-2582	; 0xfffff5ea
    6f30:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    6f34:	tstcs	r1, r1, lsl #2
    6f38:	ldrtmi	r4, [r8], -r3, lsl #12
    6f3c:	mrc	7, 3, APSR_nzcv, cr0, cr11, {7}
    6f40:			; <UNDEFINED> instruction: 0xf8d44912
    6f44:	strtmi	r3, [r0], -r4, lsr #1
    6f48:			; <UNDEFINED> instruction: 0x2098f8d4
    6f4c:			; <UNDEFINED> instruction: 0xf7fd4479
    6f50:			; <UNDEFINED> instruction: 0xf8d4fc03
    6f54:	blcs	1339c <__assert_fail@plt+0x105a8>
    6f58:			; <UNDEFINED> instruction: 0xf8d4d1ba
    6f5c:			; <UNDEFINED> instruction: 0xf00400a8
    6f60:	ldr	pc, [r5, r9, ror #25]!
    6f64:	mrrc	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    6f68:	andeq	fp, r1, r8, asr lr
    6f6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6f70:	andeq	fp, r1, r2, asr #28
    6f74:	andeq	ip, r1, ip, asr #2
    6f78:	andeq	fp, r1, ip, ror #27
    6f7c:	ldrdeq	r0, [r0], -ip
    6f80:	ldrdeq	r8, [r0], -lr
    6f84:	andeq	r8, r0, r6, ror sl
    6f88:			; <UNDEFINED> instruction: 0x000089b6
    6f8c:	andeq	r9, r0, r4, ror #1
    6f90:	svcmi	0x00f0e92d
    6f94:	stc	6, cr4, [sp, #-116]!	; 0xffffff8c
    6f98:	strmi	r8, [r6], -r2, lsl #22
    6f9c:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6fa0:			; <UNDEFINED> instruction: 0xf8df4688
    6fa4:	mcr	4, 0, r4, cr8, cr12, {5}
    6fa8:			; <UNDEFINED> instruction: 0xf8df2a10
    6fac:	ldrbtmi	r2, [ip], #-1208	; 0xfffffb48
    6fb0:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
    6fb4:	ldmpl	r3, {r5, fp, sp, lr}^
    6fb8:	ldmdavs	fp, {r0, r1, r2, r8, r9, sl}
    6fbc:			; <UNDEFINED> instruction: 0xf04f930f
    6fc0:			; <UNDEFINED> instruction: 0xf8df0300
    6fc4:	ldrbtmi	r3, [fp], #-1188	; 0xfffffb5c
    6fc8:	ldrmi	r9, [sl], -r5, lsl #6
    6fcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6fd0:			; <UNDEFINED> instruction: 0xf1009309
    6fd4:			; <UNDEFINED> instruction: 0xf1b88136
    6fd8:			; <UNDEFINED> instruction: 0xf0000f00
    6fdc:			; <UNDEFINED> instruction: 0xf8df8162
    6fe0:	ldrbtmi	r3, [fp], #-1164	; 0xfffffb74
    6fe4:	ldmibcc	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    6fe8:			; <UNDEFINED> instruction: 0x06d1699a
    6fec:			; <UNDEFINED> instruction: 0xf896d403
    6ff0:	smmlareq	r2, ip, r1, r2
    6ff4:	svcvc	0x001bd46a
    6ff8:	ldrble	r0, [r5, #-1823]!	; 0xfffff8e1
    6ffc:			; <UNDEFINED> instruction: 0xf10668f3
    7000:	addsmi	r0, r9, #12, 2
    7004:	andcs	sp, r0, #112	; 0x70
    7008:	andcc	r6, r1, #1769472	; 0x1b0000
    700c:			; <UNDEFINED> instruction: 0xd1fb4299
    7010:	stmdble	r9!, {r0, r9, fp, sp}^
    7014:	ldrtmi	r4, [r0], -r1, asr #12
    7018:	blx	feec3026 <__assert_fail@plt+0xfeec0232>
    701c:	subsle	r2, r5, r0, lsl #16
    7020:	beq	442888 <__assert_fail@plt+0x43fa94>
    7024:			; <UNDEFINED> instruction: 0xf7fb2100
    7028:	strmi	lr, [r7], -sl, asr #25
    702c:			; <UNDEFINED> instruction: 0xf0002800
    7030:			; <UNDEFINED> instruction: 0xf8df813b
    7034:			; <UNDEFINED> instruction: 0xf896243c
    7038:	ldrbtmi	r3, [sl], #-316	; 0xfffffec4
    703c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    7040:	teqcc	ip, r6, lsl #17	; <UNPREDICTABLE>
    7044:			; <UNDEFINED> instruction: 0x07136812
    7048:	bichi	pc, r8, r0, lsl #2
    704c:			; <UNDEFINED> instruction: 0xf8dfac0c
    7050:			; <UNDEFINED> instruction: 0xf8dfa424
    7054:	tstcs	r0, r4, lsr #8
    7058:			; <UNDEFINED> instruction: 0xf10d4620
    705c:			; <UNDEFINED> instruction: 0xf0010928
    7060:	ldrbtmi	pc, [sl], #2407	; 0x967	; <UNPREDICTABLE>
    7064:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    7068:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    706c:	strbmi	r9, [sl], -r6, lsl #6
    7070:	ldrtmi	r4, [r0], -r1, lsr #12
    7074:	blx	fe6c3082 <__assert_fail@plt+0xfe6c028e>
    7078:	bls	2b5780 <__assert_fail@plt+0x2b298c>
    707c:	ldrdcc	pc, [r0], -sl
    7080:			; <UNDEFINED> instruction: 0xf0036a91
    7084:	stmdbcs	r0, {r3, r8, r9}
    7088:	orrhi	pc, r5, r0
    708c:			; <UNDEFINED> instruction: 0xf0402b00
    7090:	strtmi	r8, [sl], -r4, ror #2
    7094:	beq	4428fc <__assert_fail@plt+0x43fb08>
    7098:			; <UNDEFINED> instruction: 0xf7fb2300
    709c:	strbmi	lr, [sl], -r4, lsl #21
    70a0:	ldrtmi	r4, [r0], -r1, lsr #12
    70a4:	blx	fe0c30b2 <__assert_fail@plt+0xfe0c02be>
    70a8:	rscle	r2, r6, r0, lsl #16
    70ac:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
    70b0:			; <UNDEFINED> instruction: 0x071c681b
    70b4:			; <UNDEFINED> instruction: 0x81acf100
    70b8:	andcs	r4, r0, #42991616	; 0x2900000
    70bc:			; <UNDEFINED> instruction: 0xf7fb4638
    70c0:	mla	r0, lr, ip, lr
    70c4:	ldrdeq	pc, [r8], r6	; <UNPREDICTABLE>
    70c8:	ldc2	0, cr15, [r4], #-16
    70cc:	blmi	ff8d9c88 <__assert_fail@plt+0xff8d6e94>
    70d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    70d4:	blls	3e1144 <__assert_fail@plt+0x3de350>
    70d8:			; <UNDEFINED> instruction: 0xf040405a
    70dc:			; <UNDEFINED> instruction: 0xb01181bd
    70e0:	blhi	c23dc <__assert_fail@plt+0xbf5e8>
    70e4:	svchi	0x00f0e8bd
    70e8:	beq	442950 <__assert_fail@plt+0x43fb5c>
    70ec:			; <UNDEFINED> instruction: 0xf7fb4629
    70f0:	strmi	lr, [r7], -r6, ror #24
    70f4:			; <UNDEFINED> instruction: 0xf0002800
    70f8:			; <UNDEFINED> instruction: 0xf89680d7
    70fc:			; <UNDEFINED> instruction: 0xf043313c
    7100:			; <UNDEFINED> instruction: 0xf8860304
    7104:			; <UNDEFINED> instruction: 0xf8df313c
    7108:	ldrbtmi	r9, [r9], #896	; 0x380
    710c:	ldrdcc	pc, [r4], -r9
    7110:			; <UNDEFINED> instruction: 0xf8dfb343
    7114:	strcs	sl, [r0, #-888]	; 0xfffffc88
    7118:	ldrbtmi	r9, [sl], #2821	; 0xb05
    711c:	strtmi	r9, [r8], -r6, lsl #6
    7120:	ldc2l	7, cr15, [ip], #-1012	; 0xfffffc0c
    7124:	ldmibcc	r0!, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7128:	addmi	r6, r2, #10092544	; 0x9a0000
    712c:	sbchi	pc, r6, r0
    7130:	movwcs	r4, #1538	; 0x602
    7134:	ldrtmi	r4, [r0], -r1, asr #12
    7138:			; <UNDEFINED> instruction: 0xfffef7fe
    713c:			; <UNDEFINED> instruction: 0xf8da4604
    7140:	ldreq	r3, [r8, -r0]
    7144:	teqlt	ip, lr, asr r4
    7148:	strtmi	r4, [r9], -r2, lsr #12
    714c:			; <UNDEFINED> instruction: 0xf7fb4638
    7150:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    7154:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
    7158:	strcc	r4, [r1, #-3021]	; 0xfffff433
    715c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7160:	ldmle	ip, {r0, r1, r3, r5, r7, r9, lr}^
    7164:			; <UNDEFINED> instruction: 0x3110f8d6
    7168:	blcs	1fc4c <__assert_fail@plt+0x1ce58>
    716c:	rscshi	pc, r0, r0
    7170:	bge	4429d8 <__assert_fail@plt+0x43fbe4>
    7174:			; <UNDEFINED> instruction: 0xf8dfac0c
    7178:	tstcs	r0, ip, lsl r3
    717c:	tstls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7180:			; <UNDEFINED> instruction: 0xf8df4620
    7184:			; <UNDEFINED> instruction: 0xf001b318
    7188:	stcge	8, cr15, [r9, #-844]	; 0xfffffcb4
    718c:	ldrbtmi	r4, [r8], #3012	; 0xbc4
    7190:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    7194:	movwls	r4, #25723	; 0x647b
    7198:	strtmi	r4, [r1], -sl, lsr #12
    719c:			; <UNDEFINED> instruction: 0xf0014630
    71a0:	stmdacs	r0, {r0, r1, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    71a4:			; <UNDEFINED> instruction: 0xf8d8d18e
    71a8:	ldreq	r3, [r9, -r0]
    71ac:	adcshi	pc, r7, r0, lsl #2
    71b0:			; <UNDEFINED> instruction: 0x4652463b
    71b4:	ldrtmi	r9, [r1], -r9, lsl #16
    71b8:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    71bc:	ldrbtmi	r4, [fp], #-3001	; 0xfffff447
    71c0:			; <UNDEFINED> instruction: 0x071a681b
    71c4:	bls	17c96c <__assert_fail@plt+0x179b78>
    71c8:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, r8, r9, fp, lr}^
    71cc:	andls	r6, r2, #1703936	; 0x1a0000
    71d0:	ldc	7, cr15, [lr], #-1004	; 0xfffffc14
    71d4:	ldmibmi	r5!, {r1, r9, fp, ip, pc}
    71d8:	sbcsgt	pc, r4, #14614528	; 0xdf0000
    71dc:	tstls	r1, r9, ror r4
    71e0:	strdcs	r4, [r1, -ip]
    71e4:	andgt	pc, r0, sp, asr #17
    71e8:	ldrmi	r4, [r0], -r3, lsl #12
    71ec:	ldrbtmi	r4, [sl], #-2737	; 0xfffff54f
    71f0:	ldc	7, cr15, [r6, #-1004]	; 0xfffffc14
    71f4:			; <UNDEFINED> instruction: 0xf8d649b0
    71f8:			; <UNDEFINED> instruction: 0x46302098
    71fc:			; <UNDEFINED> instruction: 0xf7fd4479
    7200:	strb	pc, [r9, fp, lsr #21]	; <UNPREDICTABLE>
    7204:	blmi	fea2da24 <__assert_fail@plt+0xfea2ac30>
    7208:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    720c:			; <UNDEFINED> instruction: 0xf7fb9202
    7210:	bls	c2298 <__assert_fail@plt+0xbf4a4>
    7214:			; <UNDEFINED> instruction: 0xf8df49a9
    7218:	ldrbtmi	ip, [r9], #-680	; 0xfffffd58
    721c:	ldrbtmi	r9, [ip], #257	; 0x101
    7220:			; <UNDEFINED> instruction: 0xf8cd2101
    7224:	strmi	ip, [r3], -r0
    7228:	bmi	fe998a70 <__assert_fail@plt+0xfe995c7c>
    722c:			; <UNDEFINED> instruction: 0xf7fb447a
    7230:	stmibmi	r5!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    7234:	strtmi	r4, [sl], -r3, lsr #12
    7238:			; <UNDEFINED> instruction: 0x46304479
    723c:	blx	fe345238 <__assert_fail@plt+0xfe342444>
    7240:	blmi	fe68104c <__assert_fail@plt+0xfe67e258>
    7244:	ldmpl	r3, {r0, r5, r7, r8, r9, sl, fp, lr}^
    7248:			; <UNDEFINED> instruction: 0xf8d3447f
    724c:			; <UNDEFINED> instruction: 0xf7fb9000
    7250:	ldmibmi	pc, {sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7254:	ldrbtmi	r4, [r9], #-2719	; 0xfffff561
    7258:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    725c:	tstcs	r1, r1, lsl #2
    7260:	strbmi	r4, [r8], -r3, lsl #12
    7264:	ldcl	7, cr15, [ip], {251}	; 0xfb
    7268:			; <UNDEFINED> instruction: 0x4630499b
    726c:			; <UNDEFINED> instruction: 0x2098f8d6
    7270:			; <UNDEFINED> instruction: 0xf7fd4479
    7274:	stmdavs	r3!, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    7278:			; <UNDEFINED> instruction: 0xf57f0718
    727c:			; <UNDEFINED> instruction: 0xf8d6aeac
    7280:			; <UNDEFINED> instruction: 0xf00400a8
    7284:	stmdacs	r0, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}
    7288:	mcrge	4, 5, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    728c:			; <UNDEFINED> instruction: 0x46304993
    7290:			; <UNDEFINED> instruction: 0x2098f8d6
    7294:			; <UNDEFINED> instruction: 0xf7fd4479
    7298:			; <UNDEFINED> instruction: 0xf1b8fa5f
    729c:			; <UNDEFINED> instruction: 0xf47f0f00
    72a0:			; <UNDEFINED> instruction: 0xf8d6ae9e
    72a4:	ldr	r8, [sl], r4, lsr #32
    72a8:	andcs	r4, r5, #2310144	; 0x234000
    72ac:	andcs	r4, r0, r9, ror r4
    72b0:	b	fe7c52a4 <__assert_fail@plt+0xfe7c24b0>
    72b4:	andcs	r4, r1, r1, lsl #12
    72b8:	b	ff4c52ac <__assert_fail@plt+0xff4c24b8>
    72bc:	strbmi	sl, [r1], -sl, lsl #22
    72c0:			; <UNDEFINED> instruction: 0xf04f4630
    72c4:			; <UNDEFINED> instruction: 0xf04f3cff
    72c8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}^
    72cc:			; <UNDEFINED> instruction: 0xf7febc0a
    72d0:			; <UNDEFINED> instruction: 0x4604ff33
    72d4:			; <UNDEFINED> instruction: 0xf43f2800
    72d8:	ldmib	sp, {r1, r4, r5, r8, r9, sl, fp, sp, pc}^
    72dc:	stmib	sp, {r1, r3, r8, r9, sp}^
    72e0:	movwcc	r2, #4866	; 0x1302
    72e4:			; <UNDEFINED> instruction: 0xf1b2bf08
    72e8:			; <UNDEFINED> instruction: 0xf43f3fff
    72ec:	strtmi	sl, [r9], -r8, lsr #30
    72f0:			; <UNDEFINED> instruction: 0xf7fb4638
    72f4:	strdls	lr, [r7], -r4
    72f8:			; <UNDEFINED> instruction: 0xf43f2800
    72fc:	andcs	sl, r8, r0, lsr #30
    7300:	bl	12452f4 <__assert_fail@plt+0x1242500>
    7304:	strmi	r9, [r1], -r7, lsl #22
    7308:			; <UNDEFINED> instruction: 0xf0002800
    730c:	ldmib	sp, {r0, r1, r2, r3, r4, r7, pc}^
    7310:	stmib	r0, {r1, sl, fp, ip, sp, pc}^
    7314:	ldrmi	fp, [r8], -r0, lsl #24
    7318:	stmib	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    731c:	bls	180f60 <__assert_fail@plt+0x17e16c>
    7320:	ldmpl	r3, {r0, r5, r6, r8, r9, fp, lr}^
    7324:	andls	r6, r2, #1703936	; 0x1a0000
    7328:	bl	fe4c531c <__assert_fail@plt+0xfe4c2528>
    732c:	tstcs	r1, r6, lsl #20
    7330:	andlt	lr, r0, #3358720	; 0x334000
    7334:	strmi	r9, [r3], -r2, lsl #20
    7338:			; <UNDEFINED> instruction: 0x464a4610
    733c:	ldcl	7, cr15, [r0], #-1004	; 0xfffffc14
    7340:			; <UNDEFINED> instruction: 0xf8d64968
    7344:			; <UNDEFINED> instruction: 0x46302098
    7348:			; <UNDEFINED> instruction: 0xf7fd4479
    734c:	str	pc, [pc, -r5, lsl #20]!
    7350:	ldrdeq	pc, [r8], r6	; <UNPREDICTABLE>
    7354:	blx	ffbc336c <__assert_fail@plt+0xffbc0578>
    7358:	bls	180f88 <__assert_fail@plt+0x17e194>
    735c:	ldmpl	r3, {r1, r4, r6, r8, r9, fp, lr}^
    7360:	andls	r6, r2, #1703936	; 0x1a0000
    7364:	bl	1d45358 <__assert_fail@plt+0x1d42564>
    7368:	ldmdbmi	pc, {r1, r2, r9, fp, ip, pc}^	; <UNPREDICTABLE>
    736c:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    7370:	tstls	r0, r2, lsl #20
    7374:	strmi	r2, [r3], -r1, lsl #2
    7378:			; <UNDEFINED> instruction: 0x465a4610
    737c:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    7380:	ldmdbmi	sl, {r1, r3, r8, r9, fp, ip, pc}^
    7384:			; <UNDEFINED> instruction: 0xf8d34630
    7388:	ldrbtmi	r2, [r9], #-152	; 0xffffff68
    738c:			; <UNDEFINED> instruction: 0xf9e4f7fd
    7390:	bvs	fe66dfc0 <__assert_fail@plt+0xfe66b1cc>
    7394:	blcs	40d90 <__assert_fail@plt+0x3df9c>
    7398:	mcrge	4, 3, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    739c:	blmi	10adbb8 <__assert_fail@plt+0x10aadc4>
    73a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    73a4:			; <UNDEFINED> instruction: 0xf7fb9202
    73a8:	bls	c2100 <__assert_fail@plt+0xbf30c>
    73ac:			; <UNDEFINED> instruction: 0xf8df4950
    73b0:	ldrbtmi	ip, [r9], #-324	; 0xfffffebc
    73b4:	ldrbtmi	r9, [ip], #257	; 0x101
    73b8:			; <UNDEFINED> instruction: 0xf8cd2101
    73bc:	strmi	ip, [r3], -r0
    73c0:	bmi	1358c08 <__assert_fail@plt+0x1355e14>
    73c4:			; <UNDEFINED> instruction: 0xf7fb447a
    73c8:	blls	2c2480 <__assert_fail@plt+0x2bf68c>
    73cc:	ldrtmi	r4, [r0], -fp, asr #18
    73d0:			; <UNDEFINED> instruction: 0x2098f8d3
    73d4:			; <UNDEFINED> instruction: 0xf7fd4479
    73d8:			; <UNDEFINED> instruction: 0xe648f9bf
    73dc:	blmi	cadbf8 <__assert_fail@plt+0xcaae04>
    73e0:	ldmpl	r3, {r0, r1, r2, r6, sl, fp, lr}^
    73e4:			; <UNDEFINED> instruction: 0xf8d3447c
    73e8:			; <UNDEFINED> instruction: 0xf7fb9000
    73ec:	stmdbmi	r5, {r1, r4, r5, r8, r9, fp, sp, lr, pc}^
    73f0:	ldrbtmi	r4, [r9], #-2629	; 0xfffff5bb
    73f4:	tstls	r1, r0, lsl #8
    73f8:	tstcs	r1, sl, ror r4
    73fc:	strbmi	r4, [r8], -r3, lsl #12
    7400:	stc	7, cr15, [lr], {251}	; 0xfb
    7404:	ldrtmi	r4, [r0], -r1, asr #18
    7408:			; <UNDEFINED> instruction: 0xf7fd4479
    740c:	ldr	pc, [sp], -r5, lsr #19
    7410:	blmi	96dc2c <__assert_fail@plt+0x96ae38>
    7414:	ldmpl	r3, {r1, r2, r3, r4, r5, sl, fp, lr}^
    7418:			; <UNDEFINED> instruction: 0xf8d3447c
    741c:			; <UNDEFINED> instruction: 0xf7fb9000
    7420:	ldmdbmi	ip!, {r3, r4, r8, r9, fp, sp, lr, pc}
    7424:	ldrbtmi	r4, [r9], #-2620	; 0xfffff5c4
    7428:	tstls	r1, r0, lsl #8
    742c:	tstcs	r1, sl, ror r4
    7430:	strbmi	r4, [r8], -r3, lsl #12
    7434:	bl	ffd45428 <__assert_fail@plt+0xffd42634>
    7438:			; <UNDEFINED> instruction: 0x46304938
    743c:			; <UNDEFINED> instruction: 0xf7fd4479
    7440:	ldrt	pc, [r9], -fp, lsl #19	; <UNPREDICTABLE>
    7444:	andcs	r4, r5, #884736	; 0xd8000
    7448:			; <UNDEFINED> instruction: 0xe7304479
    744c:	andcs	r4, r8, #868352	; 0xd4000
    7450:	ldrbtmi	r2, [r9], #-1
    7454:	b	145448 <__assert_fail@plt+0x142654>
    7458:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    745c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7460:	andeq	ip, r1, lr, asr r0
    7464:	andeq	fp, r1, r6, asr #26
    7468:	andeq	fp, r1, r2, lsr sp
    746c:	andeq	ip, r1, sl, lsr #32
    7470:	ldrdeq	fp, [r1], -r2
    7474:	andeq	fp, r1, sl, lsr #31
    7478:	andeq	r8, r0, r0, lsl #17
    747c:	andeq	r8, r0, sl, lsr r9
    7480:	andeq	fp, r1, lr, asr pc
    7484:	andeq	fp, r1, r8, lsr #24
    7488:	andeq	fp, r1, r2, lsl #30
    748c:	strdeq	fp, [r1], -r2
    7490:			; <UNDEFINED> instruction: 0x0001beb0
    7494:	andeq	fp, r1, lr, ror lr
    7498:	andeq	r8, r0, r8, asr r7
    749c:	andeq	r8, r0, lr, ror #14
    74a0:	andeq	r8, r0, r0, lsl r8
    74a4:	andeq	fp, r1, lr, asr #28
    74a8:	ldrdeq	r0, [r0], -ip
    74ac:	andeq	r8, r0, r8, asr #15
    74b0:	andeq	r8, r0, r0, lsr #14
    74b4:	strdeq	r8, [r0], -sl
    74b8:	andeq	r8, r0, r0, asr pc
    74bc:	andeq	r8, r0, sl, lsl #15
    74c0:	andeq	r8, r0, r2, ror #13
    74c4:			; <UNDEFINED> instruction: 0x000086bc
    74c8:	andeq	r8, r0, r8, asr #29
    74cc:			; <UNDEFINED> instruction: 0x000086b8
    74d0:	andeq	r8, r0, lr, asr #14
    74d4:	andeq	r8, r0, lr, lsl #13
    74d8:	ldrdeq	r8, [r0], -ip
    74dc:	andeq	r8, r0, ip, asr #27
    74e0:	andeq	r8, r0, r8, asr #27
    74e4:	andeq	r8, r0, ip, ror #27
    74e8:	muleq	r0, r2, r5
    74ec:	andeq	r8, r0, sl, asr #26
    74f0:	strdeq	r8, [r0], -r2
    74f4:	andeq	r8, r0, sl, asr #10
    74f8:	andeq	r8, r0, r4, lsr #10
    74fc:	ldrdeq	r8, [r0], -ip
    7500:	andeq	r8, r0, ip, lsl r5
    7504:			; <UNDEFINED> instruction: 0x000085b2
    7508:	strdeq	r8, [r0], -r0
    750c:	andeq	r8, r0, ip, lsl #25
    7510:	andeq	r8, r0, r8, ror #9
    7514:	andeq	r8, r0, lr, ror r5
    7518:			; <UNDEFINED> instruction: 0x000084bc
    751c:	andeq	r8, r0, r4, lsr #25
    7520:	ldrdeq	r8, [r0], -r0
    7524:	strdeq	r8, [r0], -sl
    7528:	ldrlt	fp, [r8, #-369]!	; 0xfffffe8f
    752c:	stmdbmi	r7, {r2, r3, r9, sl, lr}
    7530:	andcs	r4, r0, r5, lsl r6
    7534:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7538:	ldmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    753c:	strtmi	r4, [r1], -sl, lsr #12
    7540:	b	fee45534 <__assert_fail@plt+0xfee42740>
    7544:	ldclt	0, cr2, [r8, #-4]!
    7548:	ldrbmi	r2, [r0, -r1]!
    754c:	andeq	r9, r0, sl, ror #31
    7550:	bmi	734590 <__assert_fail@plt+0x73179c>
    7554:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    7558:	addlt	fp, r2, r0, lsr r5
    755c:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    7560:	movwls	r6, #6171	; 0x181b
    7564:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7568:			; <UNDEFINED> instruction: 0xb120447c
    756c:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    7570:	bicseq	r6, fp, fp, lsl r8
    7574:	blmi	5fc9e4 <__assert_fail@plt+0x5f9bf0>
    7578:	bmi	5dd910 <__assert_fail@plt+0x5dab1c>
    757c:	tstcs	r1, r6, lsl #22
    7580:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    7584:			; <UNDEFINED> instruction: 0xf7fb9300
    7588:	stmdavs	r1!, {r1, r2, r5, r9, fp, sp, lr, pc}
    758c:			; <UNDEFINED> instruction: 0xf7fb200a
    7590:	bmi	4c2408 <__assert_fail@plt+0x4bf614>
    7594:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    7598:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    759c:	subsmi	r9, sl, r1, lsl #22
    75a0:	andlt	sp, r2, lr, lsl #2
    75a4:	ldrhtmi	lr, [r0], -sp
    75a8:	ldrbmi	fp, [r0, -r3]!
    75ac:	strmi	r4, [r3], -r9, lsl #26
    75b0:	tstcs	r1, fp, lsl #20
    75b4:	ldrbtmi	r5, [sl], #-2404	; 0xfffff69c
    75b8:			; <UNDEFINED> instruction: 0xf7fb6820
    75bc:			; <UNDEFINED> instruction: 0xe7dceb32
    75c0:	stmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75c4:	andeq	fp, r1, r2, lsr #15
    75c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    75cc:	muleq	r1, r0, r7
    75d0:	andeq	r0, r0, r0, ror #5
    75d4:	ldrdeq	r0, [r0], -ip
    75d8:	andeq	r9, r0, r6, asr #31
    75dc:	andeq	fp, r1, r2, ror #14
    75e0:	andeq	r8, r0, sl, lsr #4
    75e4:	bmi	fef59cdc <__assert_fail@plt+0xfef56ee8>
    75e8:	ldrbmi	lr, [r0, sp, lsr #18]!
    75ec:			; <UNDEFINED> instruction: 0xf5ad4479
    75f0:	svcmi	0x00bb5d80
    75f4:	stmpl	sl, {r2, r7, ip, sp, pc}
    75f8:	orrpl	pc, r0, #54525952	; 0x3400000
    75fc:	movwcc	r4, #50303	; 0xc47f
    7600:	andsvs	r6, sl, r2, lsl r8
    7604:	andeq	pc, r0, #79	; 0x4f
    7608:			; <UNDEFINED> instruction: 0xf0002800
    760c:			; <UNDEFINED> instruction: 0xf8d0815c
    7610:	strmi	r3, [r5], -r0, lsr #1
    7614:			; <UNDEFINED> instruction: 0xf0002b00
    7618:			; <UNDEFINED> instruction: 0xf890814d
    761c:			; <UNDEFINED> instruction: 0x079a313c
    7620:			; <UNDEFINED> instruction: 0xf8d0bf18
    7624:	cmnle	r4, ip, lsr #1
    7628:	ldrbtmi	r4, [lr], #-3758	; 0xfffff152
    762c:	stmdacs	r0, {r4, r5, fp, sp, lr}
    7630:	addhi	pc, r1, r0
    7634:	ldrdvs	pc, [r0, -r5]!
    7638:	rsbsmi	pc, pc, #1325400064	; 0x4f000000
    763c:			; <UNDEFINED> instruction: 0x411cf8d5
    7640:	andeq	pc, pc, #192, 4
    7644:			; <UNDEFINED> instruction: 0xf6cf2100
    7648:	vld4.<illegal width 64>	{d7,d9,d11,d13}, [r4 :256], r0
    764c:	b	60450 <__assert_fail@plt+0x5d65c>
    7650:	b	93a70 <__assert_fail@plt+0x90c7c>
    7654:	rscslt	r2, r4, #4, 4	; 0x40000000
    7658:			; <UNDEFINED> instruction: 0xf0234322
    765c:	b	10c82a0 <__assert_fail@plt+0x10c54ac>
    7660:	movwmi	r5, #41750	; 0xa316
    7664:	strls	r2, [r0], -r1, lsl #12
    7668:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    766c:	stmdacs	r0, {r2, r9, sl, lr}
    7670:	adcshi	pc, r3, r0
    7674:			; <UNDEFINED> instruction: 0xf7fb4620
    7678:	orrslt	lr, r0, #100, 18	; 0x190000
    767c:	blcs	be5690 <__assert_fail@plt+0xbe289c>
    7680:	addhi	pc, r5, r0
    7684:			; <UNDEFINED> instruction: 0xf8df2001
    7688:			; <UNDEFINED> instruction: 0xf7fb8260
    768c:			; <UNDEFINED> instruction: 0x4622e894
    7690:			; <UNDEFINED> instruction: 0xf8df44f8
    7694:	mcrge	2, 0, sl, cr2, cr8, {2}
    7698:			; <UNDEFINED> instruction: 0x460144fa
    769c:			; <UNDEFINED> instruction: 0xf8d84681
    76a0:			; <UNDEFINED> instruction: 0xf7fb0000
    76a4:			; <UNDEFINED> instruction: 0xf8d8ea34
    76a8:	ldrtmi	r0, [r2], -r0
    76ac:			; <UNDEFINED> instruction: 0xf7fb4649
    76b0:	ldmiblt	r8, {r3, r4, r5, fp, sp, lr, pc}
    76b4:			; <UNDEFINED> instruction: 0xf7fb6830
    76b8:			; <UNDEFINED> instruction: 0xb128e944
    76bc:	blcs	be56d0 <__assert_fail@plt+0xbe28dc>
    76c0:	stmdavc	r3, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    76c4:	mvnle	r2, r0, lsl #22
    76c8:	ldrdcs	pc, [r4], -sl
    76cc:	ldrdne	pc, [r0], r5	; <UNPREDICTABLE>
    76d0:			; <UNDEFINED> instruction: 0xf7fb6830
    76d4:	stmdacs	r0, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    76d8:	ldmdavs	r4!, {r0, r2, r5, r6, r7, ip, lr, pc}
    76dc:			; <UNDEFINED> instruction: 0xf7fb4648
    76e0:	blmi	fe102028 <__assert_fail@plt+0xfe0ff234>
    76e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    76e8:	ldrble	r0, [r4], #-1819	; 0xfffff8e5
    76ec:			; <UNDEFINED> instruction: 0xf7fb4620
    76f0:			; <UNDEFINED> instruction: 0x4604e91c
    76f4:			; <UNDEFINED> instruction: 0xf7fbb128
    76f8:	strmi	lr, [r4], -sl, lsl #17
    76fc:			; <UNDEFINED> instruction: 0xf0002800
    7700:			; <UNDEFINED> instruction: 0xf8958088
    7704:			; <UNDEFINED> instruction: 0xf8c5313c
    7708:			; <UNDEFINED> instruction: 0xf04340ac
    770c:			; <UNDEFINED> instruction: 0xf8850301
    7710:	ldmdbmi	r8!, {r2, r3, r4, r5, r8, ip, sp}^
    7714:	orrpl	pc, r0, #54525952	; 0x3400000
    7718:	movwcc	r4, #51824	; 0xca70
    771c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    7720:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    7724:			; <UNDEFINED> instruction: 0xf0404051
    7728:	strtmi	r8, [r0], -r3, asr #1
    772c:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    7730:	pop	{r2, ip, sp, pc}
    7734:			; <UNDEFINED> instruction: 0xf7fb87f0
    7738:	strmi	lr, [r4], -r8, lsl #17
    773c:	stmdacs	r0, {r4, r5, sp, lr}
    7740:	ldmdavs	r3!, {r0, r1, r2, r5, r6, r7, ip, lr, pc}^
    7744:			; <UNDEFINED> instruction: 0xf0002b00
    7748:	cdpmi	0, 6, cr8, cr11, cr6, {5}
    774c:	stmdbmi	fp!, {r5, r9, sl, lr}^
    7750:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    7754:	svc	0x002cf7fa
    7758:	ldrdeq	lr, [r0, -r6]
    775c:	b	1545750 <__assert_fail@plt+0x154295c>
    7760:	ldmpl	fp!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
    7764:	ldmdbvs	r9, {r0, r1, r3, r4, fp, sp, lr}^
    7768:	stfged	f3, [r3], {97}	; 0x61
    776c:	vst1.16	{d20-d21}, [pc :128], r5
    7770:	smlabbls	r1, r0, r3, r5
    7774:			; <UNDEFINED> instruction: 0x4619447a
    7778:	strtmi	r9, [r0], -r0, lsl #4
    777c:			; <UNDEFINED> instruction: 0xf7fb2201
    7780:	strtmi	lr, [r1], -r8, lsr #22
    7784:			; <UNDEFINED> instruction: 0xf7fb6830
    7788:	ldmdavs	r0!, {r1, r5, fp, sp, lr, pc}
    778c:	stmdavc	r3, {r1, r4, r6, r8, r9, sl, sp, lr, pc}^
    7790:	adcle	r2, r6, r0, lsl #22
    7794:	blmi	1741574 <__assert_fail@plt+0x173e780>
    7798:	ldmpl	fp!, {r2, r3, r4, r6, r9, sl, fp, lr}^
    779c:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    77a0:	ldmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    77a4:	bmi	16d9d14 <__assert_fail@plt+0x16d6f20>
    77a8:			; <UNDEFINED> instruction: 0x96004479
    77ac:	tstls	r1, sl, ror r4
    77b0:	strmi	r2, [r3], -r1, lsl #2
    77b4:			; <UNDEFINED> instruction: 0xf7fb4638
    77b8:			; <UNDEFINED> instruction: 0x4620ea34
    77bc:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77c0:	ldrbtmi	r4, [r9], #-2389	; 0xfffff6ab
    77c4:	strtmi	r4, [r8], -r2, lsl #12
    77c8:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    77cc:			; <UNDEFINED> instruction: 0xf7fb4620
    77d0:	strmi	lr, [r4], -ip, lsr #17
    77d4:	orrle	r2, lr, r0, lsl #16
    77d8:			; <UNDEFINED> instruction: 0xf8dfe793
    77dc:	ldrtmi	r8, [r2], -r0, asr #2
    77e0:	ldrdne	pc, [r0], r5	; <UNPREDICTABLE>
    77e4:			; <UNDEFINED> instruction: 0xf8d844f8
    77e8:			; <UNDEFINED> instruction: 0xf7fb0000
    77ec:	strmi	lr, [r4], -r8, asr #17
    77f0:			; <UNDEFINED> instruction: 0xf47f2800
    77f4:			; <UNDEFINED> instruction: 0xf8d8af3f
    77f8:			; <UNDEFINED> instruction: 0xf8d50008
    77fc:	mvnlt	r6, r0, lsr #1
    7800:	andcs	r4, r1, #51380224	; 0x3100000
    7804:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7808:	movwcs	fp, #2368	; 0x940
    780c:	adccc	pc, ip, r5, asr #17
    7810:	stmdbmi	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    7814:	ldrbtmi	r2, [r9], #-1
    7818:	stmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    781c:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    7820:	svc	0x00f4f7fa
    7824:	stmdacs	r0, {r2, r9, sl, lr}
    7828:			; <UNDEFINED> instruction: 0xf895d0f3
    782c:			; <UNDEFINED> instruction: 0xf8c5313c
    7830:			; <UNDEFINED> instruction: 0xf04300ac
    7834:			; <UNDEFINED> instruction: 0xf8850302
    7838:			; <UNDEFINED> instruction: 0xe76a313c
    783c:	stmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7840:	andeq	pc, r8, r8, asr #17
    7844:	rscle	r2, r0, r0, lsl #16
    7848:	ldrdcc	pc, [r4], -r8
    784c:			; <UNDEFINED> instruction: 0xf8dfb343
    7850:	ldmdbmi	r6!, {r3, r4, r6, r7, pc}
    7854:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    7858:	mcr	7, 5, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    785c:	ldrdne	lr, [r1], -r8
    7860:	ldmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7864:	ldmpl	fp!, {r1, r2, r5, r8, r9, fp, lr}^
    7868:	ldmdbvs	r9, {r0, r1, r3, r4, fp, sp, lr}^
    786c:	svcge	0x0003b161
    7870:	vst1.8	{d20-d21}, [pc :128]
    7874:	smlabbls	r1, r0, r3, r5
    7878:			; <UNDEFINED> instruction: 0x4619447a
    787c:	ldrtmi	r9, [r8], -r0, lsl #4
    7880:			; <UNDEFINED> instruction: 0xf7fb2201
    7884:	ldrtmi	lr, [r9], -r6, lsr #21
    7888:	ldrdeq	pc, [r8], -r8
    788c:	ldmda	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7890:	ldrdeq	pc, [r8], -r8
    7894:			; <UNDEFINED> instruction: 0xf7fbe7b4
    7898:	ldmdavs	r4!, {r3, r5, r8, fp, sp, lr, pc}
    789c:			; <UNDEFINED> instruction: 0xe7546070
    78a0:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    78a4:			; <UNDEFINED> instruction: 0xf8d84603
    78a8:			; <UNDEFINED> instruction: 0xf8c80008
    78ac:	strb	r3, [lr, r4]
    78b0:	svc	0x00b2f7fa
    78b4:	eorscs	r4, r3, #31744	; 0x7c00
    78b8:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, fp, lr}
    78bc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    78c0:			; <UNDEFINED> instruction: 0xf7fb4478
    78c4:	blmi	7c232c <__assert_fail@plt+0x7bf538>
    78c8:	ldmdbmi	lr, {r1, r4, r5, r9, sp}
    78cc:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    78d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    78d4:	b	fe3c58c8 <__assert_fail@plt+0xfe3c2ad4>
    78d8:	andeq	fp, r1, ip, lsl #14
    78dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    78e0:	strdeq	fp, [r1], -ip
    78e4:	muleq	r1, r6, r3
    78e8:	andeq	ip, r1, r0, lsr r3
    78ec:	andeq	ip, r1, r8, lsr #6
    78f0:	andeq	r0, r0, r0, ror #5
    78f4:	ldrdeq	fp, [r1], -ip
    78f8:	andeq	ip, r1, r0, ror r2
    78fc:			; <UNDEFINED> instruction: 0xfffffdd3
    7900:	ldrdeq	r0, [r0], -r8
    7904:	andeq	r9, r0, ip, lsl #28
    7908:	ldrdeq	r0, [r0], -ip
    790c:	andeq	r8, r0, r4, ror #2
    7910:	strdeq	r8, [r0], -ip
    7914:	andeq	r8, r0, ip, lsr r1
    7918:	andeq	r9, r0, r6, lsl #27
    791c:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    7920:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    7924:	andeq	r9, r0, sl, lsl #27
    7928:	andeq	ip, r1, ip, ror #2
    792c:			; <UNDEFINED> instruction: 0xfffffccf
    7930:	andeq	r9, r0, r0, lsr #26
    7934:	strdeq	r9, [r0], -r4
    7938:	muleq	r0, sl, ip
    793c:			; <UNDEFINED> instruction: 0x00009cb0
    7940:	andeq	r9, r0, r2, ror #25
    7944:	andeq	r9, r0, r8, lsl #25
    7948:	andeq	sl, r0, sl, lsl #9
    794c:			; <UNDEFINED> instruction: 0xf7fb2000
    7950:	svclt	0x0000b8b7
    7954:	cfstr32mi	mvfx11, [r6], {16}
    7958:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    795c:	mrc	7, 2, APSR_nzcv, cr4, cr10, {7}
    7960:			; <UNDEFINED> instruction: 0xf7fa68a0
    7964:	stmdavs	r0!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}^
    7968:			; <UNDEFINED> instruction: 0x4010e8bd
    796c:	stmdblt	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7970:	andeq	ip, r1, r8, rrx
    7974:	bmi	7349b4 <__assert_fail@plt+0x731bc0>
    7978:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    797c:	addlt	fp, r3, r0, ror r5
    7980:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    7984:	movwls	r6, #6171	; 0x181b
    7988:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    798c:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    7990:	blmi	633e18 <__assert_fail@plt+0x631024>
    7994:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    7998:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    799c:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    79a0:	strtmi	sl, [sl], -r8, lsl #22
    79a4:	stmdavs	r0!, {r0, r8, sp}
    79a8:			; <UNDEFINED> instruction: 0xf7fb9300
    79ac:	stmdavs	r1!, {r2, r4, fp, sp, lr, pc}
    79b0:			; <UNDEFINED> instruction: 0xf7fb200a
    79b4:	bmi	481fe4 <__assert_fail@plt+0x47f1f0>
    79b8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    79bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    79c0:	subsmi	r9, sl, r1, lsl #22
    79c4:	andlt	sp, r3, lr, lsl #2
    79c8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    79cc:	ldrbmi	fp, [r0, -r3]!
    79d0:	strmi	r4, [r3], -r9, lsl #28
    79d4:	tstcs	r1, sl, lsl #20
    79d8:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    79dc:			; <UNDEFINED> instruction: 0xf7fb6820
    79e0:	ldrb	lr, [sp, r0, lsr #18]
    79e4:	svc	0x0018f7fa
    79e8:	andeq	fp, r1, lr, ror r3
    79ec:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    79f0:	andeq	fp, r1, sl, ror #6
    79f4:	andeq	r0, r0, r0, ror #5
    79f8:	ldrdeq	r0, [r0], -ip
    79fc:	andeq	fp, r1, lr, lsr r3
    7a00:	andeq	r7, r0, r6, lsl #28
    7a04:			; <UNDEFINED> instruction: 0x4604b510
    7a08:			; <UNDEFINED> instruction: 0xf7fa6800
    7a0c:	stmdavs	r0!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    7a10:	mrc	7, 3, APSR_nzcv, cr4, cr10, {7}
    7a14:			; <UNDEFINED> instruction: 0xf7fa68a0
    7a18:	stmiavs	r0!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    7a1c:	mcr	7, 3, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    7a20:			; <UNDEFINED> instruction: 0xf7fa6920
    7a24:	stmdbvs	r0!, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}^
    7a28:	mcr	7, 3, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    7a2c:			; <UNDEFINED> instruction: 0xf7fa69a0
    7a30:	stmibvs	r0!, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}^
    7a34:	mcr	7, 3, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    7a38:			; <UNDEFINED> instruction: 0xf7fa6a60
    7a3c:	bvs	fe8433c4 <__assert_fail@plt+0xfe8405d0>
    7a40:	mrc	7, 2, APSR_nzcv, cr12, cr10, {7}
    7a44:			; <UNDEFINED> instruction: 0xf7fa6ae0
    7a48:			; <UNDEFINED> instruction: 0x4620ee5a
    7a4c:			; <UNDEFINED> instruction: 0x4010e8bd
    7a50:	mrclt	7, 2, APSR_nzcv, cr2, cr10, {7}
    7a54:	ldrb	fp, [r5, r0, lsl #2]
    7a58:	svclt	0x00004770
    7a5c:	strcs	pc, [r0], #2271	; 0x8df
    7a60:	strcc	pc, [r0], #2271	; 0x8df
    7a64:	push	{r1, r3, r4, r5, r6, sl, lr}
    7a68:	strdlt	r4, [r4], r0
    7a6c:			; <UNDEFINED> instruction: 0x460458d3
    7a70:	ldrbtvc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7a74:	movwls	r6, #14363	; 0x381b
    7a78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a7c:	teqcc	ip, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
    7a80:			; <UNDEFINED> instruction: 0x0718447f
    7a84:	bvs	ff97779c <__assert_fail@plt+0xff9749a8>
    7a88:	strle	r4, [sp], #-1582	; 0xfffff9d2
    7a8c:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7a90:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7a94:			; <UNDEFINED> instruction: 0xb1bb695b
    7a98:			; <UNDEFINED> instruction: 0xf8946ae5
    7a9c:			; <UNDEFINED> instruction: 0x462e313c
    7aa0:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    7aa4:	teqcc	ip, r4, lsl #17	; <UNPREDICTABLE>
    7aa8:			; <UNDEFINED> instruction: 0xf8dfb375
    7aac:			; <UNDEFINED> instruction: 0xf8df2444
    7ab0:	ldrbtmi	r3, [sl], #-1076	; 0xfffffbcc
    7ab4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ab8:	subsmi	r9, sl, r3, lsl #22
    7abc:	andhi	pc, r9, #64	; 0x40
    7ac0:	andlt	r4, r4, r0, lsr r6
    7ac4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7ac8:	strtpl	pc, [r8], #-2271	; 0xfffff721
    7acc:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    7ad0:			; <UNDEFINED> instruction: 0xf8dfb3a0
    7ad4:			; <UNDEFINED> instruction: 0xf8d41424
    7ad8:	ldrbtmi	r2, [r9], #-152	; 0xffffff68
    7adc:	ldm	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ae0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7ae4:	bvs	ff83be4c <__assert_fail@plt+0xff839058>
    7ae8:			; <UNDEFINED> instruction: 0xf7ffb108
    7aec:	teqcs	r0, fp, lsl #31	; <UNPREDICTABLE>
    7af0:			; <UNDEFINED> instruction: 0xf7fa2001
    7af4:			; <UNDEFINED> instruction: 0x4606ed72
    7af8:			; <UNDEFINED> instruction: 0xf8dfbb30
    7afc:	eorscs	r1, r0, #0, 8
    7b00:	ldrbtmi	r2, [r9], #-1
    7b04:	mcr	7, 5, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    7b08:	teqcc	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    7b0c:	svclt	0x004806da
    7b10:	strble	r4, [sl], #1582	; 0x62e
    7b14:	movtcs	lr, #51668	; 0xc9d4
    7b18:	andle	r4, r4, r3, lsl r3
    7b1c:	ldcl	7, cr15, [r4, #1000]	; 0x3e8
    7b20:			; <UNDEFINED> instruction: 0xf0002800
    7b24:	ldrtmi	r8, [r0], -r1, ror #1
    7b28:	ldm	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b2c:	teqcc	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
    7b30:			; <UNDEFINED> instruction: 0xf0436ae6
    7b34:			; <UNDEFINED> instruction: 0xf8840310
    7b38:			; <UNDEFINED> instruction: 0xe7b6313c
    7b3c:	mrc	7, 5, APSR_nzcv, cr14, cr10, {7}
    7b40:	stmdacs	r0, {r3, r5, sp, lr}
    7b44:	strb	sp, [r4, r8, lsr #1]
    7b48:	rscvs	r4, r0, #3883008	; 0x3b4000
    7b4c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7b50:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b54:			; <UNDEFINED> instruction: 0xf7fab168
    7b58:	pkhtbmi	lr, r0, sl, asr #28
    7b5c:			; <UNDEFINED> instruction: 0xf0002800
    7b60:	teqvs	r0, sl	; <illegal shifter operand>
    7b64:	svc	0x0094f7fa
    7b68:	mcrrne	6, 4, r4, r2, cr1
    7b6c:			; <UNDEFINED> instruction: 0xf0024640
    7b70:	stmibmi	r4!, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}^
    7b74:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7b78:	stmia	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b7c:			; <UNDEFINED> instruction: 0xf7fab168
    7b80:	strmi	lr, [r0], r6, asr #28
    7b84:			; <UNDEFINED> instruction: 0xf0002800
    7b88:	rsbsvs	r8, r0, r6, lsr #3
    7b8c:	svc	0x0080f7fa
    7b90:	mcrrne	6, 4, r4, r2, cr1
    7b94:			; <UNDEFINED> instruction: 0xf0024640
    7b98:	ldmibmi	fp, {r0, r1, r2, r7, fp, ip, sp, lr, pc}^
    7b9c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7ba0:	ldm	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ba4:			; <UNDEFINED> instruction: 0xf7fab128
    7ba8:	stmdacs	r0, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
    7bac:	orrshi	pc, r3, r0
    7bb0:	ldmibmi	r6, {r4, r5, r7, sp, lr}^
    7bb4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7bb8:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bbc:			; <UNDEFINED> instruction: 0xf7fab128
    7bc0:	stmdacs	r0, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    7bc4:	orrhi	pc, r7, r0
    7bc8:	ldmibmi	r1, {r4, r5, r6, r7, sp, lr}^
    7bcc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7bd0:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bd4:			; <UNDEFINED> instruction: 0xf7fab168
    7bd8:	pkhbtmi	lr, r0, sl, lsl #28
    7bdc:			; <UNDEFINED> instruction: 0xf0002800
    7be0:	mvnsvs	r8, sl, ror r1
    7be4:	svc	0x0054f7fa
    7be8:	mcrrne	6, 4, r4, r2, cr1
    7bec:			; <UNDEFINED> instruction: 0xf0024640
    7bf0:	stmibmi	r8, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}^
    7bf4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7bf8:	stm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bfc:			; <UNDEFINED> instruction: 0xf7fab128
    7c00:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    7c04:	msrhi	SPSR_sxc, r0
    7c08:	stmibmi	r3, {r4, r5, sp, lr}^
    7c0c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7c10:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c14:			; <UNDEFINED> instruction: 0xf7fab128
    7c18:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    7c1c:	cmphi	fp, r0	; <UNPREDICTABLE>
    7c20:	ldmibmi	lr!, {r4, r5, r6, r8, sp, lr}
    7c24:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7c28:	stmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c2c:			; <UNDEFINED> instruction: 0xf7fab128
    7c30:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    7c34:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    7c38:	ldmibmi	r9!, {r4, r5, r7, r8, sp, lr}
    7c3c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7c40:	stmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c44:			; <UNDEFINED> instruction: 0xf7fab128
    7c48:	stmdacs	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    7c4c:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    7c50:	ldmibmi	r4!, {r4, r5, r9, sp, lr}
    7c54:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7c58:	ldmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c5c:			; <UNDEFINED> instruction: 0xf0002800
    7c60:			; <UNDEFINED> instruction: 0xf7fa80ee
    7c64:	stmdacs	r0, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    7c68:	teqhi	r5, r0	; <UNPREDICTABLE>
    7c6c:	stmibmi	lr!, {r4, r5, r6, r9, sp, lr}
    7c70:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7c74:	stmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c78:			; <UNDEFINED> instruction: 0xf0002800
    7c7c:			; <UNDEFINED> instruction: 0xf7fa80d7
    7c80:	stmdacs	r0, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    7c84:	msrhi	CPSR_sxc, r0
    7c88:	stmibmi	r8!, {r4, r5, r7, r9, sp, lr}
    7c8c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7c90:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c94:			; <UNDEFINED> instruction: 0xf7fab128
    7c98:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    7c9c:	tsthi	fp, r0	; <UNPREDICTABLE>
    7ca0:			; <UNDEFINED> instruction: 0x462862f0
    7ca4:	stmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ca8:	ldmpl	fp!, {r0, r5, r7, r8, r9, fp, lr}^
    7cac:			; <UNDEFINED> instruction: 0x0719681b
    7cb0:	mrcge	5, 7, APSR_nzcv, cr2, cr15, {3}
    7cb4:			; <UNDEFINED> instruction: 0x4da04b9f
    7cb8:	ldrbtmi	r5, [sp], #-2299	; 0xfffff705
    7cbc:			; <UNDEFINED> instruction: 0xf7fa681e
    7cc0:	ldmibmi	lr, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    7cc4:	ldrbtmi	r4, [r9], #-2718	; 0xfffff562
    7cc8:	tstls	r1, r0, lsl #10
    7ccc:	tstcs	r1, sl, ror r4
    7cd0:	ldrtmi	r4, [r0], -r3, lsl #12
    7cd4:	svc	0x00a4f7fa
    7cd8:			; <UNDEFINED> instruction: 0xf8d4499a
    7cdc:			; <UNDEFINED> instruction: 0x46202098
    7ce0:			; <UNDEFINED> instruction: 0xf7ff4479
    7ce4:	ldrb	pc, [r7], r7, asr #28	; <UNPREDICTABLE>
    7ce8:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
    7cec:	stcl	7, cr15, [r6], #1000	; 0x3e8
    7cf0:	stmdacs	r0, {r7, r9, sl, lr}
    7cf4:	svcge	0x0017f43f
    7cf8:			; <UNDEFINED> instruction: 0xf7fa2101
    7cfc:			; <UNDEFINED> instruction: 0x212aed06
    7d00:			; <UNDEFINED> instruction: 0xf7fa4640
    7d04:	tstcs	r1, r6, lsl #28
    7d08:			; <UNDEFINED> instruction: 0xf7fa4640
    7d0c:	tstcs	r4, r2, asr #26
    7d10:			; <UNDEFINED> instruction: 0xf7fa4640
    7d14:			; <UNDEFINED> instruction: 0x4640eef0
    7d18:	ldcl	7, cr15, [lr, #-1000]	; 0xfffffc18
    7d1c:	cmnle	r8, r0, lsl #16
    7d20:	strls	r6, [r2, #-2784]	; 0xfffff520
    7d24:			; <UNDEFINED> instruction: 0xf7ffb108
    7d28:	teqcs	r0, sp, ror #28	; <UNPREDICTABLE>
    7d2c:			; <UNDEFINED> instruction: 0xf7fa2001
    7d30:			; <UNDEFINED> instruction: 0x4605ec54
    7d34:			; <UNDEFINED> instruction: 0xf43f2800
    7d38:	stmibmi	r3, {r5, r6, r7, r9, sl, fp, sp, pc}
    7d3c:	rscvs	sl, r0, #2, 28
    7d40:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    7d44:			; <UNDEFINED> instruction: 0x46404632
    7d48:	ldc	7, cr15, [sl], {250}	; 0xfa
    7d4c:			; <UNDEFINED> instruction: 0xf0002800
    7d50:	ldmdbmi	lr!, {r0, r3, r4, r5, r7, pc}^
    7d54:	ldrtmi	r2, [r2], -r0, lsl #6
    7d58:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    7d5c:	ldc	7, cr15, [r0], {250}	; 0xfa
    7d60:			; <UNDEFINED> instruction: 0xf0002800
    7d64:	ldmdbmi	sl!, {r3, r5, r7, pc}^
    7d68:	ldrtmi	r2, [r2], -r0, lsl #6
    7d6c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    7d70:	stc	7, cr15, [r6], {250}	; 0xfa
    7d74:			; <UNDEFINED> instruction: 0xf0002800
    7d78:	ldmdbmi	r6!, {r0, r1, r2, r4, r7, pc}^
    7d7c:	ldrtmi	r2, [r2], -r0, lsl #6
    7d80:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    7d84:	ldcl	7, cr15, [ip], #-1000	; 0xfffffc18
    7d88:			; <UNDEFINED> instruction: 0xf0002800
    7d8c:	ldmdbmi	r2!, {r1, r2, r7, pc}^
    7d90:	ldrtmi	r2, [r2], -r0, lsl #6
    7d94:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    7d98:	ldcl	7, cr15, [r2], #-1000	; 0xfffffc18
    7d9c:	rsbsle	r2, r5, r0, lsl #16
    7da0:	movwcs	r4, #2414	; 0x96e
    7da4:			; <UNDEFINED> instruction: 0x46404632
    7da8:			; <UNDEFINED> instruction: 0xf7fa4479
    7dac:	stmdacs	r0, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    7db0:	stmdbmi	fp!, {r0, r2, r5, r6, ip, lr, pc}^
    7db4:	ldrtmi	r2, [r2], -r0, lsl #6
    7db8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    7dbc:	stcl	7, cr15, [r0], #-1000	; 0xfffffc18
    7dc0:	subsle	r2, r5, r0, lsl #16
    7dc4:	movwcs	r4, #2407	; 0x967
    7dc8:			; <UNDEFINED> instruction: 0x46404632
    7dcc:			; <UNDEFINED> instruction: 0xf7fa4479
    7dd0:	stmdacs	r0, {r3, r4, r6, sl, fp, sp, lr, pc}
    7dd4:	stmdbmi	r4!, {r2, r6, ip, lr, pc}^
    7dd8:	movwcs	r4, #1586	; 0x632
    7ddc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    7de0:	mcrr	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    7de4:	eorsle	r2, r3, r0, lsl #16
    7de8:	ldmpl	fp!, {r0, r4, r6, r8, r9, fp, lr}^
    7dec:			; <UNDEFINED> instruction: 0x071b681b
    7df0:	strbmi	sp, [r6], -r1, lsl #8
    7df4:	blmi	1401858 <__assert_fail@plt+0x13fea64>
    7df8:	ldmpl	fp!, {r2, r3, r4, r6, r8, sl, fp, lr}^
    7dfc:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    7e00:	mcr	7, 1, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    7e04:	bmi	16da374 <__assert_fail@plt+0x16d7580>
    7e08:	strls	r4, [r0, #-1145]	; 0xfffffb87
    7e0c:	tstls	r1, sl, ror r4
    7e10:	strmi	r2, [r3], -r1, lsl #2
    7e14:			; <UNDEFINED> instruction: 0xf7fa4630
    7e18:	ldmdbmi	r7, {r2, r8, r9, sl, fp, sp, lr, pc}^
    7e1c:			; <UNDEFINED> instruction: 0x2098f8d4
    7e20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7e24:			; <UNDEFINED> instruction: 0xf7ff4646
    7e28:	ldrbt	pc, [ip], -r5, lsr #27	; <UNPREDICTABLE>
    7e2c:			; <UNDEFINED> instruction: 0x46284953
    7e30:			; <UNDEFINED> instruction: 0xf7fa4479
    7e34:	stmdacs	r0, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    7e38:	svcge	0x0027f43f
    7e3c:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
    7e40:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7e44:	svc	0x005ef7fa
    7e48:			; <UNDEFINED> instruction: 0xf43f2800
    7e4c:	smlad	r8, r0, pc, sl	; <UNPREDICTABLE>
    7e50:	tstlt	r8, r2, lsl #16
    7e54:	ldcl	7, cr15, [sl], {250}	; 0xfa
    7e58:	eorsle	r2, ip, r0, lsl #16
    7e5c:	strb	r6, [r3, r8, lsr #4]
    7e60:	tstlt	r8, r2, lsl #16
    7e64:	ldcl	7, cr15, [r2], {250}	; 0xfa
    7e68:	eorsle	r2, r4, r0, lsl #16
    7e6c:	ldr	r6, [r2, r8, ror #3]!
    7e70:	tstlt	r0, r2, lsl #16
    7e74:	stcl	7, cr15, [sl], {250}	; 0xfa
    7e78:			; <UNDEFINED> instruction: 0x61a8b368
    7e7c:	stmdals	r2, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    7e80:			; <UNDEFINED> instruction: 0xf7fab110
    7e84:	teqlt	r0, #196, 24	; 0xc400
    7e88:	ldr	r6, [r2, r8, ror #2]
    7e8c:	tstlt	r0, r2, lsl #16
    7e90:	ldc	7, cr15, [ip], #1000	; 0x3e8
    7e94:	strdvs	fp, [r8, -r8]!
    7e98:	stmdals	r2, {r1, r7, r8, r9, sl, sp, lr, pc}
    7e9c:			; <UNDEFINED> instruction: 0xf7fab110
    7ea0:	strhlt	lr, [r0, #198]	; 0xc6
    7ea4:	ldrb	r6, [r2, -r8, ror #1]!
    7ea8:	tstlt	r0, r2, lsl #16
    7eac:	stc	7, cr15, [lr], #1000	; 0x3e8
    7eb0:	adcvs	fp, r8, r8, lsl #3
    7eb4:	stmdals	r2, {r0, r5, r6, r8, r9, sl, sp, lr, pc}
    7eb8:			; <UNDEFINED> instruction: 0xf7fab110
    7ebc:	cmplt	r0, r8, lsr #25
    7ec0:	ldrb	r6, [r0, -r8, rrx]
    7ec4:	tstlt	r0, r2, lsl #16
    7ec8:	stc	7, cr15, [r0], #1000	; 0x3e8
    7ecc:	eorvs	fp, r8, r8, lsl r1
    7ed0:			; <UNDEFINED> instruction: 0xf7fae73f
    7ed4:	stmdbmi	fp!, {r1, r5, r7, sl, fp, sp, lr, pc}
    7ed8:	ldrbtmi	r2, [r9], #-1
    7edc:	stcl	7, cr15, [r0], {250}	; 0xfa
    7ee0:	muleq	r1, r4, r2
    7ee4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7ee8:	andeq	fp, r1, r8, ror r2
    7eec:	ldrdeq	r0, [r0], -r8
    7ef0:	andeq	fp, r1, r6, asr #4
    7ef4:	andeq	fp, r1, r0, lsl #30
    7ef8:	andeq	r9, r0, r6
    7efc:	andeq	r7, r0, sl, asr #28
    7f00:	andeq	r9, r0, lr, ror sl
    7f04:	andeq	r9, r0, r6, ror #20
    7f08:	andeq	r9, r0, lr, asr #20
    7f0c:	andeq	r9, r0, sl, asr #20
    7f10:	andeq	r9, r0, r6, asr #20
    7f14:	andeq	r9, r0, r2, lsr sl
    7f18:	andeq	r9, r0, r6, lsr #20
    7f1c:	andeq	r9, r0, r2, lsr #20
    7f20:	andeq	r9, r0, lr, lsl sl
    7f24:	andeq	r9, r0, sl, lsl sl
    7f28:	andeq	r9, r0, lr, lsl sl
    7f2c:	andeq	r9, r0, r2, lsr #20
    7f30:	andeq	r0, r0, r0, ror #5
    7f34:	ldrdeq	r0, [r0], -ip
    7f38:	andeq	r7, r0, r6, asr #24
    7f3c:	ldrdeq	r7, [r0], -lr
    7f40:	andeq	r7, r0, ip, lsl ip
    7f44:	ldrdeq	r9, [r0], -ip
    7f48:	andeq	r9, r0, lr, rrx
    7f4c:	muleq	r0, r2, r0
    7f50:	andeq	r8, r0, sl, ror #31
    7f54:	andeq	r9, r0, sl
    7f58:	andeq	r9, r0, sl, lsr r0
    7f5c:	andeq	r9, r0, r0, lsr r9
    7f60:	andeq	r9, r0, lr, lsr #18
    7f64:	andeq	r9, r0, ip, lsr #18
    7f68:	andeq	r9, r0, sl, lsr #18
    7f6c:	andeq	r7, r0, r4, lsl #22
    7f70:	muleq	r0, ip, fp
    7f74:	ldrdeq	r7, [r0], -ip
    7f78:	strdeq	r9, [r0], -sl
    7f7c:	andeq	r9, r0, r0, ror r8
    7f80:	andeq	r9, r0, r6, asr #16
    7f84:	ldrdeq	r7, [r0], -r2
    7f88:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    7f8c:			; <UNDEFINED> instruction: 0xf7fa6818
    7f90:	svclt	0x0000bd71
    7f94:	andeq	fp, r1, r2, asr #20
    7f98:			; <UNDEFINED> instruction: 0xf381fab1
    7f9c:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    7fa0:	movwcs	fp, #7944	; 0x1f08
    7fa4:	ldrtlt	fp, [r0], #-2539	; 0xfffff615
    7fa8:	andsvs	r6, r3, ip, asr #16
    7fac:	stmdavs	fp, {r2, r3, r4, r5, r6, r8, ip, sp, pc}
    7fb0:	svclt	0x000842a3
    7fb4:	andle	r2, r8, r1
    7fb8:	andcs	r6, r0, ip, lsl r8
    7fbc:	andsvs	r6, r3, sp, asr r8
    7fc0:	addmi	r6, r3, #9109504	; 0x8b0000
    7fc4:	qadd16mi	fp, ip, r8
    7fc8:	ldclt	0, cr6, [r0], #-48	; 0xffffffd0
    7fcc:	stmdavs	r3, {r4, r5, r6, r8, r9, sl, lr}^
    7fd0:	stmvs	sp, {r2, r8, sl, fp, ip}
    7fd4:	subvs	r6, ip, r0, lsl #17
    7fd8:	svclt	0x00182d00
    7fdc:	andvs	r4, fp, r3, lsl #12
    7fe0:			; <UNDEFINED> instruction: 0xf06fe7e6
    7fe4:			; <UNDEFINED> instruction: 0x47700015
    7fe8:	ldrdgt	pc, [r4, -r0]
    7fec:	rsbsmi	pc, pc, #1325400064	; 0x4f000000
    7ff0:	ldrdeq	pc, [r0, -r0]
    7ff4:	andeq	pc, pc, #192, 4
    7ff8:	movwcs	fp, #1520	; 0x5f0
    7ffc:	ldrd	pc, [r4, -r1]
    8000:	strcs	lr, [r0], #-2562	; 0xfffff5fe
    8004:	ldrdne	pc, [r0, -r1]
    8008:	mvnsvc	pc, #217055232	; 0xcf00000
    800c:			; <UNDEFINED> instruction: 0xf68cfa5f
    8010:	strcc	lr, [ip, -r3, lsl #20]
    8014:	b	d8cb4 <__assert_fail@plt+0xd5ec0>
    8018:	b	11d4c58 <__assert_fail@plt+0x11d1e64>
    801c:	vst3.8	{d16-d18}, [pc], r6
    8020:			; <UNDEFINED> instruction: 0xf6cf4770
    8024:	b	a6028 <__assert_fail@plt+0xa3234>
    8028:	eorsmi	r2, r8, r1, lsl #4
    802c:			; <UNDEFINED> instruction: 0xf68efa5f
    8030:	b	101811c <__assert_fail@plt+0x1015328>
    8034:	teqmi	r2, #28, 10	; 0x7000000
    8038:	ldrpl	lr, [lr, -r1, asr #20]
    803c:	b	10d8b00 <__assert_fail@plt+0x10d5d0c>
    8040:	svclt	0x00040602
    8044:	andcs	r4, r0, r6, lsr #5
    8048:	svclt	0x002cd003
    804c:	rscscc	pc, pc, pc, asr #32
    8050:	ldcllt	0, cr2, [r0, #4]!
    8054:	bmi	735094 <__assert_fail@plt+0x7322a0>
    8058:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    805c:	addlt	fp, r3, r0, ror r5
    8060:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    8064:	movwls	r6, #6171	; 0x181b
    8068:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    806c:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    8070:	blmi	6344f8 <__assert_fail@plt+0x631704>
    8074:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    8078:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    807c:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    8080:	strtmi	sl, [sl], -r8, lsl #22
    8084:	stmdavs	r0!, {r0, r8, sp}
    8088:			; <UNDEFINED> instruction: 0xf7fa9300
    808c:	stmdavs	r1!, {r2, r5, r7, sl, fp, sp, lr, pc}
    8090:			; <UNDEFINED> instruction: 0xf7fa200a
    8094:	bmi	483904 <__assert_fail@plt+0x480b10>
    8098:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    809c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    80a0:	subsmi	r9, sl, r1, lsl #22
    80a4:	andlt	sp, r3, lr, lsl #2
    80a8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    80ac:	ldrbmi	fp, [r0, -r3]!
    80b0:	strmi	r4, [r3], -r9, lsl #28
    80b4:	tstcs	r1, sl, lsl #20
    80b8:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    80bc:			; <UNDEFINED> instruction: 0xf7fa6820
    80c0:			; <UNDEFINED> instruction: 0xe7ddedb0
    80c4:	bl	fea460b4 <__assert_fail@plt+0xfea432c0>
    80c8:	muleq	r1, lr, ip
    80cc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    80d0:	andeq	sl, r1, sl, lsl #25
    80d4:	andeq	r0, r0, r0, ror #5
    80d8:	ldrdeq	r0, [r0], -ip
    80dc:	andeq	sl, r1, lr, asr ip
    80e0:	andeq	r7, r0, r6, lsr #14
    80e4:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    80e8:	eorle	r2, sp, r0, lsl #16
    80ec:	ldrblt	r4, [r0, #-2585]!	; 0xfffff5e7
    80f0:	ldmpl	sl, {r2, r9, sl, lr}
    80f4:	ldmdavs	r2, {r1, r7, ip, sp, pc}
    80f8:	strle	r0, [sp], #-1682	; 0xfffff96e
    80fc:	strtmi	r6, [r0], -r3, ror #16
    8100:	subsvs	r6, r3, r2, lsr #16
    8104:	ldmib	r4, {r1, r3, r4, sp, lr}^
    8108:	subsvs	r2, r3, r2, lsl #6
    810c:			; <UNDEFINED> instruction: 0xf7fa601a
    8110:	strdcs	lr, [r0], -r6
    8114:	ldcllt	0, cr11, [r0, #-8]!
    8118:	vldrmi	s8, [r0, #-60]	; 0xffffffc4
    811c:	ldrbtmi	r5, [sp], #-2203	; 0xfffff765
    8120:			; <UNDEFINED> instruction: 0xf7fa681e
    8124:	stmdbmi	lr, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    8128:	ldrbtmi	r4, [r9], #-2574	; 0xfffff5f2
    812c:	tstls	r1, r0, lsl #10
    8130:	tstcs	r1, sl, ror r4
    8134:	ldrtmi	r4, [r0], -r3, lsl #12
    8138:	ldcl	7, cr15, [r2, #-1000]!	; 0xfffffc18
    813c:	strtmi	r4, [r0], -sl, lsl #18
    8140:			; <UNDEFINED> instruction: 0xf7ff4479
    8144:	ldrb	pc, [r9, r7, lsl #31]	; <UNPREDICTABLE>
    8148:	andseq	pc, r5, pc, rrx
    814c:	svclt	0x00004770
    8150:	andeq	sl, r1, r2, lsl ip
    8154:	andeq	r0, r0, r0, ror #5
    8158:	ldrdeq	r0, [r0], -ip
    815c:	andeq	r7, r0, r2, ror #15
    8160:	andeq	r9, r0, lr, lsl #12
    8164:			; <UNDEFINED> instruction: 0x000077b8
    8168:	strdeq	r9, [r0], -ip
    816c:	ldrdcc	pc, [r4], r1	; <UNPREDICTABLE>
    8170:	strdlt	fp, [r3], r0
    8174:	ldrbtmi	r4, [pc], #-3877	; 817c <__assert_fail@plt+0x5388>
    8178:	eorsle	r2, ip, r0, lsl #22
    817c:			; <UNDEFINED> instruction: 0xf8d01a0c
    8180:	blx	fed20418 <__assert_fail@plt+0xfed1d624>
    8184:	strmi	pc, [r5], -r4, lsl #9
    8188:	vmlscs.f16	s0, s0, s9	; <UNPREDICTABLE>
    818c:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    8190:			; <UNDEFINED> instruction: 0x4619bb74
    8194:			; <UNDEFINED> instruction: 0xf7fa4630
    8198:	bllt	1242ab0 <__assert_fail@plt+0x123fcbc>
    819c:			; <UNDEFINED> instruction: 0xb12b6a6b
    81a0:	ldrdne	pc, [r4], r3	; <UNPREDICTABLE>
    81a4:			; <UNDEFINED> instruction: 0xf7fa4630
    81a8:	tstlt	r0, #60, 20	; 0x3c000
    81ac:	ldmpl	fp!, {r3, r4, r8, r9, fp, lr}^
    81b0:			; <UNDEFINED> instruction: 0x071b681b
    81b4:	andcs	fp, r1, r8, asr pc
    81b8:	blmi	5bd62c <__assert_fail@plt+0x5ba838>
    81bc:	ldmpl	fp!, {r1, r2, r4, sl, fp, lr}^
    81c0:	ldmdavs	lr, {r2, r3, r4, r5, r6, sl, lr}
    81c4:	mcrr	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    81c8:	bmi	55a620 <__assert_fail@plt+0x55782c>
    81cc:	strls	r4, [r0], #-1145	; 0xfffffb87
    81d0:	tstls	r1, sl, ror r4
    81d4:	strmi	r2, [r3], -r1, lsl #2
    81d8:			; <UNDEFINED> instruction: 0xf7fa4630
    81dc:	ldmdbmi	r1, {r1, r5, r8, sl, fp, sp, lr, pc}
    81e0:			; <UNDEFINED> instruction: 0xf8d54628
    81e4:	ldrbtmi	r2, [r9], #-152	; 0xffffff68
    81e8:			; <UNDEFINED> instruction: 0xff34f7ff
    81ec:	and	r2, r0, r1
    81f0:	andlt	r2, r3, r0
    81f4:	blmi	3379bc <__assert_fail@plt+0x334bc8>
    81f8:	rsbsne	pc, sp, #64, 4
    81fc:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    8200:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8204:			; <UNDEFINED> instruction: 0xf7fa4478
    8208:	svclt	0x0000edf6
    820c:	andeq	sl, r1, r2, lsl #23
    8210:	andeq	r0, r0, r0, ror #5
    8214:	ldrdeq	r0, [r0], -ip
    8218:	andeq	r7, r0, r0, asr #14
    821c:	ldrdeq	r7, [r0], -r8
    8220:	andeq	r7, r0, r8, lsl r7
    8224:	muleq	r0, r2, r5
    8228:	andeq	r9, r0, r8, ror #13
    822c:	andeq	r9, r0, r6, asr #10
    8230:	andeq	r9, r0, r0, ror #10
    8234:	blmi	d5ab0c <__assert_fail@plt+0xd57d18>
    8238:	push	{r1, r3, r4, r5, r6, sl, lr}
    823c:	strdlt	r4, [fp], r0
    8240:	mcrge	8, 0, r5, cr6, cr3, {6}
    8244:	ldrdlt	pc, [r8], #143	; 0x8f
    8248:			; <UNDEFINED> instruction: 0xf8dfaf05
    824c:	ldmdavs	fp, {r3, r6, r7, sp, pc}
    8250:			; <UNDEFINED> instruction: 0xf04f9309
    8254:			; <UNDEFINED> instruction: 0xf8df0300
    8258:	movwcs	r8, #192	; 0xc0
    825c:	ldrshtvs	r4, [r3], #-75	; 0xffffffb5
    8260:	movwls	r4, #25850	; 0x64fa
    8264:	strmi	r9, [r4], -r8, lsl #6
    8268:	strmi	r4, [sp], -ip, lsr #22
    826c:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
    8270:	ldrtmi	r9, [sl], -r3, lsl #6
    8274:			; <UNDEFINED> instruction: 0x46204631
    8278:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    827c:	blls	176964 <__assert_fail@plt+0x173b70>
    8280:			; <UNDEFINED> instruction: 0xf8d34629
    8284:			; <UNDEFINED> instruction: 0x46489010
    8288:			; <UNDEFINED> instruction: 0xff70f7ff
    828c:	blmi	9349d4 <__assert_fail@plt+0x931be0>
    8290:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8294:			; <UNDEFINED> instruction: 0x071b681b
    8298:	stmdals	r5, {r0, r3, r4, sl, ip, lr, pc}
    829c:			; <UNDEFINED> instruction: 0xff22f7ff
    82a0:			; <UNDEFINED> instruction: 0x4631463a
    82a4:			; <UNDEFINED> instruction: 0xf7ff4620
    82a8:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    82ac:	bmi	77c650 <__assert_fail@plt+0x77985c>
    82b0:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    82b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    82b8:	subsmi	r9, sl, r9, lsl #22
    82bc:	andlt	sp, fp, r2, lsr #2
    82c0:	svchi	0x00f0e8bd
    82c4:	strtmi	r4, [r9], -r8, asr #12
    82c8:			; <UNDEFINED> instruction: 0xffb4f7ff
    82cc:	blmi	5c2218 <__assert_fail@plt+0x5bf424>
    82d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    82d4:	ldrdls	pc, [r0], -r3
    82d8:	bl	feec62c8 <__assert_fail@plt+0xfeec34d4>
    82dc:	tstcs	r1, r3, lsl #20
    82e0:	andge	pc, r4, sp, asr #17
    82e4:	ldrbmi	r9, [sl], -r0, lsl #4
    82e8:	strbmi	r4, [r8], -r3, lsl #12
    82ec:	ldc	7, cr15, [r8], {250}	; 0xfa
    82f0:	stmdbmi	lr, {r0, r2, r8, r9, fp, ip, pc}
    82f4:	ldmdbvs	sl, {r5, r9, sl, lr}
    82f8:			; <UNDEFINED> instruction: 0xf8d24479
    82fc:			; <UNDEFINED> instruction: 0xf7ff3098
    8300:	strb	pc, [sl, r9, lsr #29]	; <UNPREDICTABLE>
    8304:	b	fe2462f4 <__assert_fail@plt+0xfe243500>
    8308:	andeq	sl, r1, r0, asr #21
    830c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8310:	andeq	r7, r0, ip, lsl #13
    8314:	andeq	r7, r0, r4, asr #14
    8318:	andeq	sl, r1, ip, lsl #21
    831c:	muleq	r0, r2, r6
    8320:	andeq	r0, r0, r0, ror #5
    8324:	andeq	sl, r1, r6, asr #20
    8328:	ldrdeq	r0, [r0], -ip
    832c:	andeq	r9, r0, r0, lsr #9
    8330:			; <UNDEFINED> instruction: 0xf04f1c4b
    8334:	andvs	r0, r3, r0, lsl #6
    8338:	stmvs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    833c:	addvs	r6, r1, r3, asr #32
    8340:	svclt	0x00004770
    8344:	vst3.<illegal width 64>	{d27,d29,d31}, [pc :256], r0
    8348:	addlt	r7, r3, r0, lsr #3
    834c:			; <UNDEFINED> instruction: 0xf7fa2001
    8350:	bmi	842868 <__assert_fail@plt+0x83fa74>
    8354:			; <UNDEFINED> instruction: 0x4604447a
    8358:	blmi	7f4b40 <__assert_fail@plt+0x7f1d4c>
    835c:			; <UNDEFINED> instruction: 0xf04f1d25
    8360:			; <UNDEFINED> instruction: 0x260131ff
    8364:	teqne	r8, r0, asr #17	; <UNPREDICTABLE>
    8368:	mvnscc	pc, pc, asr #32
    836c:			; <UNDEFINED> instruction: 0xf04f6006
    8370:	strdvs	r3, [r5], #-15	; <UNPREDICTABLE>
    8374:	smlalbteq	lr, sl, r4, r9
    8378:	andeq	pc, ip, r4, lsl #2
    837c:			; <UNDEFINED> instruction: 0xf10460a5
    8380:	stmib	r4, {r2, r4, r8, sl}^
    8384:	cps	#3
    8388:	stmib	r4, {r2, r3, r4}^
    838c:	stmib	r4, {r0, r2, r8, sl, ip, lr}^
    8390:	ldmpl	r3, {r0, r1, r2}^
    8394:			; <UNDEFINED> instruction: 0x071b681b
    8398:	strtmi	sp, [r0], -r2, lsl #8
    839c:	ldcllt	0, cr11, [r0, #12]!
    83a0:	vstrmi	d4, [pc, #-56]	; 8370 <__assert_fail@plt+0x557c>
    83a4:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    83a8:			; <UNDEFINED> instruction: 0xf7fa681f
    83ac:	bmi	3830fc <__assert_fail@plt+0x380308>
    83b0:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    83b4:	strcs	lr, [r0, #-2509]	; 0xfffff633
    83b8:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    83bc:	ldrtmi	r4, [r8], -r3, lsl #12
    83c0:	stc	7, cr15, [lr], #-1000	; 0xfffffc18
    83c4:	strtmi	r4, [r0], -r9, lsl #18
    83c8:			; <UNDEFINED> instruction: 0xf7ff4479
    83cc:	strtmi	pc, [r0], -r3, asr #28
    83d0:	ldcllt	0, cr11, [r0, #12]!
    83d4:	andeq	sl, r1, r4, lsr #19
    83d8:	andeq	r0, r0, r0, ror #5
    83dc:	ldrdeq	r0, [r0], -ip
    83e0:	strdeq	r7, [r0], -lr
    83e4:	andeq	r7, r0, lr, asr #10
    83e8:	andeq	r7, r0, lr, lsr #10
    83ec:	strdeq	r9, [r0], -r8
    83f0:	stmdavs	r3, {r4, r8, ip, sp, pc}
    83f4:	andvs	r3, r3, r1, lsl #6
    83f8:	svclt	0x00004770
    83fc:	stmdavs	r2, {r5, r8, ip, sp, pc}
    8400:	andvs	r3, r2, r1, lsl #20
    8404:	vstrle	s4, [r0, #-0]
    8408:			; <UNDEFINED> instruction: 0xe7ff4770
    840c:	svcmi	0x00f0e92d
    8410:	stclmi	6, cr4, [r8, #-16]!
    8414:	blmi	1a34630 <__assert_fail@plt+0x1a3183c>
    8418:	stmiapl	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    841c:			; <UNDEFINED> instruction: 0x07186833
    8420:			; <UNDEFINED> instruction: 0xb1b4d464
    8424:	stcne	8, cr6, [r7, #-384]!	; 0xfffffe80
    8428:	andle	r4, r4, r7, lsl #5
    842c:	mrc2	7, 2, pc, cr10, cr15, {7}
    8430:	adcsmi	r6, r8, #96, 16	; 0x600000
    8434:	stmiavs	r0!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    8438:	streq	pc, [ip, -r4, lsl #2]
    843c:	andle	r4, r8, r7, lsl #5
    8440:			; <UNDEFINED> instruction: 0x071b6833
    8444:	stmdacc	r8, {r2, r3, r5, sl, ip, lr, pc}
    8448:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    844c:	addmi	r6, r7, #224, 16	; 0xe00000
    8450:	bvs	ff83cc3c <__assert_fail@plt+0xff839e48>
    8454:	blx	fffc6458 <__assert_fail@plt+0xfffc3664>
    8458:			; <UNDEFINED> instruction: 0xf7ff6a60
    845c:			; <UNDEFINED> instruction: 0xf8d4ffcf
    8460:			; <UNDEFINED> instruction: 0xf7fa009c
    8464:			; <UNDEFINED> instruction: 0xf8d4e94c
    8468:			; <UNDEFINED> instruction: 0xf7fa00a0
    846c:			; <UNDEFINED> instruction: 0xf8d4e948
    8470:			; <UNDEFINED> instruction: 0xf7fa00ac
    8474:			; <UNDEFINED> instruction: 0xf8d4e944
    8478:			; <UNDEFINED> instruction: 0xf7fa00a4
    847c:			; <UNDEFINED> instruction: 0xf8d4e940
    8480:			; <UNDEFINED> instruction: 0xf00300a8
    8484:	ldmdavs	r3!, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}
    8488:	ldrbtle	r0, [r8], #-1817	; 0xfffff8e7
    848c:			; <UNDEFINED> instruction: 0x0098f8d4
    8490:	ldmdb	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8494:	andlt	r4, r5, r0, lsr #12
    8498:	svcmi	0x00f0e8bd
    849c:	stmdblt	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84a0:	stmiapl	fp!, {r1, r2, r6, r8, r9, fp, lr}^
    84a4:	ldrdhi	pc, [r0], -r3
    84a8:	b	ff4c6498 <__assert_fail@plt+0xff4c36a4>
    84ac:			; <UNDEFINED> instruction: 0xf8df4944
    84b0:	bmi	1178908 <__assert_fail@plt+0x1175b14>
    84b4:	ldrbtmi	r4, [ip], #1145	; 0x479
    84b8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    84bc:			; <UNDEFINED> instruction: 0xf8cd2101
    84c0:	strmi	ip, [r3], -r0
    84c4:			; <UNDEFINED> instruction: 0xf7fa4640
    84c8:	stmdbmi	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    84cc:			; <UNDEFINED> instruction: 0xf8d44620
    84d0:	ldrbtmi	r2, [r9], #-152	; 0xffffff68
    84d4:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
    84d8:	adcsmi	r6, r8, #224, 16	; 0xe00000
    84dc:	stmdacc	r8, {r0, r3, r4, r5, r7, ip, lr, pc}
    84e0:	mcr2	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    84e4:	addmi	r6, r7, #224, 16	; 0xe00000
    84e8:	ldr	sp, [r2, sp, lsr #3]!
    84ec:	fstmdbxne	r7!, {d4-d28}	;@ Deprecated
    84f0:	ldrsbhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    84f4:	ldrsbge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    84f8:	ldrbtmi	r5, [r8], #2283	; 0x8eb
    84fc:	ldrsbls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    8500:			; <UNDEFINED> instruction: 0xf8d344fa
    8504:	ldrbtmi	fp, [r9], #0
    8508:			; <UNDEFINED> instruction: 0xf7fa9303
    850c:	strbmi	lr, [r2], -r2, lsr #21
    8510:			; <UNDEFINED> instruction: 0xf8cd2101
    8514:			; <UNDEFINED> instruction: 0xf8cda004
    8518:	strmi	r9, [r3], -r0
    851c:			; <UNDEFINED> instruction: 0xf7fa4658
    8520:	stmdbmi	lr!, {r7, r8, r9, fp, sp, lr, pc}
    8524:			; <UNDEFINED> instruction: 0xf8d44620
    8528:	ldrbtmi	r2, [r9], #-152	; 0xffffff68
    852c:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    8530:	addmi	r6, r7, #96, 16	; 0x600000
    8534:	svcge	0x007ff43f
    8538:			; <UNDEFINED> instruction: 0x071a6833
    853c:	svcge	0x0076f57f
    8540:			; <UNDEFINED> instruction: 0xf8d39b03
    8544:			; <UNDEFINED> instruction: 0xf7fab000
    8548:	strbmi	lr, [r2], -r4, lsl #21
    854c:	stmib	sp, {r0, r8, sp}^
    8550:	strmi	r9, [r3], -r0, lsl #20
    8554:			; <UNDEFINED> instruction: 0xf7fa4658
    8558:	stmdbmi	r1!, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    855c:			; <UNDEFINED> instruction: 0xf8d44620
    8560:	ldrbtmi	r2, [r9], #-152	; 0xffffff68
    8564:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    8568:	addmi	r6, r7, #96, 16	; 0x600000
    856c:	svcge	0x0063f43f
    8570:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    8574:	adcsmi	r6, r8, #96, 16	; 0x600000
    8578:	svcge	0x0058f47f
    857c:	blmi	4022f0 <__assert_fail@plt+0x3ff4fc>
    8580:	ldcmi	8, cr5, [r8, #-940]	; 0xfffffc54
    8584:			; <UNDEFINED> instruction: 0xf7fa681e
    8588:	ldmdbmi	r7, {r2, r5, r6, r9, fp, sp, lr, pc}
    858c:	bmi	5d9788 <__assert_fail@plt+0x5d6994>
    8590:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8594:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8598:	strmi	r2, [r3], -r1, lsl #2
    859c:			; <UNDEFINED> instruction: 0xf7fa4630
    85a0:	ldmdbmi	r3, {r6, r8, r9, fp, sp, lr, pc}
    85a4:			; <UNDEFINED> instruction: 0x2098f8d4
    85a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    85ac:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    85b0:	svclt	0x0000e76c
    85b4:	andeq	sl, r1, r0, ror #17
    85b8:	andeq	r0, r0, r0, ror #5
    85bc:	ldrdeq	r0, [r0], -ip
    85c0:	strdeq	r7, [r0], -r0
    85c4:	andeq	r7, r0, sl, asr #8
    85c8:	andeq	r7, r0, lr, lsr #8
    85cc:	andeq	r9, r0, sl, lsr #6
    85d0:	andeq	r7, r0, lr, ror #7
    85d4:	andeq	r7, r0, r4, lsr #9
    85d8:	strdeq	r7, [r0], -sl
    85dc:	muleq	r0, lr, r2
    85e0:	andeq	r9, r0, sl, ror r2
    85e4:	andeq	r7, r0, r4, ror r3
    85e8:	andeq	r7, r0, r4, lsl r4
    85ec:	andeq	r7, r0, r2, asr r3
    85f0:	andeq	r9, r0, r2, ror r2
    85f4:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    85f8:	ldrblt	r2, [r0, #-768]!	; 0xfffffd00
    85fc:	ldmdami	r5, {r2, r9, sl, lr}
    8600:	strdlt	r4, [r6], ip
    8604:	bge	59e40 <__assert_fail@plt+0x5704c>
    8608:			; <UNDEFINED> instruction: 0xf85ca902
    860c:	ldrmi	r0, [lr], -r0
    8610:	andls	r6, r5, r0, lsl #16
    8614:	andeq	pc, r0, pc, asr #32
    8618:	movwls	r6, #8267	; 0x204b
    861c:	strtmi	r9, [r0], -r4, lsl #6
    8620:			; <UNDEFINED> instruction: 0xf7ff9601
    8624:	ldrhlt	pc, [r0, #-201]	; 0xffffff37	; <UNPREDICTABLE>
    8628:	bmi	2d0630 <__assert_fail@plt+0x2cd83c>
    862c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    8630:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8634:	subsmi	r9, sl, r5, lsl #22
    8638:	andlt	sp, r6, r7, lsl #2
    863c:	blls	77c04 <__assert_fail@plt+0x74e10>
    8640:	addsmi	r6, sp, #442368	; 0x6c000
    8644:	andcs	sp, r1, fp, ror #3
    8648:			; <UNDEFINED> instruction: 0xf7fae7ef
    864c:	svclt	0x0000e8e6
    8650:	strdeq	sl, [r1], -r8
    8654:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8658:	andeq	sl, r1, sl, asr #13
    865c:	mvnsmi	lr, sp, lsr #18
    8660:	svclt	0x00182900
    8664:			; <UNDEFINED> instruction: 0xf8df2800
    8668:	strhlt	r8, [r2], r4
    866c:	strdle	r4, [pc], #-72	; <UNPREDICTABLE>
    8670:	strmi	r4, [lr], -r5, lsl #12
    8674:			; <UNDEFINED> instruction: 0xffbef7ff
    8678:	andcs	r4, r1, r7, lsl #12
    867c:	andlt	fp, r2, r7, lsl r1
    8680:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8684:	andcs	r2, r1, r8, lsl r1
    8688:	svc	0x00a6f7f9
    868c:	stmdacs	r0, {r2, r9, sl, lr}
    8690:			; <UNDEFINED> instruction: 0xf8d5d041
    8694:			; <UNDEFINED> instruction: 0xf100c008
    8698:	adcvs	r0, r8, r8, lsl #6
    869c:	ldmdbvs	r0!, {r0, r3, r5, r8, sl, fp, ip}
    86a0:	stmib	r4, {r0, r1, r2, r3, r4, r9, fp, lr}^
    86a4:			; <UNDEFINED> instruction: 0xf1061c00
    86a8:			; <UNDEFINED> instruction: 0x6126010c
    86ac:	andmi	pc, r0, ip, asr #17
    86b0:	cmnvs	r5, r0, ror #1
    86b4:	adcvs	r6, r1, r3, lsr r1
    86b8:			; <UNDEFINED> instruction: 0xf8586003
    86bc:	ldmdavs	r8, {r1, ip, sp}
    86c0:	andeq	pc, r8, r0, lsl r0	; <UNPREDICTABLE>
    86c4:	blmi	5fca38 <__assert_fail@plt+0x5f9c44>
    86c8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    86cc:	ldrdhi	pc, [r0], -r3
    86d0:	ldmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86d4:			; <UNDEFINED> instruction: 0xf8df4914
    86d8:	bmi	578830 <__assert_fail@plt+0x575a3c>
    86dc:	ldrbtmi	r4, [ip], #1145	; 0x479
    86e0:			; <UNDEFINED> instruction: 0xf8cd9101
    86e4:	ldrbtmi	ip, [sl], #-0
    86e8:	strmi	r2, [r3], -r1, lsl #2
    86ec:			; <UNDEFINED> instruction: 0xf7fa4640
    86f0:			; <UNDEFINED> instruction: 0xf8d6ea98
    86f4:	stmdbmi	pc, {r3, r4, r7, sp, lr}	; <UNPREDICTABLE>
    86f8:			; <UNDEFINED> instruction: 0xf8d54628
    86fc:			; <UNDEFINED> instruction: 0x46223098
    8700:			; <UNDEFINED> instruction: 0x96004479
    8704:	stc2	7, cr15, [r6], #1020	; 0x3fc
    8708:	andlt	r4, r2, r8, lsr r6
    870c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8710:	andseq	pc, r5, pc, rrx
    8714:			; <UNDEFINED> instruction: 0xf06fe7b3
    8718:	ldr	r0, [r0, fp]!
    871c:	andeq	sl, r1, ip, lsl #13
    8720:	andeq	r0, r0, r0, ror #5
    8724:	ldrdeq	r0, [r0], -ip
    8728:	andeq	r7, r0, r8, asr #5
    872c:	andeq	r7, r0, r2, lsr #4
    8730:	andeq	r7, r0, r2, lsl #4
    8734:	andeq	r9, r0, r0, lsr r1
    8738:	addlt	fp, r3, r0, lsr r5
    873c:			; <UNDEFINED> instruction: 0x46144d11
    8740:			; <UNDEFINED> instruction: 0x466a4b11
    8744:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8748:	ldmdavs	fp, {r8, sl, sp}
    874c:			; <UNDEFINED> instruction: 0xf04f9301
    8750:	strls	r0, [r0, #-768]	; 0xfffffd00
    8754:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
    8758:	cmplt	r0, r4, ror r1
    875c:	bmi	2e07f8 <__assert_fail@plt+0x2dda04>
    8760:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    8764:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8768:	subsmi	r9, sl, r1, lsl #22
    876c:	andlt	sp, r3, r7, lsl #2
    8770:	blls	37c38 <__assert_fail@plt+0x34e44>
    8774:			; <UNDEFINED> instruction: 0xe7f1691d
    8778:	andseq	pc, r5, pc, rrx
    877c:			; <UNDEFINED> instruction: 0xf7fae7ef
    8780:	svclt	0x0000e84c
    8784:			; <UNDEFINED> instruction: 0x0001a5b4
    8788:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    878c:	muleq	r1, r6, r5
    8790:			; <UNDEFINED> instruction: 0xf1006903
    8794:	addsmi	r0, r3, #12, 4	; 0xc0000000
    8798:	ldmvs	r8, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    879c:	blx	fec0f0a4 <__assert_fail@plt+0xfec0c2b0>
    87a0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    87a4:	andcs	fp, r0, r8, lsl #30
    87a8:	svclt	0x00004770
    87ac:			; <UNDEFINED> instruction: 0xf382fab2
    87b0:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    87b4:	movwcs	fp, #7944	; 0x1f08
    87b8:	svclt	0x00082800
    87bc:	ldmiblt	fp!, {r0, r8, r9, sp}^
    87c0:	stmdavs	ip, {r4, r5, r6, sl, ip, sp, pc}^
    87c4:	orrlt	r6, r4, r3, lsl r0
    87c8:	adcmi	r6, r3, #720896	; 0xb0000
    87cc:	andcs	fp, r1, r8, lsl #30
    87d0:	ldmvs	sp, {r0, r3, ip, lr, pc}^
    87d4:	ldmib	r3, {sp}^
    87d8:	stmvs	lr, {r8, r9, lr}
    87dc:	svclt	0x00184286
    87e0:	andvs	r4, ip, ip, lsl r6
    87e4:	ldcllt	0, cr6, [r0], #-84	; 0xffffffac
    87e8:	stmiavs	r3, {r4, r5, r6, r8, r9, sl, lr}^
    87ec:	streq	pc, [ip], #-256	; 0xffffff00
    87f0:	stmdbvs	r0, {r0, r2, r3, r7, fp, sp, lr}
    87f4:	stccs	0, cr6, [r0, #-304]	; 0xfffffed0
    87f8:			; <UNDEFINED> instruction: 0x4603bf18
    87fc:	strb	r6, [r4, fp]!
    8800:	andseq	pc, r5, pc, rrx
    8804:	svclt	0x00004770
    8808:			; <UNDEFINED> instruction: 0x2118b5f0
    880c:	andcs	fp, r1, r3, lsl #1
    8810:	mcr	7, 7, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    8814:	ldmdami	r7, {r2, r9, sl, lr}
    8818:	cmnlt	r4, r8, ror r4
    881c:			; <UNDEFINED> instruction: 0x46234a16
    8820:	streq	pc, [ip, #-260]	; 0xfffffefc
    8824:			; <UNDEFINED> instruction: 0xf8432601
    8828:			; <UNDEFINED> instruction: 0x61256b04
    882c:	stmib	r4, {r0, r1, r5, r6, sp, lr}^
    8830:	stmpl	r3, {r1, r8, sl, ip, sp}
    8834:			; <UNDEFINED> instruction: 0x06db681b
    8838:	strtmi	sp, [r0], -r2, lsl #8
    883c:	ldcllt	0, cr11, [r0, #12]!
    8840:	vstrmi	d4, [pc, #-56]	; 8810 <__assert_fail@plt+0x5a1c>
    8844:	ldrbtmi	r5, [sp], #-2243	; 0xfffff73d
    8848:			; <UNDEFINED> instruction: 0xf7fa681f
    884c:	bmi	382c5c <__assert_fail@plt+0x37fe68>
    8850:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    8854:	strcs	lr, [r0, #-2509]	; 0xfffff633
    8858:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    885c:	ldrtmi	r4, [r8], -r3, lsl #12
    8860:	ldmib	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8864:	strtmi	r4, [r0], -r9, lsl #18
    8868:			; <UNDEFINED> instruction: 0xf7ff4479
    886c:			; <UNDEFINED> instruction: 0x4620fbf3
    8870:	ldcllt	0, cr11, [r0, #12]!
    8874:	andeq	sl, r1, r0, ror #9
    8878:	andeq	r0, r0, r0, ror #5
    887c:	ldrdeq	r0, [r0], -ip
    8880:	andeq	r9, r0, sl
    8884:	andeq	r7, r0, lr, lsr #1
    8888:	andeq	r7, r0, lr, lsl #1
    888c:	andeq	r8, r0, r8, asr pc
    8890:	stmdavs	r3, {r4, r8, ip, sp, pc}
    8894:	andvs	r3, r3, r1, lsl #6
    8898:	svclt	0x00004770
    889c:			; <UNDEFINED> instruction: 0xf382fab2
    88a0:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    88a4:	movwcs	fp, #7944	; 0x1f08
    88a8:	svclt	0x00082800
    88ac:	ldmiblt	fp!, {r0, r8, r9, sp}^
    88b0:	stmdavs	ip, {r4, r5, sl, ip, sp, pc}^
    88b4:	orrlt	r6, ip, r3, lsl r0
    88b8:	addsmi	r6, ip, #720896	; 0xb0000
    88bc:	andcs	fp, r1, r8, lsl #30
    88c0:	ldmdavs	ip, {r1, r3, ip, lr, pc}
    88c4:	ldreq	pc, [r4, #-419]	; 0xfffffe5d
    88c8:	andcs	r6, r0, fp, asr r8
    88cc:	stmvs	sl, {r0, r2, r4, sp, lr}
    88d0:	svclt	0x00184282
    88d4:	andvs	r4, ip, ip, lsl r6
    88d8:			; <UNDEFINED> instruction: 0x4770bc30
    88dc:	stcne	8, cr6, [r4, #-268]	; 0xfffffef4
    88e0:	stmvs	r0, {r0, r2, r3, r7, fp, sp, lr}
    88e4:	stccs	0, cr6, [r0, #-304]	; 0xfffffed0
    88e8:			; <UNDEFINED> instruction: 0x4603bf18
    88ec:	strb	r6, [r4, fp]!
    88f0:	andseq	pc, r5, pc, rrx
    88f4:	svclt	0x00004770
    88f8:	ldrblt	r4, [r0, #2842]!	; 0xb1a
    88fc:	addlt	r4, r3, fp, ror r4
    8900:	strmi	r4, [ip], -r5, lsl #12
    8904:	stmdavs	sl, {r0, r4, r8, ip, sp, pc}
    8908:	andvs	r3, sl, r1, lsl #4
    890c:	ldmpl	sl, {r1, r2, r4, r9, fp, lr}
    8910:			; <UNDEFINED> instruction: 0x06d26812
    8914:	stmdbvs	fp!, {r0, r1, r3, sl, ip, lr, pc}
    8918:	andseq	pc, ip, #4, 2
    891c:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
    8920:	andcs	r6, r0, sl, lsr #2
    8924:	movwne	lr, #31172	; 0x79c4
    8928:	andlt	r6, r3, sl, lsl r0
    892c:	bmi	3f80f4 <__assert_fail@plt+0x3f5300>
    8930:	ldmpl	fp, {r0, r1, r2, r3, r9, sl, fp, lr}
    8934:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    8938:	stm	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    893c:	bmi	39ad78 <__assert_fail@plt+0x397f84>
    8940:			; <UNDEFINED> instruction: 0x96004479
    8944:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8948:	strmi	r2, [r3], -r1, lsl #2
    894c:			; <UNDEFINED> instruction: 0xf7fa4638
    8950:	stmdbmi	sl, {r3, r5, r6, r8, fp, sp, lr, pc}
    8954:			; <UNDEFINED> instruction: 0x3098f8d4
    8958:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    895c:			; <UNDEFINED> instruction: 0xf7ff4628
    8960:			; <UNDEFINED> instruction: 0xe7d8fb79
    8964:	strdeq	sl, [r1], -ip
    8968:	andeq	r0, r0, r0, ror #5
    896c:	ldrdeq	r0, [r0], -ip
    8970:	andeq	r6, r0, ip, asr #31
    8974:	andeq	r8, r0, r0, lsl pc
    8978:	andeq	r6, r0, r2, lsr #31
    897c:	strdeq	r8, [r0], -lr
    8980:			; <UNDEFINED> instruction: 0xf382fab2
    8984:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
    8988:	movwcs	fp, #7944	; 0x1f08
    898c:	svclt	0x00082800
    8990:	bllt	d159c <__assert_fail@plt+0xce7a8>
    8994:	stmdavs	ip, {r4, r5, sl, ip, sp, pc}^
    8998:	orrlt	r6, ip, r3, lsl r0
    899c:	addsmi	r6, ip, #720896	; 0xb0000
    89a0:	andcs	fp, r1, r8, lsl #30
    89a4:	ldmdavs	ip, {r1, r3, ip, lr, pc}
    89a8:	ldreq	pc, [ip, #-419]	; 0xfffffe5d
    89ac:	andcs	r6, r0, fp, asr r8
    89b0:	stmvs	sl, {r0, r2, r4, sp, lr}
    89b4:	svclt	0x00184282
    89b8:	andvs	r4, ip, ip, lsl r6
    89bc:			; <UNDEFINED> instruction: 0x4770bc30
    89c0:			; <UNDEFINED> instruction: 0xf10068c3
    89c4:	stmvs	sp, {r2, r3, sl}
    89c8:	subvs	r6, ip, r0, lsl #18
    89cc:	svclt	0x00182d00
    89d0:	andvs	r4, fp, r3, lsl #12
    89d4:			; <UNDEFINED> instruction: 0xf06fe7e3
    89d8:			; <UNDEFINED> instruction: 0x47700015
    89dc:	blmi	5db23c <__assert_fail@plt+0x5d8448>
    89e0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    89e4:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    89e8:	svcge	0x0001ae02
    89ec:	ldmdavs	fp, {r2, r9, sl, lr}
    89f0:			; <UNDEFINED> instruction: 0xf04f9305
    89f4:	strmi	r0, [sp], -r0, lsl #6
    89f8:	rsbsvs	r2, r3, r0, lsl #6
    89fc:	movwcc	lr, #6605	; 0x19cd
    8a00:	and	r9, r2, r4, lsl #6
    8a04:	adcmi	r9, fp, #1024	; 0x400
    8a08:			; <UNDEFINED> instruction: 0x463ad011
    8a0c:			; <UNDEFINED> instruction: 0x46204631
    8a10:			; <UNDEFINED> instruction: 0xffb6f7ff
    8a14:	rscsle	r2, r5, r0, lsl #16
    8a18:	bmi	250a20 <__assert_fail@plt+0x24dc2c>
    8a1c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    8a20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a24:	subsmi	r9, sl, r5, lsl #22
    8a28:	andlt	sp, r7, r3, lsl #2
    8a2c:	strdcs	fp, [r1], -r0
    8a30:			; <UNDEFINED> instruction: 0xf7f9e7f3
    8a34:	svclt	0x0000eef2
    8a38:	andeq	sl, r1, r8, lsl r3
    8a3c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8a40:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    8a44:	strdlt	fp, [r3], r0
    8a48:	strmi	r4, [ip], -r5, lsl #12
    8a4c:			; <UNDEFINED> instruction: 0xffc6f7ff
    8a50:	ldrbtmi	r4, [lr], #-3609	; 0xfffff1e7
    8a54:	blmi	67503c <__assert_fail@plt+0x672248>
    8a58:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    8a5c:	strle	r0, [pc], #-1755	; 8a64 <__assert_fail@plt+0x5c70>
    8a60:			; <UNDEFINED> instruction: 0xf10468ab
    8a64:	sfmne	f0, 4, [r9, #-80]!	; 0xffffffb0
    8a68:	andcs	r6, r0, sl, lsr #1
    8a6c:	movwne	lr, #22980	; 0x59c4
    8a70:	andlt	r6, r3, sl, lsl r0
    8a74:			; <UNDEFINED> instruction: 0x4621bdf0
    8a78:			; <UNDEFINED> instruction: 0xf7ff4628
    8a7c:			; <UNDEFINED> instruction: 0xe7eaff3d
    8a80:	ldmpl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    8a84:	ldmdavs	pc, {r0, r1, r2, r3, r9, sl, fp, lr}	; <UNPREDICTABLE>
    8a88:	svc	0x00e2f7f9
    8a8c:	ldrbtmi	r4, [lr], #-2318	; 0xfffff6f2
    8a90:	ldrbtmi	r4, [r9], #-2574	; 0xfffff5f2
    8a94:	tstls	r1, r0, lsl #12
    8a98:	tstcs	r1, sl, ror r4
    8a9c:	ldrtmi	r4, [r8], -r3, lsl #12
    8aa0:	ldm	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8aa4:			; <UNDEFINED> instruction: 0xf8d4490a
    8aa8:			; <UNDEFINED> instruction: 0x46223098
    8aac:			; <UNDEFINED> instruction: 0x46284479
    8ab0:	blx	ff446ab4 <__assert_fail@plt+0xff443cc0>
    8ab4:	svclt	0x0000e7d4
    8ab8:	andeq	sl, r1, r6, lsr #5
    8abc:	andeq	r0, r0, r0, ror #5
    8ac0:	ldrdeq	r0, [r0], -ip
    8ac4:	andeq	r6, r0, r2, ror lr
    8ac8:			; <UNDEFINED> instruction: 0x00008dbe
    8acc:	andeq	r6, r0, r0, asr lr
    8ad0:	andeq	r8, r0, r4, asr #27
    8ad4:	blmi	69b340 <__assert_fail@plt+0x69854c>
    8ad8:	push	{r1, r3, r4, r5, r6, sl, lr}
    8adc:	strdlt	r4, [r6], r0
    8ae0:	svcge	0x000258d3
    8ae4:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    8ae8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    8aec:			; <UNDEFINED> instruction: 0xf04f9305
    8af0:	strmi	r0, [lr], -r0, lsl #6
    8af4:	rsbsvs	r2, fp, r0, lsl #6
    8af8:	movwcc	lr, #6605	; 0x19cd
    8afc:	and	r9, r6, r4, lsl #6
    8b00:	ldrtmi	r9, [r0], -r1, lsl #24
    8b04:			; <UNDEFINED> instruction: 0x1098f8d4
    8b08:	stc	7, cr15, [sl, #996]	; 0x3e4
    8b0c:			; <UNDEFINED> instruction: 0x4642b138
    8b10:			; <UNDEFINED> instruction: 0x46284639
    8b14:			; <UNDEFINED> instruction: 0xff34f7ff
    8b18:	rscsle	r2, r1, r0, lsl #16
    8b1c:	bmi	251b24 <__assert_fail@plt+0x24ed30>
    8b20:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    8b24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8b28:	subsmi	r9, sl, r5, lsl #22
    8b2c:	strtmi	sp, [r0], -r3, lsl #2
    8b30:	pop	{r1, r2, ip, sp, pc}
    8b34:			; <UNDEFINED> instruction: 0xf7f981f0
    8b38:	svclt	0x0000ee70
    8b3c:	andeq	sl, r1, r0, lsr #4
    8b40:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8b44:	ldrdeq	sl, [r1], -r6
    8b48:	blmi	9db3e8 <__assert_fail@plt+0x9d85f4>
    8b4c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    8b50:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    8b54:	strmi	fp, [ip], -r3, lsl #1
    8b58:			; <UNDEFINED> instruction: 0x06db681b
    8b5c:	strtmi	sp, [r8], -r6, lsr #8
    8b60:			; <UNDEFINED> instruction: 0xf7ff4621
    8b64:	mvnslt	pc, fp, lsr pc	; <UNPREDICTABLE>
    8b68:			; <UNDEFINED> instruction: 0xf10469a0
    8b6c:	stmdbvs	r5!, {r2, r4, r8}^
    8b70:	andseq	pc, ip, #4, 2
    8b74:	rsbvs	r6, r8, r3, lsr #16
    8b78:	andvs	r3, r5, r1, lsl #22
    8b7c:	ldmib	r4, {r8, r9, fp, sp}^
    8b80:	stmib	r4, {r0, r1, r2, ip, lr}^
    8b84:	rsbvs	r1, r8, r5, lsl #2
    8b88:	svclt	0x00c86005
    8b8c:	eorvs	r2, r3, r0
    8b90:	andcs	lr, r7, #196, 18	; 0x310000
    8b94:	andlt	sp, r3, r1, lsl #26
    8b98:			; <UNDEFINED> instruction: 0x4620bdf0
    8b9c:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
    8ba0:	andlt	r2, r3, r0
    8ba4:	strdcs	fp, [r1], -r0
    8ba8:	ldcllt	0, cr11, [r0, #12]!
    8bac:	vnmlsmi.f64	d4, d0, d15
    8bb0:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    8bb4:			; <UNDEFINED> instruction: 0xf7f9681f
    8bb8:	stmdbmi	lr, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    8bbc:	ldrbtmi	r4, [r9], #-2574	; 0xfffff5f2
    8bc0:	tstls	r1, r0, lsl #12
    8bc4:	tstcs	r1, sl, ror r4
    8bc8:	ldrtmi	r4, [r8], -r3, lsl #12
    8bcc:	stmda	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8bd0:			; <UNDEFINED> instruction: 0xf8d4490a
    8bd4:			; <UNDEFINED> instruction: 0x46223098
    8bd8:			; <UNDEFINED> instruction: 0x46284479
    8bdc:	blx	ec6be0 <__assert_fail@plt+0xec3dec>
    8be0:	svclt	0x0000e7bd
    8be4:	andeq	sl, r1, ip, lsr #3
    8be8:	andeq	r0, r0, r0, ror #5
    8bec:	ldrdeq	r0, [r0], -ip
    8bf0:	andeq	r6, r0, lr, asr #26
    8bf4:	muleq	r0, r2, ip
    8bf8:	andeq	r6, r0, r4, lsr #26
    8bfc:			; <UNDEFINED> instruction: 0x00008cb4
    8c00:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    8c04:	stmdavs	r3, {r8, r9, ip, sp, pc}
    8c08:	blcc	761d0 <__assert_fail@plt+0x733dc>
    8c0c:	addlt	r2, r2, r0, lsl #22
    8c10:	andvs	r4, r3, r4, lsl #12
    8c14:	andlt	sp, r2, r1, lsl #26
    8c18:	blmi	6781e0 <__assert_fail@plt+0x6753ec>
    8c1c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8c20:	ldrle	r0, [r2], #-1755	; 0xfffff925
    8c24:			; <UNDEFINED> instruction: 0xf10468e1
    8c28:	addmi	r0, sp, #12, 10	; 0x3000000
    8c2c:	ldmdbcc	ip, {r1, r2, ip, lr, pc}
    8c30:			; <UNDEFINED> instruction: 0xf7ff4620
    8c34:	stmiavs	r1!, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    8c38:	mvnsle	r4, r9, lsr #5
    8c3c:	andlt	r4, r2, r0, lsr #12
    8c40:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8c44:	ldcllt	7, cr15, [r8, #-996]	; 0xfffffc1c
    8c48:	blmi	39aa10 <__assert_fail@plt+0x397c1c>
    8c4c:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, lr}^
    8c50:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    8c54:	mrc	7, 7, APSR_nzcv, cr12, cr9, {7}
    8c58:	bmi	35b090 <__assert_fail@plt+0x35829c>
    8c5c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8c60:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    8c64:	strmi	r2, [r3], -r1, lsl #2
    8c68:			; <UNDEFINED> instruction: 0xf7f94630
    8c6c:	stmdbmi	r9, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8c70:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    8c74:			; <UNDEFINED> instruction: 0xf9eef7ff
    8c78:	svclt	0x0000e7d4
    8c7c:	strdeq	sl, [r1], -r6
    8c80:	andeq	r0, r0, r0, ror #5
    8c84:	ldrdeq	r0, [r0], -ip
    8c88:			; <UNDEFINED> instruction: 0x00006cb0
    8c8c:	strdeq	r8, [r0], -r4
    8c90:	andeq	r6, r0, r6, lsl #25
    8c94:	andeq	r8, r0, r2, lsr ip
    8c98:	svcmi	0x00f0e92d
    8c9c:	cfstr32	mvfx2, [sp, #-0]
    8ca0:	strmi	r8, [r3], r2, lsl #22
    8ca4:	blmi	ff25b7cc <__assert_fail@plt+0xff2589d8>
    8ca8:	stmibmi	r9, {r1, r3, r4, r5, r6, sl, lr}^
    8cac:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    8cb0:	andeq	pc, ip, #0, 2
    8cb4:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    8cb8:			; <UNDEFINED> instruction: 0xf04f9323
    8cbc:	stmiavs	r3, {r8, r9}^
    8cc0:	addsmi	r9, sl, #1342177280	; 0x50000000
    8cc4:	strls	r9, [r6, #-259]	; 0xfffffefd
    8cc8:	adcshi	pc, fp, r0
    8ccc:	strtmi	sl, [r9], -lr, lsl #22
    8cd0:	movwls	r2, #16980	; 0x4254
    8cd4:			; <UNDEFINED> instruction: 0xf7f94618
    8cd8:			; <UNDEFINED> instruction: 0xf8dbef4e
    8cdc:	andsvs	r3, sp, r0, lsl r0
    8ce0:	ldrdne	pc, [ip], -fp
    8ce4:			; <UNDEFINED> instruction: 0xf0002900
    8ce8:	stmdavs	ip, {r0, r5, r6, r8, pc}
    8cec:			; <UNDEFINED> instruction: 0xf10d46a8
    8cf0:	vmla.f16	s0, s14, s25
    8cf4:	ssatmi	fp, #11, r0, lsl #21
    8cf8:	andhi	pc, r0, r1, asr #17
    8cfc:	eorsle	r2, pc, r0, lsl #26
    8d00:			; <UNDEFINED> instruction: 0xb010f8dd
    8d04:	strls	r2, [r2], #-1792	; 0xfffff900
    8d08:	ldrbmi	r4, [ip], -lr, lsl #12
    8d0c:			; <UNDEFINED> instruction: 0xb1a646cb
    8d10:			; <UNDEFINED> instruction: 0x46284631
    8d14:			; <UNDEFINED> instruction: 0xf7ff2200
    8d18:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}
    8d1c:			; <UNDEFINED> instruction: 0xf8cbbfd5
    8d20:			; <UNDEFINED> instruction: 0xf8cb5000
    8d24:	strtmi	r6, [fp], r0
    8d28:	svclt	0x00d446b3
    8d2c:	ldmdavs	r6!, {r0, r2, r3, r5, fp, sp, lr}
    8d30:	svclt	0x00182d00
    8d34:	mvnle	r2, r0, lsl #28
    8d38:	strtmi	fp, [lr], -r5, lsl #2
    8d3c:	andhi	pc, r0, r4, asr #17
    8d40:			; <UNDEFINED> instruction: 0xf8543701
    8d44:			; <UNDEFINED> instruction: 0xf8cb5f04
    8d48:	cdpls	0, 0, cr6, cr11, cr0, {0}
    8d4c:	bicsle	r2, sp, r0, lsl #26
    8d50:	cfstr32ls	mvfx4, [r2], {87}	; 0x57
    8d54:	stmdble	r6, {r0, r4, r5, r9, sl, lr}
    8d58:	svclt	0x00042f14
    8d5c:	beq	504ea0 <__assert_fail@plt+0x5020ac>
    8d60:	andle	r4, r0, r7, asr r6
    8d64:	blge	91a854 <__assert_fail@plt+0x917a60>
    8d68:	streq	lr, [r7, r3, lsl #22]
    8d6c:	mrrcne	8, 4, pc, r8, cr7	; <UNPREDICTABLE>
    8d70:	stflsd	f3, [lr, #-464]	; 0xfffffe30
    8d74:	stmdavs	ip, {r0, r5, r9, sl, lr}
    8d78:	andhi	pc, r0, r1, asr #17
    8d7c:			; <UNDEFINED> instruction: 0xd1bf2d00
    8d80:	strtmi	sl, [pc], -r4, lsr #22
    8d84:	streq	lr, [r7, r3, lsl #22]
    8d88:	mrrcne	8, 4, pc, r8, cr7	; <UNPREDICTABLE>
    8d8c:	mvnsle	r2, r0, lsl #24
    8d90:	stmeq	sl, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    8d94:	strbmi	sl, [r3], #-2852	; 0xfffff4dc
    8d98:	mrc	6, 0, r4, cr7, cr2, {2}
    8d9c:			; <UNDEFINED> instruction: 0xf853ba90
    8da0:	bcs	23f08 <__assert_fail@plt+0x21114>
    8da4:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    8da8:			; <UNDEFINED> instruction: 0xf10daf0d
    8dac:	ldrtmi	r0, [r8], #2348	; 0x92c
    8db0:	svcpl	0x0004f857
    8db4:	stfcsd	f3, [r0], {237}	; 0xed
    8db8:	rscshi	pc, ip, r0
    8dbc:	strtmi	r4, [r1], -sl, asr #13
    8dc0:	andcs	r4, r0, #40, 12	; 0x2800000
    8dc4:			; <UNDEFINED> instruction: 0xf910f7ff
    8dc8:	svclt	0x00d52800
    8dcc:	andpl	pc, r0, sl, asr #17
    8dd0:	andmi	pc, r0, sl, asr #17
    8dd4:	strtmi	r4, [r2], sl, lsr #13
    8dd8:	stmdavs	sp!, {r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    8ddc:	stccs	8, cr6, [r0, #-144]	; 0xffffff70
    8de0:	stccs	15, cr11, [r0], {24}
    8de4:	stfcsd	f5, [r0, #-940]	; 0xfffffc54
    8de8:	qadd16mi	fp, ip, r8
    8dec:	andmi	pc, r0, sl, asr #17
    8df0:	ldrmi	r9, [r8, #3083]!	; 0xc0b
    8df4:	stfcsd	f5, [r0], {220}	; 0xdc
    8df8:	mcrcs	15, 0, fp, cr0, cr8, {0}
    8dfc:	andsle	r9, r3, r5, lsl #26
    8e00:	ldrtmi	r4, [r0], -r1, lsr #12
    8e04:			; <UNDEFINED> instruction: 0xf7ff2200
    8e08:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    8e0c:	ldrdvs	fp, [lr], -r7	; <UNPREDICTABLE>
    8e10:	rsbsvs	r6, r5, ip, lsr #32
    8e14:	svclt	0x00c54635
    8e18:	strtmi	r6, [r5], -r5, rrx
    8e1c:	stmdavs	r4!, {r1, r2, r4, r5, fp, sp, lr}
    8e20:	svclt	0x00182e00
    8e24:	mvnle	r2, r0, lsl #24
    8e28:			; <UNDEFINED> instruction: 0xf0002e00
    8e2c:	eorvs	r8, lr, r1, asr #1
    8e30:			; <UNDEFINED> instruction: 0x46356075
    8e34:	mcrcs	8, 0, r6, cr0, cr6, {1}
    8e38:	blls	17d628 <__assert_fail@plt+0x17a834>
    8e3c:			; <UNDEFINED> instruction: 0xf8cb602b
    8e40:	movwcs	r5, #16
    8e44:	movwcc	lr, #35277	; 0x89cd
    8e48:	movwls	r4, #42525	; 0xa61d
    8e4c:			; <UNDEFINED> instruction: 0xf10d4b61
    8e50:			; <UNDEFINED> instruction: 0xf8df0820
    8e54:			; <UNDEFINED> instruction: 0xf10da184
    8e58:	ldrbtmi	r0, [fp], #-2328	; 0xfffff6e8
    8e5c:	blmi	17eda74 <__assert_fail@plt+0x17eac80>
    8e60:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    8e64:	blmi	17ada80 <__assert_fail@plt+0x17aac8c>
    8e68:	mcr	4, 0, r4, cr8, cr11, {3}
    8e6c:			; <UNDEFINED> instruction: 0x46533a10
    8e70:	ldrmi	r4, [r8], r2, asr #13
    8e74:	ldrbmi	r4, [r1], -sl, asr #12
    8e78:			; <UNDEFINED> instruction: 0xf7ff4658
    8e7c:	stmdacs	r0, {r0, r7, r8, sl, fp, ip, sp, lr, pc}
    8e80:	stflsd	f5, [r6], {74}	; 0x4a
    8e84:	ldrdvs	pc, [r4], r4	; <UNPREDICTABLE>
    8e88:	rscsle	r2, r3, r0, lsl #28
    8e8c:	teqlt	r3, r3, ror #20
    8e90:	ldrdne	pc, [r4], r3	; <UNPREDICTABLE>
    8e94:			; <UNDEFINED> instruction: 0xf7f94630
    8e98:	stmdacs	r0, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    8e9c:			; <UNDEFINED> instruction: 0xb12dd0ea
    8ea0:			; <UNDEFINED> instruction: 0x46294630
    8ea4:	bl	fef46e90 <__assert_fail@plt+0xfef4409c>
    8ea8:	rscle	r2, r3, r0, lsl #16
    8eac:	vmlsge.f32	s8, s22, s26
    8eb0:	movwls	r2, #29440	; 0x7300
    8eb4:	movwls	r6, #45171	; 0xb073
    8eb8:	ldrmi	r9, [r3], -sp, lsl #6
    8ebc:	ldmpl	r5, {r0, r1, r9, fp, ip, pc}^
    8ec0:	ldrbeq	r6, [r9], fp, lsr #16
    8ec4:	svcge	0x0007d456
    8ec8:			; <UNDEFINED> instruction: 0x4631463a
    8ecc:			; <UNDEFINED> instruction: 0xf7ff4658
    8ed0:	ldmiblt	r8!, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    8ed4:	strtmi	r9, [r1], -r7, lsl #16
    8ed8:			; <UNDEFINED> instruction: 0xf948f7ff
    8edc:	stmdavs	fp!, {r4, r6, r8, r9, ip, sp, pc}
    8ee0:	strtle	r0, [ip], #-1755	; 0xfffff925
    8ee4:			; <UNDEFINED> instruction: 0xf1039b07
    8ee8:	ldmib	r3, {r2, r4, r9}^
    8eec:	subvs	r0, r1, r5, lsl #2
    8ef0:	ldrtmi	r6, [r1], -r8
    8ef4:	andcs	lr, r5, #3194880	; 0x30c000
    8ef8:			; <UNDEFINED> instruction: 0x463a4658
    8efc:	stc2l	7, cr15, [lr], {255}	; 0xff
    8f00:	rscle	r2, r7, r0, lsl #16
    8f04:	strbmi	r9, [sl], -r6, lsl #22
    8f08:			; <UNDEFINED> instruction: 0x46584651
    8f0c:	ldrdpl	pc, [r4], r3	; <UNPREDICTABLE>
    8f10:	ldc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    8f14:	adcsle	r2, r4, r0, lsl #16
    8f18:	blmi	b1b7ec <__assert_fail@plt+0xb189f8>
    8f1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8f20:	blls	8e2f90 <__assert_fail@plt+0x8e019c>
    8f24:	qdaddle	r4, sl, sp
    8f28:	eorlt	r2, r5, r0
    8f2c:	blhi	c4228 <__assert_fail@plt+0xc1434>
    8f30:	svchi	0x00f0e8bd
    8f34:	strtmi	r9, [r1], -r7, lsl #16
    8f38:			; <UNDEFINED> instruction: 0xf97cf7ff
    8f3c:	bls	102e54 <__assert_fail@plt+0x100060>
    8f40:	ldmpl	r3, {r1, r3, r5, r8, r9, fp, lr}^
    8f44:	andls	r6, r2, #1703936	; 0x1a0000
    8f48:	stc	7, cr15, [r2, #996]	; 0x3e4
    8f4c:	tstcs	r1, r4, lsl #20
    8f50:	bls	16d75c <__assert_fail@plt+0x16a968>
    8f54:	bls	ad75c <__assert_fail@plt+0xaa968>
    8f58:	ldrmi	r4, [r0], -r3, lsl #12
    8f5c:			; <UNDEFINED> instruction: 0xf7f94642
    8f60:	bls	2048e8 <__assert_fail@plt+0x201af4>
    8f64:	bne	4447cc <__assert_fail@plt+0x4419d8>
    8f68:			; <UNDEFINED> instruction: 0xf8d24658
    8f6c:			; <UNDEFINED> instruction: 0xf7ff3098
    8f70:			; <UNDEFINED> instruction: 0xe7b7f871
    8f74:	svcmi	0x001e4b1d
    8f78:	ldrbtmi	r5, [pc], #-2259	; 8f80 <__assert_fail@plt+0x618c>
    8f7c:	andls	r6, r2, #1703936	; 0x1a0000
    8f80:	stcl	7, cr15, [r6, #-996]!	; 0xfffffc1c
    8f84:	ldmdbmi	fp, {r1, r9, fp, ip, pc}
    8f88:	ldrbtmi	r9, [r9], #-1792	; 0xfffff900
    8f8c:	tstcs	r1, r1, lsl #2
    8f90:	ldrmi	r4, [r0], -r3, lsl #12
    8f94:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
    8f98:	mcr	7, 2, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    8f9c:			; <UNDEFINED> instruction: 0xf8d44917
    8fa0:	ldrbmi	r2, [r8], -r4, lsr #1
    8fa4:			; <UNDEFINED> instruction: 0xf7ff4479
    8fa8:			; <UNDEFINED> instruction: 0xe78cf855
    8fac:	strmi	r9, [ip], -r5, lsl #26
    8fb0:	ldr	r4, [ip, -r6, lsr #12]!
    8fb4:	strbmi	r4, [sl], ip, lsr #12
    8fb8:	stcls	7, cr14, [r5, #-96]	; 0xffffffa0
    8fbc:			; <UNDEFINED> instruction: 0xf47f2e00
    8fc0:			; <UNDEFINED> instruction: 0xe7f5af36
    8fc4:	stc	7, cr15, [r8], #-996	; 0xfffffc1c
    8fc8:	andeq	sl, r1, r0, asr r0
    8fcc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8fd0:	andeq	sl, r1, r4, asr #32
    8fd4:	strdeq	r8, [r0], -r6
    8fd8:	andeq	r6, r0, r8, lsl #21
    8fdc:	muleq	r0, lr, sl
    8fe0:	andeq	r8, r0, ip, asr sl
    8fe4:	andeq	r0, r0, r0, ror #5
    8fe8:	ldrdeq	r9, [r1], -ip
    8fec:	ldrdeq	r0, [r0], -ip
    8ff0:	andeq	r6, r0, r6, lsl #19
    8ff4:	andeq	r8, r0, r6, asr #17
    8ff8:	andeq	r6, r0, r2, asr r9
    8ffc:	andeq	r8, r0, r8, lsl #18
    9000:	addlt	fp, r5, r0, lsr r5
    9004:	strcs	r4, [r0], #-3348	; 0xfffff2ec
    9008:	ldrbtmi	r4, [sp], #-2324	; 0xfffff6ec
    900c:	stmdapl	r9!, {sl, ip, pc}^
    9010:	stmdavs	r9, {r0, r2, r9, sl, lr}
    9014:			; <UNDEFINED> instruction: 0xf04f9103
    9018:			; <UNDEFINED> instruction: 0xf7f90100
    901c:	stmdacs	r0, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    9020:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    9024:			; <UNDEFINED> instruction: 0x4620bfb8
    9028:			; <UNDEFINED> instruction: 0xf10ddb09
    902c:	strtmi	r0, [r8], -fp, lsl #2
    9030:			; <UNDEFINED> instruction: 0xf7f92201
    9034:	adcmi	lr, r0, #56, 22	; 0xe000
    9038:	ldrdcs	fp, [r0], -r4
    903c:	bmi	211048 <__assert_fail@plt+0x20e254>
    9040:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    9044:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9048:	subsmi	r9, sl, r3, lsl #22
    904c:	andlt	sp, r5, r1, lsl #2
    9050:			; <UNDEFINED> instruction: 0xf7f9bd30
    9054:	svclt	0x0000ebe2
    9058:	andeq	r9, r1, lr, ror #25
    905c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9060:			; <UNDEFINED> instruction: 0x00019cb6
    9064:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9068:	blmi	51a874 <__assert_fail@plt+0x517a80>
    906c:	ldrbtmi	r2, [ip], #3
    9070:	addslt	fp, sp, r0, lsl #10
    9074:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    9078:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    907c:			; <UNDEFINED> instruction: 0xf04f931b
    9080:			; <UNDEFINED> instruction: 0xf7f90300
    9084:	ldmiblt	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    9088:	vst2.8	{d9-d10}, [r0], r4
    908c:			; <UNDEFINED> instruction: 0xf5a04070
    9090:	blx	fec19398 <__assert_fail@plt+0xfec165a4>
    9094:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    9098:	blmi	21b8c4 <__assert_fail@plt+0x218ad0>
    909c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    90a0:	blls	6e3110 <__assert_fail@plt+0x6e031c>
    90a4:	qaddle	r4, sl, r4
    90a8:			; <UNDEFINED> instruction: 0xf85db01d
    90ac:	andcs	pc, r0, r4, lsl #22
    90b0:			; <UNDEFINED> instruction: 0xf7f9e7f2
    90b4:	svclt	0x0000ebb2
    90b8:	andeq	r9, r1, sl, lsl #25
    90bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    90c0:	andeq	r9, r1, ip, asr ip
    90c4:	svcmi	0x00f0e92d
    90c8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    90cc:	blhi	c4588 <__assert_fail@plt+0xc1794>
    90d0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    90d4:	vst1.32	{d20-d22}, [pc], r2
    90d8:	strcs	r6, [r0, #-1152]	; 0xfffffb80
    90dc:	ands	fp, r3, r3, lsl #1
    90e0:	svclt	0x00081c69
    90e4:	svccc	0x00fff1b4
    90e8:			; <UNDEFINED> instruction: 0xf06fd05c
    90ec:	adcmi	r4, r9, #0, 2
    90f0:	andeq	pc, r1, pc, rrx
    90f4:	adcmi	fp, r0, #8, 30
    90f8:	stmdbne	r2!, {r1, r8, r9, ip, lr, pc}
    90fc:	movweq	lr, #23365	; 0x5b45
    9100:	strtmi	r4, [r9], r0, lsr #13
    9104:			; <UNDEFINED> instruction: 0x461d4614
    9108:	strtmi	r4, [fp], -r2, lsr #12
    910c:			; <UNDEFINED> instruction: 0xf7ff4650
    9110:			; <UNDEFINED> instruction: 0xf04fff77
    9114:			; <UNDEFINED> instruction: 0x461332ff
    9118:	mvnle	r2, r0, lsl #16
    911c:	movwls	r1, #2211	; 0x8a3
    9120:	movweq	lr, #11077	; 0x2b45
    9124:	ldmib	sp, {r0, r8, r9, ip, pc}^
    9128:	ldrmi	r2, [r9, #768]	; 0x300
    912c:	ldrmi	fp, [r0, #3848]	; 0xf08
    9130:	cdp	2, 0, cr13, cr8, cr10, {1}
    9134:	and	sl, r9, r0, lsl sl
    9138:			; <UNDEFINED> instruction: 0xf114465c
    913c:			; <UNDEFINED> instruction: 0x465536ff
    9140:	ldrbcc	pc, [pc, r5, asr #2]!	; <UNPREDICTABLE>
    9144:	svclt	0x000845b9
    9148:	andsle	r4, fp, #176, 10	; 0x2c000000
    914c:	bleq	143db4 <__assert_fail@plt+0x140fc0>
    9150:	beq	4449b8 <__assert_fail@plt+0x441bc4>
    9154:	movweq	lr, #23369	; 0x5b49
    9158:	bleq	1703a9c <__assert_fail@plt+0x1700ca8>
    915c:	blvc	ff103a90 <__assert_fail@plt+0xff100c9c>
    9160:	beq	1503aa4 <__assert_fail@plt+0x1500cb0>
    9164:			; <UNDEFINED> instruction: 0x4653465a
    9168:			; <UNDEFINED> instruction: 0xff4af7ff
    916c:	rscle	r2, r3, r0, lsl #16
    9170:	usatcc	pc, #31, r4, lsl #2	; <UNPREDICTABLE>
    9174:			; <UNDEFINED> instruction: 0xf14546d1
    9178:			; <UNDEFINED> instruction: 0x46d837ff
    917c:	svclt	0x000845b9
    9180:	mvnle	r4, #176, 10	; 0x2c000000
    9184:	bge	4449ec <__assert_fail@plt+0x441bf8>
    9188:	andcs	r4, r0, #80, 12	; 0x5000000
    918c:			; <UNDEFINED> instruction: 0xf7ff2300
    9190:			; <UNDEFINED> instruction: 0xf118ff37
    9194:			; <UNDEFINED> instruction: 0xf1490001
    9198:	andlt	r0, r3, r0, lsl #2
    919c:	blhi	c4498 <__assert_fail@plt+0xc16a4>
    91a0:	svchi	0x00f0e8bd
    91a4:	strtmi	r4, [r9], -r0, lsr #12
    91a8:	ldc	0, cr11, [sp], #12
    91ac:	pop	{r1, r8, r9, fp, pc}
    91b0:	svclt	0x00008ff0
    91b4:			; <UNDEFINED> instruction: 0x460cb570
    91b8:	adclt	r4, r4, lr, lsr #26
    91bc:	vqdmulh.s<illegal width 8>	d20, d1, d30
    91c0:	ldrbtmi	r2, [sp], #-370	; 0xfffffe8e
    91c4:	smlabteq	r4, r8, r2, pc	; <UNPREDICTABLE>
    91c8:	stmiapl	fp!, {r1, r5, r9, sl, lr}^
    91cc:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    91d0:			; <UNDEFINED> instruction: 0xf04f9323
    91d4:			; <UNDEFINED> instruction: 0xf7f90300
    91d8:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    91dc:	andcs	fp, r0, r8, lsr #31
    91e0:	bmi	9bfe0c <__assert_fail@plt+0x9bd018>
    91e4:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    91e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    91ec:	subsmi	r9, sl, r3, lsr #22
    91f0:	eorlt	sp, r4, lr, lsr r1
    91f4:	mcrge	13, 0, fp, cr8, cr0, {3}
    91f8:	orrspl	pc, r3, pc, asr #8
    91fc:	ldrtmi	r4, [r2], -r8, lsr #12
    9200:	bl	15c71ec <__assert_fail@plt+0x15c43f8>
    9204:	svclt	0x00a82800
    9208:	blle	16fe30 <__assert_fail@plt+0x16d03c>
    920c:	ldrdcs	r0, [r0], -sl
    9210:	stmib	r4, {r0, r1, r3, r4, r6, r9}^
    9214:	strb	r3, [r4, r0, lsl #4]!
    9218:	vst1.8	{d26-d27}, [pc], r1
    921c:	strtmi	r7, [r8], -r1, lsl #2
    9220:	tsteq	ip, r8, asr #5	; <UNPREDICTABLE>
    9224:	bl	1147210 <__assert_fail@plt+0x114441c>
    9228:	blle	53230 <__assert_fail@plt+0x5043c>
    922c:	strb	r9, [sp, r1, lsl #22]!
    9230:			; <UNDEFINED> instruction: 0x46294632
    9234:			; <UNDEFINED> instruction: 0xf7f92003
    9238:	blls	343ec0 <__assert_fail@plt+0x3410cc>
    923c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    9240:			; <UNDEFINED> instruction: 0xf5b3b938
    9244:	svclt	0x00044f00
    9248:	tstcs	r4, #3620864	; 0x374000
    924c:	movwcs	lr, #2500	; 0x9c4
    9250:			; <UNDEFINED> instruction: 0xf5b3d0c7
    9254:	svclt	0x00184fc0
    9258:	rscscc	pc, pc, pc, asr #32
    925c:	strtmi	sp, [r8], -r1, asr #3
    9260:			; <UNDEFINED> instruction: 0xff30f7ff
    9264:	strmi	r4, [fp], -r2, lsl #12
    9268:	stmib	r4, {sp}^
    926c:	ldr	r2, [r8, r0, lsl #6]!
    9270:	b	ff4c725c <__assert_fail@plt+0xff4c4468>
    9274:	andeq	r9, r1, r6, lsr fp
    9278:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    927c:	andeq	r9, r1, r2, lsl fp
    9280:	blmi	4dbad0 <__assert_fail@plt+0x4d8cdc>
    9284:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    9288:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    928c:	strbtmi	r4, [r9], -ip, lsl #12
    9290:	movwls	r6, #14363	; 0x381b
    9294:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9298:			; <UNDEFINED> instruction: 0xff8cf7ff
    929c:	ldmib	sp, {r3, r7, r8, fp, ip, sp, pc}^
    92a0:	beq	16d5aa8 <__assert_fail@plt+0x16d2cb4>
    92a4:	bicpl	lr, r2, #274432	; 0x43000
    92a8:	stmib	r4, {r1, r4, r6, r9, fp}^
    92ac:	bmi	255ab4 <__assert_fail@plt+0x252cc0>
    92b0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    92b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    92b8:	subsmi	r9, sl, r3, lsl #22
    92bc:	andlt	sp, r4, r4, lsl #2
    92c0:			; <UNDEFINED> instruction: 0xf04fbd10
    92c4:	udf	#8975	; 0x230f
    92c8:	b	fe9c72b4 <__assert_fail@plt+0xfe9c44c0>
    92cc:	andeq	r9, r1, r4, ror sl
    92d0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    92d4:	andeq	r9, r1, r6, asr #20
    92d8:	vmax.s8	d20, d1, d10
    92dc:	strlt	r2, [r8, #-360]	; 0xfffffe98
    92e0:	b	ff9c72cc <__assert_fail@plt+0xff9c44d8>
    92e4:	stclt	7, cr1, [r8, #-768]	; 0xfffffd00
    92e8:	addlt	fp, r3, r0, lsl #10
    92ec:	tstls	r1, r1, lsl #20
    92f0:	cmncs	fp, r1, asr #4	; <UNPREDICTABLE>
    92f4:	b	ff7472e0 <__assert_fail@plt+0xff7444ec>
    92f8:	andlt	r1, r3, r0, asr #15
    92fc:	blx	14747a <__assert_fail@plt+0x144686>
    9300:	ldrdgt	pc, [r8], #-143	; 0xffffff71
    9304:	cmncs	sl, r1, asr #4	; <UNPREDICTABLE>
    9308:	ldrbtmi	r4, [ip], #2833	; 0xb11
    930c:	addlt	fp, r3, r0, lsl #10
    9310:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    9314:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    9318:			; <UNDEFINED> instruction: 0xf04f9301
    931c:			; <UNDEFINED> instruction: 0xf7f90300
    9320:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    9324:			; <UNDEFINED> instruction: 0x2000bfb8
    9328:	stmdals	r0, {r0, r1, r8, r9, fp, ip, lr, pc}
    932c:	svclt	0x00183800
    9330:	bmi	21133c <__assert_fail@plt+0x20e548>
    9334:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    9338:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    933c:	subsmi	r9, sl, r1, lsl #22
    9340:	andlt	sp, r3, r2, lsl #2
    9344:	blx	1474c2 <__assert_fail@plt+0x1446ce>
    9348:	b	19c7334 <__assert_fail@plt+0x19c4540>
    934c:	andeq	r9, r1, lr, ror #19
    9350:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9354:	andeq	r9, r1, r2, asr #19
    9358:			; <UNDEFINED> instruction: 0x4605b570
    935c:	strmi	r6, [lr], -r3, lsl #18
    9360:	addslt	r4, ip, ip, lsr #16
    9364:	vst2.8	{d4,d6}, [r3 :128], ip
    9368:	ldrbtmi	r4, [r8], #-880	; 0xfffffc90
    936c:	svcmi	0x00c0f5b3
    9370:	ldrtmi	r5, [r0], -r1, asr #16
    9374:	tstls	fp, r9, lsl #16
    9378:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    937c:			; <UNDEFINED> instruction: 0xf042bf0c
    9380:	ldrmi	r0, [r1], -r0, lsl #3
    9384:	bl	fe947370 <__assert_fail@plt+0xfe94457c>
    9388:	strmi	r2, [r4], -r0, lsl #16
    938c:	bmi	8ffbbc <__assert_fail@plt+0x8fcdc8>
    9390:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    9394:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9398:	subsmi	r9, sl, fp, lsl fp
    939c:			; <UNDEFINED> instruction: 0x4620d138
    93a0:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
    93a4:	strbtmi	r4, [sl], -r1, lsl #12
    93a8:			; <UNDEFINED> instruction: 0xf7f92003
    93ac:	stmdacs	r0, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    93b0:	ldmib	sp, {r2, r5, r8, r9, fp, ip, lr, pc}^
    93b4:	ldmib	r5, {r8}^
    93b8:	addsmi	r2, r9, #0, 6
    93bc:	addsmi	fp, r0, #8, 30
    93c0:	ldmib	sp, {r2, r3, r4, r8, ip, lr, pc}^
    93c4:	ldmib	r5, {r3, r4, r8}^
    93c8:	addsmi	r2, r9, #24, 6	; 0x60000000
    93cc:	addsmi	fp, r0, #8, 30
    93d0:	stmdbvs	fp!, {r2, r4, r8, ip, lr, pc}
    93d4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    93d8:	svcmi	0x00c0f5b3
    93dc:			; <UNDEFINED> instruction: 0x4620d1d7
    93e0:			; <UNDEFINED> instruction: 0xff8ef7ff
    93e4:	sbcsle	r2, r2, r0, lsl #16
    93e8:	andcs	r4, r5, #212992	; 0x34000
    93ec:	ldrbtmi	r2, [r9], #-0
    93f0:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93f4:			; <UNDEFINED> instruction: 0xf7f94631
    93f8:			; <UNDEFINED> instruction: 0xe7c8eb5e
    93fc:			; <UNDEFINED> instruction: 0xf04f4620
    9400:			; <UNDEFINED> instruction: 0xf7f934ff
    9404:			; <UNDEFINED> instruction: 0xf7f9ecd4
    9408:	movtcs	lr, #56188	; 0xdb7c
    940c:	ldr	r6, [lr, r3]!
    9410:	b	c73fc <__assert_fail@plt+0xc4608>
    9414:	andeq	r9, r1, lr, lsl #19
    9418:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    941c:	andeq	r9, r1, r6, ror #18
    9420:	andeq	r8, r0, r6, lsl r5
    9424:	vhsub.s8	d18, d5, d0
    9428:	strlt	r3, [r8, #-305]	; 0xfffffecf
    942c:	b	1047418 <__assert_fail@plt+0x1044624>
    9430:	rscvc	lr, r0, r0, lsr #20
    9434:	svclt	0x0000bd08
    9438:			; <UNDEFINED> instruction: 0xf8df4613
    943c:	ldrlt	ip, [r0, #-80]!	; 0xffffffb0
    9440:	blmi	4dacb8 <__assert_fail@plt+0x4d7ec4>
    9444:	strdlt	r4, [r5], ip
    9448:	bge	5ac84 <__assert_fail@plt+0x57e90>
    944c:	tstcc	r1, r0, asr #4	; <UNPREDICTABLE>
    9450:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    9454:	movwls	r6, #14363	; 0x381b
    9458:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    945c:	b	a47448 <__assert_fail@plt+0xa44654>
    9460:			; <UNDEFINED> instruction: 0xf89db978
    9464:			; <UNDEFINED> instruction: 0xf89d2004
    9468:	eorvs	r3, sl, r5
    946c:	bmi	261500 <__assert_fail@plt+0x25e70c>
    9470:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9474:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9478:	subsmi	r9, sl, r3, lsl #22
    947c:	andlt	sp, r5, r4, lsl #2
    9480:			; <UNDEFINED> instruction: 0xf04fbd30
    9484:	udf	#8975	; 0x230f
    9488:	stmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    948c:			; <UNDEFINED> instruction: 0x000198b4
    9490:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9494:	andeq	r9, r1, r6, lsl #17
    9498:	ldcle	8, cr2, [r6], {17}
    949c:	blle	4934a4 <__assert_fail@plt+0x4906b0>
    94a0:	ldmdale	r0, {r0, r4, fp, sp}
    94a4:			; <UNDEFINED> instruction: 0xf000e8df
    94a8:			; <UNDEFINED> instruction: 0x1c19090c
    94ac:	stmdacs	r5!, {r0, r1, r2, r3, r4, r9, sp}
    94b0:	svceq	0x000f2e2b
    94b4:	svceq	0x00373431
    94b8:	ldmdami	r8, {r0, r1, r2, r3, r9, sl, ip}
    94bc:			; <UNDEFINED> instruction: 0x47704478
    94c0:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    94c4:	andcs	r4, r0, r0, ror r7
    94c8:	ldmdacs	pc!, {r4, r5, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
    94cc:	ldmdami	r5, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    94d0:			; <UNDEFINED> instruction: 0x47704478
    94d4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    94d8:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    94dc:			; <UNDEFINED> instruction: 0x47704478
    94e0:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    94e4:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    94e8:			; <UNDEFINED> instruction: 0x47704478
    94ec:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    94f0:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    94f4:			; <UNDEFINED> instruction: 0x47704478
    94f8:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    94fc:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
    9500:			; <UNDEFINED> instruction: 0x47704478
    9504:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    9508:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    950c:			; <UNDEFINED> instruction: 0x47704478
    9510:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    9514:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
    9518:			; <UNDEFINED> instruction: 0x47704478
    951c:	andeq	r8, r0, r0, asr #9
    9520:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    9524:			; <UNDEFINED> instruction: 0x000084b4
    9528:	andeq	r8, r0, r2, lsr #9
    952c:	andeq	r8, r0, r4, asr #8
    9530:	andeq	r8, r0, r6, asr #8
    9534:	andeq	r8, r0, ip, asr #8
    9538:	andeq	r8, r0, lr, asr #8
    953c:	andeq	r8, r0, ip, asr #8
    9540:	andeq	r8, r0, lr, asr #8
    9544:	andeq	r8, r0, r0, asr r4
    9548:	andeq	r8, r0, r2, asr r4
    954c:	andeq	r8, r0, r4, asr r4
    9550:	andeq	r8, r0, r6, asr r4
    9554:	andeq	r8, r0, ip, asr r4
    9558:	blmi	81bddc <__assert_fail@plt+0x818fe8>
    955c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9560:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    9564:			; <UNDEFINED> instruction: 0x212fb09c
    9568:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    956c:			; <UNDEFINED> instruction: 0xf04f931b
    9570:			; <UNDEFINED> instruction: 0xf7f90300
    9574:	movwcs	lr, #2968	; 0xb98
    9578:	cmnlt	r8, fp, lsr #32
    957c:	andcs	r4, r4, #24, 18	; 0x60000
    9580:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    9584:	bl	ffec7570 <__assert_fail@plt+0xffec477c>
    9588:			; <UNDEFINED> instruction: 0xf7f9b940
    958c:			; <UNDEFINED> instruction: 0xf994ea56
    9590:	stmdavs	r3, {r2, sp}
    9594:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    9598:	strle	r0, [sl], #-1307	; 0xfffffae5
    959c:	bmi	4515a4 <__assert_fail@plt+0x44e7b0>
    95a0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    95a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    95a8:	subsmi	r9, sl, fp, lsl fp
    95ac:	andslt	sp, ip, r2, lsl r1
    95b0:			; <UNDEFINED> instruction: 0x4631bd70
    95b4:	andcs	r4, r3, sl, ror #12
    95b8:	bl	ff5475a4 <__assert_fail@plt+0xff5447b0>
    95bc:	mvnle	r2, r0, lsl #16
    95c0:			; <UNDEFINED> instruction: 0xf4039b04
    95c4:			; <UNDEFINED> instruction: 0xf5b34370
    95c8:	mvnle	r4, r0, asr #31
    95cc:	strmi	r2, [r4], #-1
    95d0:	strb	r6, [r4, ip, lsr #32]!
    95d4:	stmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95d8:	muleq	r1, ip, r7
    95dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    95e0:	andeq	r8, r0, sl, lsl #8
    95e4:	andeq	r9, r1, r6, asr r7
    95e8:	blmi	c9beb4 <__assert_fail@plt+0xc990c0>
    95ec:	ldrblt	r4, [r0, #1146]!	; 0x47a
    95f0:	cfstr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
    95f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    95f8:			; <UNDEFINED> instruction: 0xf04f9381
    95fc:			; <UNDEFINED> instruction: 0xb3a10300
    9600:	mulcc	r0, r1, r9
    9604:	strmi	fp, [r4], -fp, lsl #7
    9608:	cdpge	3, 4, cr11, cr1, cr8, {4}
    960c:	vst1.8	{d20-d21}, [pc :128], sl
    9610:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    9614:	ldrbtmi	r4, [sl], #-257	; 0xfffffeff
    9618:	andls	r4, r0, #26214400	; 0x1900000
    961c:	andcs	r4, r1, #48, 12	; 0x3000000
    9620:	bl	ff5c760c <__assert_fail@plt+0xff5c4818>
    9624:	ldrtmi	r4, [r0], -r5, lsr #18
    9628:			; <UNDEFINED> instruction: 0xf7f94479
    962c:	strmi	lr, [r5], -r4, lsl #23
    9630:	svcge	0x0004b1d8
    9634:	mvnscs	r4, r2, lsl #12
    9638:			; <UNDEFINED> instruction: 0xf7f94638
    963c:			; <UNDEFINED> instruction: 0xb120e86c
    9640:			; <UNDEFINED> instruction: 0xf7f94638
    9644:	stmdacs	r1, {r1, r2, r5, r9, fp, sp, lr, pc}
    9648:	strcs	sp, [r0], #-2068	; 0xfffff7ec
    964c:			; <UNDEFINED> instruction: 0xf7f94628
    9650:	bmi	704228 <__assert_fail@plt+0x701434>
    9654:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    9658:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    965c:	subsmi	r9, sl, r1, lsl #23
    9660:	strtmi	sp, [r0], -r4, lsr #2
    9664:	cfstr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
    9668:	strcs	fp, [r0], #-3568	; 0xfffff210
    966c:	ldcmi	7, cr14, [r5], {241}	; 0xf1
    9670:			; <UNDEFINED> instruction: 0xe7ca447c
    9674:	bmi	51a75c <__assert_fail@plt+0x517968>
    9678:	orrvc	pc, r0, #1325400064	; 0x4f000000
    967c:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
    9680:	andls	r4, r0, #26214400	; 0x1900000
    9684:	andcs	r2, r1, #0, 14
    9688:	stcvc	8, cr15, [r1], {-0}
    968c:			; <UNDEFINED> instruction: 0xf7f94630
    9690:			; <UNDEFINED> instruction: 0xf994eba0
    9694:	stmdblt	r1!, {ip}
    9698:			; <UNDEFINED> instruction: 0xf7f94630
    969c:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    96a0:			; <UNDEFINED> instruction: 0x4630d1d3
    96a4:	ldm	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96a8:	strb	r4, [pc, r4, lsl #12]
    96ac:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96b0:	andeq	r9, r1, ip, lsl #14
    96b4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    96b8:	andeq	r8, r0, lr, ror r3
    96bc:	andeq	r6, r0, r8, lsr #8
    96c0:	andeq	r9, r1, r2, lsr #13
    96c4:	andeq	r7, r0, r8, asr #32
    96c8:	andeq	r6, r0, r2, asr #14
    96cc:	andcs	r4, r0, r1, lsl #12
    96d0:	svclt	0x008af7ff
    96d4:	bmi	d5bbac <__assert_fail@plt+0xd58db8>
    96d8:	mvnsmi	lr, sp, lsr #18
    96dc:			; <UNDEFINED> instruction: 0xf5ad4479
    96e0:	addlt	r5, r2, r0, lsl #27
    96e4:			; <UNDEFINED> instruction: 0xf50d588a
    96e8:	movwcc	r5, #17280	; 0x4380
    96ec:	andsvs	r6, sl, r2, lsl r8
    96f0:	andeq	pc, r0, #79	; 0x4f
    96f4:	suble	r2, pc, r0, lsl #16
    96f8:	mulcc	r0, r0, r9
    96fc:	blcs	bdaf14 <__assert_fail@plt+0xbd8120>
    9700:	cdpge	0, 0, cr13, cr1, cr10, {2}
    9704:	orrpl	pc, r0, pc, asr #8
    9708:			; <UNDEFINED> instruction: 0xf7f94630
    970c:			; <UNDEFINED> instruction: 0x4605e99c
    9710:	stmdavc	r3!, {r3, r6, r8, ip, sp, pc}
    9714:	eorsle	r2, r4, lr, lsr #22
    9718:	mulcc	r0, r4, r9
    971c:	ldrtmi	fp, [r0], -r3, lsr #19
    9720:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9724:	stmdbmi	r2!, {r0, r2, r9, sl, lr}
    9728:	orrpl	pc, r0, #54525952	; 0x3400000
    972c:	movwcc	r4, #18975	; 0x4a1f
    9730:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    9734:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    9738:	teqle	r3, r1, asr r0
    973c:			; <UNDEFINED> instruction: 0xf50d4628
    9740:	andlt	r5, r2, r0, lsl #27
    9744:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9748:			; <UNDEFINED> instruction: 0xf7f94630
    974c:	strmi	lr, [r7], -r2, lsr #19
    9750:			; <UNDEFINED> instruction: 0xf7f94620
    9754:	pkhbtmi	lr, r0, lr, lsl #19
    9758:	andcc	r1, r2, r8, lsr r8
    975c:	ldmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9760:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9764:			; <UNDEFINED> instruction: 0x4631d0df
    9768:			; <UNDEFINED> instruction: 0xf7f9463a
    976c:	stmibne	r8!, {r3, r4, fp, sp, lr, pc}^
    9770:			; <UNDEFINED> instruction: 0xf108232f
    9774:	strtmi	r0, [r1], -r1, lsl #4
    9778:	andcc	r5, r1, fp, ror #11
    977c:	stmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9780:	stmdavc	r2!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    9784:	svclt	0x00082a2f
    9788:	sbcle	r3, r5, r2, lsl #8
    978c:	bicle	r2, r3, lr, lsr #22
    9790:	blcs	27924 <__assert_fail@plt+0x24b30>
    9794:	ldr	sp, [pc, r3, asr #1]!
    9798:	ldmib	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    979c:	tstcs	r6, #0, 10
    97a0:	strb	r6, [r0, r3]
    97a4:	ldmda	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97a8:	andeq	r9, r1, ip, lsl r6
    97ac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    97b0:	andeq	r9, r1, r8, asr #11
    97b4:	blmi	81c038 <__assert_fail@plt+0x819244>
    97b8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    97bc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    97c0:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    97c4:			; <UNDEFINED> instruction: 0xf04f9301
    97c8:	cmnlt	r8, #0, 6
    97cc:	mulmi	r0, r0, r9
    97d0:	tstcs	r0, r4, asr #2
    97d4:	b	ff9477c0 <__assert_fail@plt+0xff9449cc>
    97d8:	biclt	r4, r8, r4, lsl #12
    97dc:			; <UNDEFINED> instruction: 0xf7ff4669
    97e0:	ldmdblt	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    97e4:	blmi	51c040 <__assert_fail@plt+0x51924c>
    97e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    97ec:	blls	6385c <__assert_fail@plt+0x60a68>
    97f0:	tstle	sp, sl, asr r0
    97f4:	andlt	r4, r3, r0, lsr #12
    97f8:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
    97fc:			; <UNDEFINED> instruction: 0xff66f7ff
    9800:	stmdacs	r0, {r0, r1, r9, sl, lr}
    9804:	strtmi	sp, [r0], -lr, ror #1
    9808:			; <UNDEFINED> instruction: 0xf7f8461c
    980c:			; <UNDEFINED> instruction: 0xe7e9ef78
    9810:	blmi	25c044 <__assert_fail@plt+0x259250>
    9814:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9818:	blls	63888 <__assert_fail@plt+0x60a94>
    981c:	qaddle	r4, sl, r7
    9820:	andlt	r4, r3, r8, lsr #12
    9824:	ldrhtmi	lr, [r0], -sp
    9828:	svclt	0x00eef7f8
    982c:	ldrb	r4, [r9, r4, lsl #12]
    9830:	svc	0x00f2f7f8
    9834:	andeq	r9, r1, r0, asr #10
    9838:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    983c:	andeq	r9, r1, r0, lsl r5
    9840:	andeq	r9, r1, r4, ror #9
    9844:	blmi	ff4dc394 <__assert_fail@plt+0xff4d95a0>
    9848:	push	{r1, r3, r4, r5, r6, sl, lr}
    984c:	strdlt	r4, [r9], r0
    9850:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9854:			; <UNDEFINED> instruction: 0xf04f9307
    9858:	stmdacs	r0, {r8, r9}
    985c:	adchi	pc, r5, r0
    9860:	mulcc	r0, r0, r9
    9864:	blcs	1b084 <__assert_fail@plt+0x18290>
    9868:	addshi	pc, pc, r0
    986c:			; <UNDEFINED> instruction: 0xf7f9a805
    9870:	strmi	lr, [r4], -sl, ror #19
    9874:			; <UNDEFINED> instruction: 0xf0402800
    9878:			; <UNDEFINED> instruction: 0xf7f98098
    987c:	mcrrne	10, 0, lr, r3, cr2
    9880:			; <UNDEFINED> instruction: 0xf0004605
    9884:	stmdacs	r0, {r5, r7, pc}
    9888:	adchi	pc, r4, r0
    988c:	vadd.i8	d25, d11, d6
    9890:			; <UNDEFINED> instruction: 0xf7f92980
    9894:			; <UNDEFINED> instruction: 0xf04fea8c
    9898:	strls	r3, [r2], #-1023	; 0xfffffc01
    989c:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    98a0:			; <UNDEFINED> instruction: 0xf7f99306
    98a4:	svcls	0x0005e92e
    98a8:	bleq	245ce4 <__assert_fail@plt+0x242ef0>
    98ac:			; <UNDEFINED> instruction: 0xf04f46a0
    98b0:	blge	cc0c8 <__assert_fail@plt+0xc92d4>
    98b4:	strmi	r9, [r6], -r0, lsl #6
    98b8:			; <UNDEFINED> instruction: 0x46594652
    98bc:			; <UNDEFINED> instruction: 0xf7f84638
    98c0:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    98c4:	bl	feec0d00 <__assert_fail@plt+0xfeebdf0c>
    98c8:	strmi	r0, [r3], #2560	; 0xa00
    98cc:			; <UNDEFINED> instruction: 0xf0004480
    98d0:	ldrbmi	r8, [r2], -pc, asr #2
    98d4:			; <UNDEFINED> instruction: 0x46384659
    98d8:			; <UNDEFINED> instruction: 0xf7f82400
    98dc:	stmdacs	r0, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    98e0:	strdle	sp, [r7], -r1
    98e4:	blcs	1239b8 <__assert_fail@plt+0x120bc4>
    98e8:	blcs	2f9550 <__assert_fail@plt+0x2f675c>
    98ec:	stfcsd	f5, [r4], {2}
    98f0:	msrhi	LR_irq, r0
    98f4:			; <UNDEFINED> instruction: 0xf1b89f05
    98f8:			; <UNDEFINED> instruction: 0xf0000f00
    98fc:			; <UNDEFINED> instruction: 0xf1b880f7
    9900:			; <UNDEFINED> instruction: 0xf0400f04
    9904:	stmdals	r2, {r0, r4, r5, r6, r7, pc}
    9908:	svclt	0x00bc2800
    990c:	stmdaeq	r0, {r6, r7, r8, ip, sp, lr, pc}
    9910:	vaddhn.i16	d18, q0, q0
    9914:	andcc	r8, r1, r9, lsl r1
    9918:	ldmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    991c:	stmdacs	r0, {r2, r9, sl, lr}
    9920:	tsthi	r0, r0	; <UNPREDICTABLE>
    9924:	ldrdlt	pc, [r8], -sp
    9928:	ldrbmi	r2, [sl], -r0, lsl #2
    992c:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9930:	svceq	0x0000f1bb
    9934:	vqadd.s8	d29, d11, d20
    9938:			; <UNDEFINED> instruction: 0xf6c02a80
    993c:	strtmi	r6, [r1], r6, ror #21
    9940:			; <UNDEFINED> instruction: 0xf04fab03
    9944:	movwls	r0, #6144	; 0x1800
    9948:	andhi	pc, r0, sp, asr #17
    994c:			; <UNDEFINED> instruction: 0x4649465a
    9950:			; <UNDEFINED> instruction: 0xf7f84638
    9954:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    9958:	bl	fef00d94 <__assert_fail@plt+0xfeefdfa0>
    995c:	strmi	r0, [r1], #2816	; 0xb00
    9960:	andsle	r4, r7, r0, lsl #9
    9964:			; <UNDEFINED> instruction: 0x4649465a
    9968:	movwcs	r4, #1592	; 0x638
    996c:			; <UNDEFINED> instruction: 0xf7f89300
    9970:	stmdacs	r0, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    9974:	strdle	sp, [r8], -r1
    9978:	blcs	123a4c <__assert_fail@plt+0x120c58>
    997c:	blcs	2f95e4 <__assert_fail@plt+0x2f67f0>
    9980:	blls	3dd94 <__assert_fail@plt+0x3afa0>
    9984:	vqrdmulh.s<illegal width 8>	d18, d0, d4
    9988:			; <UNDEFINED> instruction: 0xf1b880ea
    998c:	svclt	0x00080f00
    9990:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9994:	svcls	0x00059b02
    9998:			; <UNDEFINED> instruction: 0xf0404543
    999c:			; <UNDEFINED> instruction: 0x46c380da
    99a0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    99a4:	andhi	pc, fp, r4, lsl #16
    99a8:	strcs	lr, [r0], #-161	; 0xffffff5f
    99ac:	blmi	1e5c39c <__assert_fail@plt+0x1e595a8>
    99b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    99b4:	blls	1e3a24 <__assert_fail@plt+0x1e0c30>
    99b8:			; <UNDEFINED> instruction: 0xf040405a
    99bc:	strtmi	r8, [r0], -r6, ror #1
    99c0:	pop	{r0, r3, ip, sp, pc}
    99c4:	stmdals	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    99c8:	ldmib	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99cc:			; <UNDEFINED> instruction: 0xf7f99806
    99d0:	strb	lr, [fp, lr, ror #19]!
    99d4:			; <UNDEFINED> instruction: 0xf7f99805
    99d8:			; <UNDEFINED> instruction: 0xf04fe9ea
    99dc:	movwls	r3, #21503	; 0x53ff
    99e0:	stm	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99e4:	strmi	r6, [r4], -r5
    99e8:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    99ec:	svc	0x00ccf7f8
    99f0:	vmlal.s8	q1, d0, d0
    99f4:	stmdavs	r5!, {r0, r1, r2, r7, pc}
    99f8:	andseq	pc, r5, pc, rrx
    99fc:	rsbmi	fp, r8, #1073741827	; 0x40000003
    9a00:	svcls	0x00062500
    9a04:	stmcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    9a08:	beq	245e44 <__assert_fail@plt+0x243050>
    9a0c:	stmiavs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    9a10:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    9a14:	bleq	145b58 <__assert_fail@plt+0x142d64>
    9a18:	andls	r2, r2, r0, lsl #12
    9a1c:			; <UNDEFINED> instruction: 0x4651465a
    9a20:	eorvs	r4, r6, r8, lsr r6
    9a24:	stmia	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a28:	stcle	8, cr2, [sp, #-0]
    9a2c:	bleq	44920 <__assert_fail@plt+0x41b2c>
    9a30:	andsle	r6, r1, r2, lsr #16
    9a34:	strmi	r2, [r2], #2571	; 0xa0b
    9a38:	strdcs	sp, [r0, -r0]
    9a3c:	stmib	sp, {r3, r6, r9, sl, lr}^
    9a40:			; <UNDEFINED> instruction: 0xf7f86803
    9a44:			; <UNDEFINED> instruction: 0xe7e9ee74
    9a48:	blcs	123adc <__assert_fail@plt+0x120ce8>
    9a4c:	blcs	2f96b4 <__assert_fail@plt+0x2f68c0>
    9a50:	blcs	2fde94 <__assert_fail@plt+0x2fb0a0>
    9a54:	ldrb	sp, [r0, r2, ror #3]!
    9a58:	tstle	sl, fp, lsl #20
    9a5c:	ldrbmi	sl, [r9], -r3, lsl #16
    9a60:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    9a64:	andlt	pc, ip, sp, asr #17
    9a68:	mvnvs	pc, #192, 12	; 0xc000000
    9a6c:			; <UNDEFINED> instruction: 0xf7f89304
    9a70:			; <UNDEFINED> instruction: 0xb3b5ee5e
    9a74:	ldrdge	pc, [r8], -sp
    9a78:			; <UNDEFINED> instruction: 0xf1ba9e06
    9a7c:	eorsle	r0, r0, r0, lsl #30
    9a80:	stmcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    9a84:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    9a88:	stmiavs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    9a8c:	ldrbmi	r2, [r2], -r0, lsl #14
    9a90:	ldrtmi	r4, [r0], -r9, lsr #12
    9a94:			; <UNDEFINED> instruction: 0xf7f96027
    9a98:	stmdavs	r3!, {r2, r3, r5, r7, fp, sp, lr, pc}
    9a9c:	stcle	8, cr2, [ip, #-0]
    9aa0:	beq	44990 <__assert_fail@plt+0x41b9c>
    9aa4:	blcs	2fdaec <__assert_fail@plt+0x2facf8>
    9aa8:	mvnsle	r4, r5, lsl #8
    9aac:	strbmi	r2, [r8], -r0, lsl #2
    9ab0:	stmdavc	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    9ab4:	mrc	7, 1, APSR_nzcv, cr10, cr8, {7}
    9ab8:	blcs	143a64 <__assert_fail@plt+0x140c70>
    9abc:	blcs	2f9724 <__assert_fail@plt+0x2f6930>
    9ac0:	blcs	2fdf04 <__assert_fail@plt+0x2fb110>
    9ac4:	ldrb	sp, [r1, r3, ror #3]!
    9ac8:	tstle	sl, fp, lsl #22
    9acc:	ldrbmi	sl, [r1], -r3, lsl #16
    9ad0:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    9ad4:	andge	pc, ip, sp, asr #17
    9ad8:	mvnvs	pc, #192, 12	; 0xc000000
    9adc:			; <UNDEFINED> instruction: 0xf7f89304
    9ae0:	andcs	lr, r0, r6, lsr #28
    9ae4:	svc	0x00baf7f8
    9ae8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9aec:	ldrtmi	r4, [r8], -r4, asr #12
    9af0:	ldmdb	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9af4:	strtmi	r2, [r8], -r0, lsl #4
    9af8:			; <UNDEFINED> instruction: 0xf7f84611
    9afc:			; <UNDEFINED> instruction: 0xf8c6eef8
    9b00:	ldrb	r8, [r3, -r0]
    9b04:	stcl	7, cr15, [r0, #992]!	; 0x3e0
    9b08:	stmia	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b0c:			; <UNDEFINED> instruction: 0xf6ff2800
    9b10:	qsub16mi	sl, r9, r2
    9b14:	strls	r4, [r3, #-1584]	; 0xfffff9d0
    9b18:	stmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9b1c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9b20:	svcge	0x0069f43f
    9b24:			; <UNDEFINED> instruction: 0xf7ffa903
    9b28:	bllt	648f8c <__assert_fail@plt+0x646198>
    9b2c:			; <UNDEFINED> instruction: 0xf7f84628
    9b30:			; <UNDEFINED> instruction: 0xe766efb0
    9b34:	stmdals	r0, {r8, sp}
    9b38:	stmib	sp, {r0, sl, ip, sp}^
    9b3c:			; <UNDEFINED> instruction: 0xf7f81903
    9b40:			; <UNDEFINED> instruction: 0xe6b9edf6
    9b44:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9b48:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    9b4c:	ldcl	7, cr15, [r6, #992]	; 0x3e0
    9b50:			; <UNDEFINED> instruction: 0xf8d6e7cd
    9b54:			; <UNDEFINED> instruction: 0xf1b88000
    9b58:	sbcle	r0, r8, r0, lsl #30
    9b5c:	strdcs	lr, [r0, -r4]
    9b60:	movwcc	r9, #6145	; 0x1801
    9b64:	bne	1042a0 <__assert_fail@plt+0x1014ac>
    9b68:			; <UNDEFINED> instruction: 0xf7f89300
    9b6c:	strbt	lr, [sp], r0, ror #27
    9b70:	strb	r9, [r4], r5, lsl #30
    9b74:			; <UNDEFINED> instruction: 0xf7ff9803
    9b78:	strmi	pc, [r3], -r9, lsr #27
    9b7c:	sbcsle	r2, r5, r0, lsl #16
    9b80:	ldrmi	r4, [sp], -r8, lsr #12
    9b84:	ldc	7, cr15, [sl, #992]!	; 0x3e0
    9b88:			; <UNDEFINED> instruction: 0xf7f8e7d0
    9b8c:	svclt	0x0000ee46
    9b90:			; <UNDEFINED> instruction: 0x000194b0
    9b94:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9b98:	andeq	r9, r1, r8, asr #6
    9b9c:	mvnsmi	lr, #737280	; 0xb4000
    9ba0:	strmi	fp, [r1], r8, lsr #7
    9ba4:	svc	0x0074f7f8
    9ba8:	andcc	r0, r1, r0, lsl #1
    9bac:	mrc	7, 7, APSR_nzcv, cr2, cr8, {7}
    9bb0:	cmnlt	r0, #128, 12	; 0x8000000
    9bb4:	mulmi	r0, r9, r9
    9bb8:	mrcmi	3, 0, fp, cr8, cr4, {3}
    9bbc:	ldrbcs	r4, [ip, -r5, lsl #12]
    9bc0:	and	r4, sp, lr, ror r4
    9bc4:	svcmi	0x0001f919
    9bc8:	eorscc	r3, r0, #48, 2
    9bcc:	rsbvc	r3, r9, r0, lsr r3
    9bd0:			; <UNDEFINED> instruction: 0xf8053504
    9bd4:			; <UNDEFINED> instruction: 0xf8052c02
    9bd8:			; <UNDEFINED> instruction: 0xf8053c01
    9bdc:	orrlt	r7, ip, r4, lsl #24
    9be0:	ldrtmi	r4, [r0], -r1, lsr #12
    9be4:	svc	0x0060f7f8
    9be8:	orrne	pc, r1, r4, asr #7
    9bec:	sbceq	pc, r2, #196, 6	; 0x10000003
    9bf0:	movweq	pc, #28676	; 0x7004	; <UNPREDICTABLE>
    9bf4:	mvnle	r2, r0, lsl #16
    9bf8:	blmi	87c14 <__assert_fail@plt+0x84e20>
    9bfc:	svcmi	0x0001f919
    9c00:	mvnle	r2, r0, lsl #24
    9c04:	strbmi	r2, [r0], -r0, lsl #6
    9c08:	pop	{r0, r1, r3, r5, ip, sp, lr}
    9c0c:			; <UNDEFINED> instruction: 0xf04f83f8
    9c10:	strbmi	r0, [r0], -r0, lsl #16
    9c14:	mvnshi	lr, #12386304	; 0xbd0000
    9c18:	ldrb	r4, [r3, r5, lsl #12]!
    9c1c:	andeq	r7, r0, ip, ror #27
    9c20:			; <UNDEFINED> instruction: 0xf990b3e8
    9c24:	bicslt	r3, fp, #0
    9c28:	mrcne	5, 2, fp, cr4, cr0, {7}
    9c2c:	andcs	sp, r0, #52	; 0x34
    9c30:	stceq	0, cr15, [r8], {79}	; 0x4f
    9c34:	andcc	lr, r1, r8
    9c38:			; <UNDEFINED> instruction: 0xf8013201
    9c3c:			; <UNDEFINED> instruction: 0xf9903c01
    9c40:	movtlt	r3, #45056	; 0xb000
    9c44:	eorle	r4, r7, #536870922	; 0x2000000a
    9c48:			; <UNDEFINED> instruction: 0xf1012b5c
    9c4c:	mvnsle	r0, r1, lsl #2
    9c50:	adcmi	r1, r5, #54528	; 0xd500
    9c54:			; <UNDEFINED> instruction: 0xf990d2ef
    9c58:			; <UNDEFINED> instruction: 0xf0255001
    9c5c:	cfmsuba32cs	mvax0, mvax0, mvfx0, mvfx7
    9c60:			; <UNDEFINED> instruction: 0xf990d1e9
    9c64:			; <UNDEFINED> instruction: 0xf0266002
    9c68:	svccs	0x00300707
    9c6c:			; <UNDEFINED> instruction: 0xf990d1e3
    9c70:			; <UNDEFINED> instruction: 0xf0277003
    9c74:			; <UNDEFINED> instruction: 0xf1be0e07
    9c78:	bicsle	r0, ip, r0, lsr pc
    9c7c:	movweq	pc, #28677	; 0x7005	; <UNPREDICTABLE>
    9c80:	streq	pc, [r7], -r6
    9c84:	streq	pc, [r7, -r7]
    9c88:	blx	715ca2 <__assert_fail@plt+0x712eae>
    9c8c:	andcc	r6, r4, #201326592	; 0xc000000
    9c90:	biceq	lr, r3, #7168	; 0x1c00
    9c94:			; <UNDEFINED> instruction: 0xe7d0b25b
    9c98:	andvc	r2, fp, r0, lsl #6
    9c9c:			; <UNDEFINED> instruction: 0x4770bdf0
    9ca0:	andvc	r2, fp, r0, lsl #6
    9ca4:	svclt	0x00004770
    9ca8:	svcmi	0x00f0e92d
    9cac:	addlt	r4, r3, r4, lsl #12
    9cb0:	rsble	r2, r2, r0, lsl #16
    9cb4:	mulpl	r0, r0, r9
    9cb8:	stccs	6, cr4, [r0, #-548]	; 0xfffffddc
    9cbc:			; <UNDEFINED> instruction: 0xf1b2d064
    9cc0:	rsble	r0, r1, r1, lsl #16
    9cc4:	strcs	r1, [r0, -lr, asr #24]
    9cc8:	strcc	lr, [r1], #-12
    9ccc:	ldrtmi	r3, [r3], -r1, lsl #14
    9cd0:	stcpl	8, cr15, [r1], {6}
    9cd4:	mulpl	r0, r4, r9
    9cd8:	suble	r2, r9, r0, lsl #26
    9cdc:			; <UNDEFINED> instruction: 0xf1064547
    9ce0:	suble	r0, sp, #1048576	; 0x100000
    9ce4:	mvnsle	r2, ip, asr sp
    9ce8:	strbmi	r1, [r3, #-3323]	; 0xfffff305
    9cec:			; <UNDEFINED> instruction: 0xf994d2ed
    9cf0:	blcs	1e15cfc <__assert_fail@plt+0x1e12f08>
    9cf4:			; <UNDEFINED> instruction: 0xf7f8d1e9
    9cf8:			; <UNDEFINED> instruction: 0xf994eea0
    9cfc:	andslt	r3, r9, #2
    9d00:			; <UNDEFINED> instruction: 0xf8326802
    9d04:			; <UNDEFINED> instruction: 0xf4100013
    9d08:	sbcsle	r5, lr, r0, lsl #31
    9d0c:	mulge	r3, r4, r9
    9d10:	andslt	pc, sl, r2, lsr r8	; <UNPREDICTABLE>
    9d14:	vmlsl.s8	<illegal reg q7.5>, d10, d15
    9d18:	svcpl	0x0080f41b
    9d1c:	streq	sp, [r0, #-213]	; 0xffffff2b
    9d20:	vpmax.f32	<illegal reg q13.5>, <illegal reg q1.5>, q2
    9d24:	tsteq	sp, r3, lsl #6
    9d28:	stmib	sp, {r0, r1, r3, sl, ip, lr, pc}^
    9d2c:			; <UNDEFINED> instruction: 0xf7f81200
    9d30:	stmdbls	r0, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    9d34:	stmdavs	r3, {r0, r9, fp, ip, pc}
    9d38:	eorpl	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    9d3c:			; <UNDEFINED> instruction: 0x012d3d57
    9d40:			; <UNDEFINED> instruction: 0xf41bb26d
    9d44:	svclt	0x001c6f00
    9d48:	teqeq	r0, #-2147483606	; 0x8000002a	; <UNPREDICTABLE>
    9d4c:	tstle	r8, fp, asr r2
    9d50:			; <UNDEFINED> instruction: 0xf7f89200
    9d54:	bls	456dc <__assert_fail@plt+0x428e8>
    9d58:			; <UNDEFINED> instruction: 0xf8536803
    9d5c:	blcc	15d5dec <__assert_fail@plt+0x15d2ff8>
    9d60:			; <UNDEFINED> instruction: 0x432bb25b
    9d64:			; <UNDEFINED> instruction: 0xf8063404
    9d68:	strcc	r3, [r4, -r1, lsl #24]
    9d6c:			; <UNDEFINED> instruction: 0xe7b14633
    9d70:	andeq	lr, r9, r6, lsr #23
    9d74:	andcs	r3, r0, #1
    9d78:	andlt	r7, r3, sl, lsl r0
    9d7c:	svchi	0x00f0e8bd
    9d80:	andeq	lr, r9, r3, lsr #23
    9d84:	ldrb	r3, [r6, r1]!
    9d88:	andcs	r4, r1, fp, asr #12
    9d8c:	svclt	0x0000e7f3
    9d90:	addlt	fp, r3, r0, lsr r5
    9d94:			; <UNDEFINED> instruction: 0xf990b318
    9d98:	strmi	r3, [r5], -r0
    9d9c:	ldmdblt	fp, {r2, r9, sl, lr}
    9da0:			; <UNDEFINED> instruction: 0xf914e01a
    9da4:	tstlt	fp, r1, lsl #30
    9da8:	svclt	0x00182b20
    9dac:	mvnsle	r2, r9, lsl #22
    9db0:	andcc	r1, r1, #100352	; 0x18800
    9db4:	andvs	fp, ip, r1, lsl #2
    9db8:	andsle	r4, r0, r5, lsr #5
    9dbc:	andls	r4, r1, #16, 12	; 0x1000000
    9dc0:	stcl	7, cr15, [r8, #992]!	; 0x3e0
    9dc4:			; <UNDEFINED> instruction: 0xb1204604
    9dc8:	strtmi	r9, [r8], -r1, lsl #20
    9dcc:			; <UNDEFINED> instruction: 0xf7ff4621
    9dd0:	strtmi	pc, [r0], -r7, lsr #30
    9dd4:	ldclt	0, cr11, [r0, #-12]!
    9dd8:	stmdbcs	r0, {r0, r9, sp}
    9ddc:	strcs	sp, [r0], #-491	; 0xfffffe15
    9de0:	andlt	r4, r3, r0, lsr #12
    9de4:	svclt	0x0000bd30
    9de8:	andvs	r2, fp, r0, lsl #6
    9dec:			; <UNDEFINED> instruction: 0xb328b410
    9df0:	mulmi	r0, r0, r9
    9df4:	tstle	ip, pc, lsr #24
    9df8:	mulcc	r1, r0, r9
    9dfc:	andcc	r4, r1, r4, lsl #12
    9e00:	rscsle	r2, r9, pc, lsr #22
    9e04:	andvs	r2, fp, r1, lsl #6
    9e08:	mulcc	r1, r4, r9
    9e0c:	svclt	0x00182b2f
    9e10:	andle	r2, sl, r0, lsl #22
    9e14:			; <UNDEFINED> instruction: 0xf1c04603
    9e18:	ldmdane	sl, {r1}
    9e1c:			; <UNDEFINED> instruction: 0xf913600a
    9e20:	bcs	15a2c <__assert_fail@plt+0x12c38>
    9e24:	bcs	bf9a8c <__assert_fail@plt+0xbf6c98>
    9e28:			; <UNDEFINED> instruction: 0x4620d1f7
    9e2c:	blmi	147fa8 <__assert_fail@plt+0x1451b4>
    9e30:	stccs	7, cr4, [r0], {112}	; 0x70
    9e34:			; <UNDEFINED> instruction: 0x4604d0f9
    9e38:	strb	r3, [r3, r1]!
    9e3c:	ldrb	r4, [r4, r4, lsl #12]!
    9e40:			; <UNDEFINED> instruction: 0x460eb570
    9e44:	mulne	r0, r0, r9
    9e48:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    9e4c:	cmplt	r1, r8, lsl #12
    9e50:			; <UNDEFINED> instruction: 0x4630295c
    9e54:			; <UNDEFINED> instruction: 0xf7f8d008
    9e58:	ldmdblt	r8!, {r3, r5, r9, sl, fp, sp, lr, pc}^
    9e5c:	strpl	r3, [r9, -r1, lsl #8]!
    9e60:	stmdbcs	r0, {r5, r9, sl, lr}
    9e64:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    9e68:			; <UNDEFINED> instruction: 0xf993192b
    9e6c:			; <UNDEFINED> instruction: 0xb12b3001
    9e70:	strpl	r3, [r9, -r2, lsl #8]!
    9e74:	stmdbcs	r0, {r5, r9, sl, lr}
    9e78:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    9e7c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    9e80:	mvnsmi	lr, sp, lsr #18
    9e84:	bmi	8db6e4 <__assert_fail@plt+0x8d88f0>
    9e88:	blmi	8f6098 <__assert_fail@plt+0x8f32a4>
    9e8c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    9e90:	strmi	r4, [r8], r4, lsl #12
    9e94:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9e98:			; <UNDEFINED> instruction: 0xf04f9301
    9e9c:	strls	r0, [r0, -r0, lsl #6]
    9ea0:	mcr	7, 1, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    9ea4:	tstlt	r4, r7
    9ea8:	mulcc	r0, r4, r9
    9eac:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    9eb0:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    9eb4:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    9eb8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    9ebc:	mcr	7, 7, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    9ec0:	ldrtmi	r4, [fp], -r5, lsl #12
    9ec4:			; <UNDEFINED> instruction: 0x46694632
    9ec8:			; <UNDEFINED> instruction: 0xf7f84620
    9ecc:	stmdavs	fp!, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    9ed0:	blls	38524 <__assert_fail@plt+0x35730>
    9ed4:	rscle	r4, sl, r3, lsr #5
    9ed8:			; <UNDEFINED> instruction: 0xf993b11b
    9edc:	blcs	15ee4 <__assert_fail@plt+0x130f0>
    9ee0:	bmi	43e67c <__assert_fail@plt+0x43b888>
    9ee4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    9ee8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9eec:	subsmi	r9, sl, r1, lsl #22
    9ef0:	andlt	sp, r2, sp, lsl #2
    9ef4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9ef8:	blcs	89c72c <__assert_fail@plt+0x899938>
    9efc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    9f00:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    9f04:	strbmi	r4, [r2], -r3, lsr #12
    9f08:			; <UNDEFINED> instruction: 0xf7f84479
    9f0c:			; <UNDEFINED> instruction: 0xf7f8ecaa
    9f10:	svclt	0x0000ec84
    9f14:	andeq	r8, r1, sl, ror #28
    9f18:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9f1c:	andeq	r9, r1, lr, asr #2
    9f20:	strdeq	r7, [r0], -ip
    9f24:	andeq	r8, r1, r2, lsl lr
    9f28:	andeq	r9, r1, r8, lsl #2
    9f2c:	andeq	r7, r0, ip, lsr #21
    9f30:	addlt	fp, r3, r0, lsl #10
    9f34:	tstls	r0, r7, lsl #24
    9f38:			; <UNDEFINED> instruction: 0xf7f89001
    9f3c:	ldrbtmi	lr, [ip], #-3554	; 0xfffff21e
    9f40:	ldmib	sp, {r1, r5, r8, sp}^
    9f44:	andvs	r2, r1, r0, lsl #6
    9f48:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    9f4c:			; <UNDEFINED> instruction: 0xf7f84479
    9f50:	svclt	0x0000ec88
    9f54:	andeq	r9, r1, r6, asr #1
    9f58:	andeq	r7, r0, r8, ror #20
    9f5c:			; <UNDEFINED> instruction: 0x4604b538
    9f60:			; <UNDEFINED> instruction: 0xf7ff460d
    9f64:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    9f68:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    9f6c:	lfmlt	f5, 1, [r8, #-0]
    9f70:	strtmi	r4, [r0], -r9, lsr #12
    9f74:			; <UNDEFINED> instruction: 0xffdcf7ff
    9f78:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    9f7c:			; <UNDEFINED> instruction: 0x47706018
    9f80:	andeq	r9, r1, sl, lsl #1
    9f84:	svcmi	0x00f0e92d
    9f88:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    9f8c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    9f90:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    9f94:			; <UNDEFINED> instruction: 0xf8df2500
    9f98:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    9f9c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    9fa0:	movwls	r6, #55323	; 0xd81b
    9fa4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9fa8:	strmi	lr, [r0, #-2505]	; 0xfffff637
    9fac:	strmi	r9, [r5], -r2, lsl #4
    9fb0:	stc	7, cr15, [r6, #992]!	; 0x3e0
    9fb4:	stccs	6, cr4, [r0, #-16]
    9fb8:	adchi	pc, r9, r0
    9fbc:	mulvs	r0, r5, r9
    9fc0:			; <UNDEFINED> instruction: 0xf0002e00
    9fc4:			; <UNDEFINED> instruction: 0xf7f880a4
    9fc8:			; <UNDEFINED> instruction: 0x462aed38
    9fcc:	strmi	r6, [r2], r1, lsl #16
    9fd0:			; <UNDEFINED> instruction: 0xf912e001
    9fd4:	rscslt	r6, r3, #1, 30
    9fd8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    9fdc:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    9fe0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    9fe4:	addshi	pc, r3, r0
    9fe8:	bleq	c46424 <__assert_fail@plt+0xc43630>
    9fec:	ldrmi	r4, [sl], -r8, lsr #12
    9ff0:	ldrbmi	r6, [r9], -r3, lsr #32
    9ff4:			; <UNDEFINED> instruction: 0xf7f8930c
    9ff8:	vmlsls.f64	d14, d28, d20
    9ffc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    a000:	smlabteq	r0, sp, r9, lr
    a004:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    a008:			; <UNDEFINED> instruction: 0xf0402d00
    a00c:	mcrcs	0, 0, r8, cr0, cr3, {4}
    a010:	tsthi	r6, r0	; <UNPREDICTABLE>
    a014:	mulpl	r0, r6, r9
    a018:			; <UNDEFINED> instruction: 0xf0002d00
    a01c:	andcs	r8, r0, #12, 2
    a020:	cdp	3, 0, cr2, cr8, cr0, {0}
    a024:			; <UNDEFINED> instruction: 0x4657ba10
    a028:	andsls	pc, r8, sp, asr #17
    a02c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a030:			; <UNDEFINED> instruction: 0x469246b1
    a034:			; <UNDEFINED> instruction: 0xf999469b
    a038:	bcs	1a52044 <__assert_fail@plt+0x1a4f250>
    a03c:	addhi	pc, sp, r0
    a040:	msreq	CPSR_, r2, lsr #32
    a044:			; <UNDEFINED> instruction: 0xf0402942
    a048:			; <UNDEFINED> instruction: 0xf99980e9
    a04c:	bcs	1205c <__assert_fail@plt+0xf268>
    a050:	bicshi	pc, r3, r0
    a054:	mcr	7, 2, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    a058:	subsle	r2, r8, r0, lsl #16
    a05c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    a060:			; <UNDEFINED> instruction: 0x4630d055
    a064:	ldc	7, cr15, [r4, #-992]	; 0xfffffc20
    a068:	movweq	lr, #47706	; 0xba5a
    a06c:	cmple	lr, r5, lsl #12
    a070:	mulne	r0, r9, r9
    a074:	suble	r2, sl, r0, lsl #18
    a078:			; <UNDEFINED> instruction: 0x462a4630
    a07c:			; <UNDEFINED> instruction: 0xf7f84649
    a080:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    a084:			; <UNDEFINED> instruction: 0xf919d143
    a088:	strbmi	ip, [sp], #-5
    a08c:	svceq	0x0030f1bc
    a090:			; <UNDEFINED> instruction: 0xf108d10a
    a094:	bl	fea0c0a0 <__assert_fail@plt+0xfea092ac>
    a098:	bl	14acb4 <__assert_fail@plt+0x147ec0>
    a09c:			; <UNDEFINED> instruction: 0xf9150803
    a0a0:			; <UNDEFINED> instruction: 0xf1bccf01
    a0a4:	rscsle	r0, r8, r0, lsr pc
    a0a8:			; <UNDEFINED> instruction: 0xf833683b
    a0ac:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    a0b0:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    a0b4:	ldrle	r4, [lr, #1705]!	; 0x6a9
    a0b8:	strtmi	r2, [r8], -r0, lsl #6
    a0bc:	bne	445924 <__assert_fail@plt+0x442b30>
    a0c0:	eorvs	r4, r3, sl, lsl r6
    a0c4:			; <UNDEFINED> instruction: 0xf7f8930c
    a0c8:			; <UNDEFINED> instruction: 0xf8ddeb7c
    a0cc:	strmi	r9, [r9, #48]!	; 0x30
    a0d0:	strmi	r6, [r2], r5, lsr #16
    a0d4:			; <UNDEFINED> instruction: 0xf000468b
    a0d8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    a0dc:	adchi	pc, r6, r0
    a0e0:	mvnscc	pc, #16, 2
    a0e4:			; <UNDEFINED> instruction: 0xf1419304
    a0e8:	movwls	r3, #21503	; 0x53ff
    a0ec:	ldrdeq	lr, [r4, -sp]
    a0f0:	mvnscc	pc, #79	; 0x4f
    a0f4:	andeq	pc, r2, #111	; 0x6f
    a0f8:	svclt	0x0008428b
    a0fc:			; <UNDEFINED> instruction: 0xd3274282
    a100:	svceq	0x0000f1b9
    a104:			; <UNDEFINED> instruction: 0xf999d003
    a108:	bcs	12110 <__assert_fail@plt+0xf31c>
    a10c:	tstcs	r6, #-1073741788	; 0xc0000024
    a110:	ldreq	pc, [r5, #-111]	; 0xffffff91
    a114:	bmi	ff4a21a8 <__assert_fail@plt+0xff49f3b4>
    a118:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    a11c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a120:	subsmi	r9, sl, sp, lsl #22
    a124:	orrshi	pc, r6, r0, asr #32
    a128:	andlt	r4, pc, r8, lsr #12
    a12c:	blhi	c5428 <__assert_fail@plt+0xc2634>
    a130:	svchi	0x00f0e8bd
    a134:			; <UNDEFINED> instruction: 0xf1109b01
    a138:			; <UNDEFINED> instruction: 0xf04f37ff
    a13c:			; <UNDEFINED> instruction: 0xf06f31ff
    a140:			; <UNDEFINED> instruction: 0xf1430002
    a144:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    a148:	adcsmi	fp, r8, #8, 30
    a14c:	svcge	0x005ff4bf
    a150:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    a154:	rsbmi	sp, fp, #913408	; 0xdf000
    a158:			; <UNDEFINED> instruction: 0xf999e7dc
    a15c:			; <UNDEFINED> instruction: 0xf0222002
    a160:	bcs	108a9e8 <__assert_fail@plt+0x1087bf4>
    a164:	svcge	0x0076f47f
    a168:	mulcs	r3, r9, r9
    a16c:			; <UNDEFINED> instruction: 0xf47f2a00
    a170:			; <UNDEFINED> instruction: 0x464eaf71
    a174:	orrvs	pc, r0, #1325400064	; 0x4f000000
    a178:			; <UNDEFINED> instruction: 0x9018f8dd
    a17c:	blge	1448b8 <__assert_fail@plt+0x141ac4>
    a180:	ldcmi	3, cr9, [r8, #24]!
    a184:	mulne	r0, r6, r9
    a188:			; <UNDEFINED> instruction: 0x4628447d
    a18c:			; <UNDEFINED> instruction: 0xf7f89109
    a190:	stmdbls	r9, {r2, r3, r7, sl, fp, sp, lr, pc}
    a194:			; <UNDEFINED> instruction: 0xf0002800
    a198:	blne	10ea684 <__assert_fail@plt+0x10e7890>
    a19c:			; <UNDEFINED> instruction: 0xf1039309
    a1a0:			; <UNDEFINED> instruction: 0xf1be0e01
    a1a4:			; <UNDEFINED> instruction: 0xf0000f00
    a1a8:	blls	1aa6d8 <__assert_fail@plt+0x1a78e4>
    a1ac:	mrscs	r2, (UNDEF: 0)
    a1b0:	blvc	ff904af4 <__assert_fail@plt+0xff901d00>
    a1b4:	blls	5bc24 <__assert_fail@plt+0x58e30>
    a1b8:			; <UNDEFINED> instruction: 0xf0402b00
    a1bc:	b	142a684 <__assert_fail@plt+0x1427890>
    a1c0:	cmple	r7, r1, lsl #6
    a1c4:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    a1c8:	rdfnee	f0, f5, f0
    a1cc:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    a1d0:	and	r4, r4, ip, lsr #13
    a1d4:	movweq	lr, #23124	; 0x5a54
    a1d8:	ldfccp	f7, [pc], #48	; a210 <__assert_fail@plt+0x741c>
    a1dc:	blx	3e6be <__assert_fail@plt+0x3b8ca>
    a1e0:			; <UNDEFINED> instruction: 0xf1bcf20b
    a1e4:	blx	29a1ea <__assert_fail@plt+0x2973f6>
    a1e8:	blx	fe8129f6 <__assert_fail@plt+0xfe80fc02>
    a1ec:	strmi	r0, [sl], #-266	; 0xfffffef6
    a1f0:			; <UNDEFINED> instruction: 0xf0004611
    a1f4:	strcs	r8, [r0], #-252	; 0xffffff04
    a1f8:	bcs	13600 <__assert_fail@plt+0x1080c>
    a1fc:	blx	fe83e5ae <__assert_fail@plt+0xfe83b7ba>
    a200:			; <UNDEFINED> instruction: 0xf04f670a
    a204:	blx	fea8da0e <__assert_fail@plt+0xfea8ac1a>
    a208:	ldrtmi	r2, [lr], -r2, lsl #6
    a20c:	bl	10d086c <__assert_fail@plt+0x10cda78>
    a210:	blcs	ae50 <__assert_fail@plt+0x805c>
    a214:	strcs	sp, [r1], #-222	; 0xffffff22
    a218:	ldrb	r2, [fp, r0, lsl #10]
    a21c:			; <UNDEFINED> instruction: 0xf47f2a00
    a220:			; <UNDEFINED> instruction: 0xe7a6af19
    a224:			; <UNDEFINED> instruction: 0xf43f2d00
    a228:			; <UNDEFINED> instruction: 0xe791af72
    a22c:	movweq	lr, #47706	; 0xba5a
    a230:	svcge	0x0066f47f
    a234:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    a238:	stmib	r9, {sl, ip, sp}^
    a23c:	strb	r3, [sl, -r0, lsl #8]!
    a240:	strcc	lr, [r0], #-2525	; 0xfffff623
    a244:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    a248:	strb	r3, [r4, -r0, lsl #8]!
    a24c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    a250:	smlabteq	r0, sp, r9, lr
    a254:	streq	pc, [r1, #-111]!	; 0xffffff91
    a258:	tstlt	r3, r2, lsl #22
    a25c:			; <UNDEFINED> instruction: 0xf8c39b02
    a260:	ldmib	sp, {sp, lr, pc}^
    a264:	strmi	r1, [fp], -r4, lsl #4
    a268:	svclt	0x00144313
    a26c:	movwcs	r2, #769	; 0x301
    a270:	svceq	0x0000f1be
    a274:	movwcs	fp, #3848	; 0xf08
    a278:			; <UNDEFINED> instruction: 0xf0002b00
    a27c:	blls	26a550 <__assert_fail@plt+0x26775c>
    a280:			; <UNDEFINED> instruction: 0xf8cd2001
    a284:	tstcs	r0, r4, lsr #32
    a288:	ldfccp	f7, [pc], #12	; a29c <__assert_fail@plt+0x74a8>
    a28c:	strtmi	r9, [r8], r6, lsl #22
    a290:	b	13ef2a0 <__assert_fail@plt+0x13ec4ac>
    a294:	ldrmi	r7, [sl], r3, ror #23
    a298:	b	15422b0 <__assert_fail@plt+0x153f4bc>
    a29c:			; <UNDEFINED> instruction: 0xf10c0305
    a2a0:			; <UNDEFINED> instruction: 0xd11d3cff
    a2a4:	vqdmulh.s<illegal width 8>	d15, d11, d0
    a2a8:	svccc	0x00fff1bc
    a2ac:	andcs	pc, r1, #10240	; 0x2800
    a2b0:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    a2b4:	ldrmi	r4, [r1], -sl, lsl #8
    a2b8:	strcs	sp, [r0], #-18	; 0xffffffee
    a2bc:	bcs	136c4 <__assert_fail@plt+0x108d0>
    a2c0:	blx	fe83e676 <__assert_fail@plt+0xfe83b882>
    a2c4:			; <UNDEFINED> instruction: 0xf04f670a
    a2c8:	blx	fea8dad2 <__assert_fail@plt+0xfea8acde>
    a2cc:	ldrtmi	r2, [lr], -r2, lsl #6
    a2d0:	bl	10d0930 <__assert_fail@plt+0x10cdb3c>
    a2d4:	blcs	af14 <__assert_fail@plt+0x8120>
    a2d8:	strcs	sp, [r1], #-223	; 0xffffff21
    a2dc:	ldrb	r2, [ip, r0, lsl #10]
    a2e0:	smlabteq	r6, sp, r9, lr
    a2e4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    a2e8:			; <UNDEFINED> instruction: 0xf04f0104
    a2ec:			; <UNDEFINED> instruction: 0x9c020a0a
    a2f0:	bleq	46434 <__assert_fail@plt+0x43640>
    a2f4:			; <UNDEFINED> instruction: 0xf8dd2900
    a2f8:	svclt	0x00088024
    a2fc:	tstle	r1, #720896	; 0xb0000
    a300:	movweq	lr, #43802	; 0xab1a
    a304:	andeq	lr, fp, #76800	; 0x12c00
    a308:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    a30c:	movweq	lr, #43795	; 0xab13
    a310:	andeq	lr, fp, #67584	; 0x10800
    a314:	beq	104f68 <__assert_fail@plt+0x102174>
    a318:	bleq	c5028 <__assert_fail@plt+0xc2234>
    a31c:	svclt	0x0008458b
    a320:	mvnle	r4, #545259520	; 0x20800000
    a324:	svceq	0x0000f1b8
    a328:	tstcs	r0, r2, lsl r0
    a32c:	movweq	lr, #43802	; 0xab1a
    a330:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    a334:	andeq	lr, fp, #76800	; 0x12c00
    a338:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    a33c:	movweq	lr, #43795	; 0xab13
    a340:	andeq	lr, fp, #67584	; 0x10800
    a344:	beq	104f98 <__assert_fail@plt+0x1021a4>
    a348:	bleq	c5058 <__assert_fail@plt+0xc2264>
    a34c:	mvnle	r4, r8, lsl #11
    a350:	strcs	r2, [r0, -r1, lsl #12]
    a354:	strmi	lr, [r9, #-2509]	; 0xfffff633
    a358:	strmi	lr, [r4, #-2525]	; 0xfffff623
    a35c:	andsls	pc, r0, sp, asr #17
    a360:	strtmi	r4, [r9], -r0, lsr #12
    a364:	movwcs	r2, #522	; 0x20a
    a368:			; <UNDEFINED> instruction: 0xf946f005
    a36c:	strtmi	r4, [r9], -r0, lsr #12
    a370:	strmi	lr, [r2, #-2509]	; 0xfffff633
    a374:			; <UNDEFINED> instruction: 0x46994690
    a378:	movwcs	r2, #522	; 0x20a
    a37c:			; <UNDEFINED> instruction: 0xf93cf005
    a380:	bl	11d0a54 <__assert_fail@plt+0x11cdc60>
    a384:	ldmne	fp, {r0, r1, r2, sl, fp}^
    a388:			; <UNDEFINED> instruction: 0x0c0ceb4c
    a38c:	bl	1310a00 <__assert_fail@plt+0x130dc0c>
    a390:	ldrtmi	r0, [r2], -r7, lsl #24
    a394:			; <UNDEFINED> instruction: 0x463b18de
    a398:	streq	lr, [ip, -ip, asr #22]
    a39c:	strmi	r4, [sp], -r4, lsl #12
    a3a0:	svceq	0x0000f1b8
    a3a4:			; <UNDEFINED> instruction: 0x4650d014
    a3a8:			; <UNDEFINED> instruction: 0xf0054659
    a3ac:	strbmi	pc, [r2], -r5, lsr #18	; <UNPREDICTABLE>
    a3b0:			; <UNDEFINED> instruction: 0xf005464b
    a3b4:	strmi	pc, [fp], -r1, lsr #18
    a3b8:	ldmib	sp, {r1, r9, sl, lr}^
    a3bc:			; <UNDEFINED> instruction: 0xf0050106
    a3c0:	blls	48834 <__assert_fail@plt+0x45a40>
    a3c4:	movwls	r1, #2075	; 0x81b
    a3c8:	bl	1070fd4 <__assert_fail@plt+0x106e1e0>
    a3cc:	movwls	r0, #4867	; 0x1303
    a3d0:	movwcs	lr, #10717	; 0x29dd
    a3d4:	svclt	0x00082b00
    a3d8:	sbcle	r2, r1, #40960	; 0xa000
    a3dc:	strmi	lr, [r9, #-2525]	; 0xfffff623
    a3e0:			; <UNDEFINED> instruction: 0x9010f8dd
    a3e4:	movwcs	lr, #2525	; 0x9dd
    a3e8:	movwcs	lr, #2505	; 0x9c9
    a3ec:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    a3f0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    a3f4:	smlabteq	r0, sp, r9, lr
    a3f8:	strbmi	lr, [lr], -lr, lsr #14
    a3fc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    a400:			; <UNDEFINED> instruction: 0x9018f8dd
    a404:	blge	144b40 <__assert_fail@plt+0x141d4c>
    a408:	ldrt	r9, [sl], r6, lsl #6
    a40c:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    a410:			; <UNDEFINED> instruction: 0xf7f84628
    a414:	stmdacs	r0, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
    a418:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    a41c:	blls	43e00 <__assert_fail@plt+0x4100c>
    a420:	stcls	7, cr2, [r6, #-0]
    a424:	blx	fe89bc96 <__assert_fail@plt+0xfe898ea2>
    a428:	ldrmi	r2, [lr], -r5, lsl #6
    a42c:	blx	ff8f103a <__assert_fail@plt+0xff8ee246>
    a430:	svccs	0x00006705
    a434:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    a438:	tstcs	r0, r1
    a43c:	blls	c3f40 <__assert_fail@plt+0xc114c>
    a440:	blcs	1be1c <__assert_fail@plt+0x19028>
    a444:	svcge	0x000af47f
    a448:	strcc	lr, [r0], #-2525	; 0xfffff623
    a44c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    a450:	strbt	r3, [r0], -r0, lsl #8
    a454:	stmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a458:	andeq	r8, r1, lr, asr sp
    a45c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a460:	ldrdeq	r8, [r1], -lr
    a464:	andeq	r7, r0, r8, lsr r8
    a468:			; <UNDEFINED> instruction: 0x000075be
    a46c:			; <UNDEFINED> instruction: 0xf7ff2200
    a470:	svclt	0x0000bd89
    a474:	mvnsmi	lr, sp, lsr #18
    a478:	strmi	r4, [r7], -r8, lsl #13
    a47c:			; <UNDEFINED> instruction: 0x4605b1d8
    a480:			; <UNDEFINED> instruction: 0xf7f8e007
    a484:	rsclt	lr, r4, #892928	; 0xda000
    a488:			; <UNDEFINED> instruction: 0xf8336803
    a48c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    a490:	strtmi	sp, [lr], -r4, lsl #10
    a494:	blmi	888f0 <__assert_fail@plt+0x85afc>
    a498:	mvnsle	r2, r0, lsl #24
    a49c:	svceq	0x0000f1b8
    a4a0:			; <UNDEFINED> instruction: 0xf8c8d001
    a4a4:	adcsmi	r6, lr, #0
    a4a8:			; <UNDEFINED> instruction: 0xf996d908
    a4ac:	andcs	r3, r1, r0
    a4b0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    a4b4:	strdlt	r8, [r9, -r0]
    a4b8:	andeq	pc, r0, r8, asr #17
    a4bc:	ldmfd	sp!, {sp}
    a4c0:	svclt	0x000081f0
    a4c4:	mvnsmi	lr, sp, lsr #18
    a4c8:	strmi	r4, [r7], -r8, lsl #13
    a4cc:			; <UNDEFINED> instruction: 0x4605b1d8
    a4d0:			; <UNDEFINED> instruction: 0xf7f8e007
    a4d4:	rsclt	lr, r4, #729088	; 0xb2000
    a4d8:			; <UNDEFINED> instruction: 0xf8336803
    a4dc:	ldrbeq	r3, [fp], #20
    a4e0:	strtmi	sp, [lr], -r4, lsl #10
    a4e4:	blmi	88940 <__assert_fail@plt+0x85b4c>
    a4e8:	mvnsle	r2, r0, lsl #24
    a4ec:	svceq	0x0000f1b8
    a4f0:			; <UNDEFINED> instruction: 0xf8c8d001
    a4f4:	adcsmi	r6, lr, #0
    a4f8:			; <UNDEFINED> instruction: 0xf996d908
    a4fc:	andcs	r3, r1, r0
    a500:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    a504:	strdlt	r8, [r9, -r0]
    a508:	andeq	pc, r0, r8, asr #17
    a50c:	ldmfd	sp!, {sp}
    a510:	svclt	0x000081f0
    a514:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    a518:	strdlt	fp, [r2], r0
    a51c:	bmi	775140 <__assert_fail@plt+0x77234c>
    a520:	cfstrsge	mvf4, [sl], {121}	; 0x79
    a524:	blvc	148678 <__assert_fail@plt+0x145884>
    a528:	stmpl	sl, {r1, r2, r9, sl, lr}
    a52c:	andls	r6, r1, #1179648	; 0x120000
    a530:	andeq	pc, r0, #79	; 0x4f
    a534:	and	r9, r5, r0, lsl #6
    a538:	ldrtmi	r4, [r0], -r9, lsr #12
    a53c:	ldmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a540:	cmnlt	r0, r8, lsl #8
    a544:	stcne	8, cr15, [r8], {84}	; 0x54
    a548:			; <UNDEFINED> instruction: 0xf854b1b1
    a54c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    a550:			; <UNDEFINED> instruction: 0x4630b195
    a554:	stmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a558:	mvnle	r2, r0, lsl #16
    a55c:	bmi	392568 <__assert_fail@plt+0x38f774>
    a560:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    a564:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a568:	subsmi	r9, sl, r1, lsl #22
    a56c:	andlt	sp, r2, sp, lsl #2
    a570:	ldrhtmi	lr, [r0], #141	; 0x8d
    a574:	ldrbmi	fp, [r0, -r3]!
    a578:	ldrtmi	r4, [r3], -r8, lsl #16
    a57c:	ldrtmi	r4, [sl], -r8, lsl #18
    a580:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    a584:			; <UNDEFINED> instruction: 0xf7f86800
    a588:			; <UNDEFINED> instruction: 0xf7f8eb82
    a58c:	svclt	0x0000e946
    a590:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    a594:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a598:	muleq	r1, r6, r7
    a59c:	andeq	r8, r1, r4, lsl #21
    a5a0:	andeq	r7, r0, r2, lsr r4
    a5a4:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    a5a8:	subslt	r4, r4, #16777216	; 0x1000000
    a5ac:	and	r4, r3, r3, lsl #12
    a5b0:	mulle	r8, r4, r2
    a5b4:	andle	r4, r5, fp, lsl #5
    a5b8:	mulcs	r0, r3, r9
    a5bc:	movwcc	r4, #5656	; 0x1618
    a5c0:	mvnsle	r2, r0, lsl #20
    a5c4:			; <UNDEFINED> instruction: 0xf85d2000
    a5c8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    a5cc:	ldrbmi	r4, [r0, -r8, lsl #12]!
    a5d0:	andcs	fp, sl, #56, 10	; 0xe000000
    a5d4:	strmi	r4, [sp], -r4, lsl #12
    a5d8:	stc2l	7, cr15, [r0], {255}	; 0xff
    a5dc:	svccc	0x0080f5b0
    a5e0:	addlt	sp, r0, #268435456	; 0x10000000
    a5e4:			; <UNDEFINED> instruction: 0x4629bd38
    a5e8:			; <UNDEFINED> instruction: 0xf7ff4620
    a5ec:	svclt	0x0000fca1
    a5f0:	andscs	fp, r0, #56, 10	; 0xe000000
    a5f4:	strmi	r4, [sp], -r4, lsl #12
    a5f8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    a5fc:	svccc	0x0080f5b0
    a600:	addlt	sp, r0, #268435456	; 0x10000000
    a604:			; <UNDEFINED> instruction: 0x4629bd38
    a608:			; <UNDEFINED> instruction: 0xf7ff4620
    a60c:	svclt	0x0000fc91
    a610:	strt	r2, [r3], #522	; 0x20a
    a614:	strt	r2, [r1], #528	; 0x210
    a618:	blmi	8dcea8 <__assert_fail@plt+0x8da0b4>
    a61c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a620:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    a624:	strmi	r2, [r4], -r0, lsl #12
    a628:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    a62c:			; <UNDEFINED> instruction: 0xf04f9301
    a630:	strls	r0, [r0], -r0, lsl #6
    a634:	b	194861c <__assert_fail@plt+0x1945828>
    a638:	tstlt	r4, r6
    a63c:	mulcc	r0, r4, r9
    a640:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    a644:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    a648:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    a64c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    a650:	bl	748638 <__assert_fail@plt+0x745844>
    a654:	ldrtmi	r4, [r3], -r5, lsl #12
    a658:	strbtmi	r2, [r9], -sl, lsl #4
    a65c:			; <UNDEFINED> instruction: 0xf7f84620
    a660:	stmdavs	fp!, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    a664:	blls	38c98 <__assert_fail@plt+0x35ea4>
    a668:	rscle	r4, sl, r3, lsr #5
    a66c:			; <UNDEFINED> instruction: 0xf993b11b
    a670:	blcs	16678 <__assert_fail@plt+0x13884>
    a674:	bmi	3fee10 <__assert_fail@plt+0x3fc01c>
    a678:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    a67c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a680:	subsmi	r9, sl, r1, lsl #22
    a684:	andlt	sp, r3, ip, lsl #2
    a688:	bmi	2f9e50 <__assert_fail@plt+0x2f705c>
    a68c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    a690:	bicsle	r6, r6, r0, lsl r8
    a694:	strtmi	r4, [r3], -r9, lsl #18
    a698:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    a69c:	stmia	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6a0:	ldm	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a6a4:	ldrdeq	r8, [r1], -ip
    a6a8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a6ac:			; <UNDEFINED> instruction: 0x000189ba
    a6b0:	andeq	r7, r0, r8, ror #6
    a6b4:	andeq	r8, r1, lr, ror r6
    a6b8:	andeq	r8, r1, r6, ror r9
    a6bc:	andeq	r7, r0, sl, lsl r3
    a6c0:			; <UNDEFINED> instruction: 0x4606b5f8
    a6c4:			; <UNDEFINED> instruction: 0xf7ff460f
    a6c8:			; <UNDEFINED> instruction: 0xf110ffa7
    a6cc:			; <UNDEFINED> instruction: 0xf1414400
    a6d0:	cfstr32cs	mvfx0, [r1, #-0]
    a6d4:	stccs	15, cr11, [r0], {8}
    a6d8:	lfmlt	f5, 3, [r8]
    a6dc:	b	4486c4 <__assert_fail@plt+0x4458d0>
    a6e0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    a6e4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    a6e8:	andvs	r4, r4, sl, lsr r6
    a6ec:	stmdbmi	r3, {r3, fp, sp, lr}
    a6f0:			; <UNDEFINED> instruction: 0xf7f84479
    a6f4:	svclt	0x0000e8b6
    a6f8:	andeq	r8, r1, lr, lsl r9
    a6fc:	andeq	r7, r0, r4, asr #5
    a700:			; <UNDEFINED> instruction: 0x4605b538
    a704:			; <UNDEFINED> instruction: 0xf7ff460c
    a708:			; <UNDEFINED> instruction: 0xf500ffdb
    a70c:			; <UNDEFINED> instruction: 0xf5b34300
    a710:	andle	r3, r1, #128, 30	; 0x200
    a714:	lfmlt	f3, 1, [r8, #-0]
    a718:	ldmib	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a71c:	strtmi	r4, [r2], -r5, lsl #18
    a720:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    a724:	andvs	r4, r4, fp, lsr #12
    a728:	stmdbmi	r3, {r3, fp, sp, lr}
    a72c:			; <UNDEFINED> instruction: 0xf7f84479
    a730:	svclt	0x0000e898
    a734:	andeq	r8, r1, r2, ror #17
    a738:	andeq	r7, r0, r8, lsl #5
    a73c:			; <UNDEFINED> instruction: 0xf7ff220a
    a740:	svclt	0x0000bb9f
    a744:			; <UNDEFINED> instruction: 0xf7ff2210
    a748:	svclt	0x0000bb9b
    a74c:	blmi	89cfd8 <__assert_fail@plt+0x89a1e4>
    a750:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a754:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    a758:	strmi	r2, [r4], -r0, lsl #12
    a75c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    a760:			; <UNDEFINED> instruction: 0xf04f9301
    a764:	strls	r0, [r0], -r0, lsl #6
    a768:	stmib	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a76c:	tstlt	r4, r6
    a770:	mulcc	r0, r4, r9
    a774:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    a778:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    a77c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    a780:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    a784:	b	fe0c876c <__assert_fail@plt+0xfe0c5978>
    a788:	strbtmi	r4, [r9], -r5, lsl #12
    a78c:			; <UNDEFINED> instruction: 0xf7f84620
    a790:	stmdavs	fp!, {r1, r3, r5, r9, fp, sp, lr, pc}
    a794:	blls	38dc8 <__assert_fail@plt+0x35fd4>
    a798:	rscle	r4, ip, r3, lsr #5
    a79c:			; <UNDEFINED> instruction: 0xf993b11b
    a7a0:	blcs	167a8 <__assert_fail@plt+0x139b4>
    a7a4:	bmi	3fef48 <__assert_fail@plt+0x3fc154>
    a7a8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    a7ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a7b0:	subsmi	r9, sl, r1, lsl #22
    a7b4:	andlt	sp, r3, ip, lsl #2
    a7b8:	bmi	2f9f80 <__assert_fail@plt+0x2f718c>
    a7bc:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    a7c0:	bicsle	r6, r8, r0, lsl r8
    a7c4:	strtmi	r4, [r3], -r9, lsl #18
    a7c8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    a7cc:	stmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a7d0:	stmda	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7d4:	andeq	r8, r1, r8, lsr #11
    a7d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a7dc:	andeq	r8, r1, r6, lsl #17
    a7e0:	andeq	r7, r0, r4, lsr r2
    a7e4:	andeq	r8, r1, lr, asr #10
    a7e8:	andeq	r8, r1, r6, asr #16
    a7ec:	andeq	r7, r0, sl, ror #3
    a7f0:	blmi	8dd080 <__assert_fail@plt+0x8da28c>
    a7f4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a7f8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    a7fc:	strmi	r2, [r4], -r0, lsl #12
    a800:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    a804:			; <UNDEFINED> instruction: 0xf04f9301
    a808:	strls	r0, [r0], -r0, lsl #6
    a80c:	ldmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a810:	tstlt	r4, r6
    a814:	mulcc	r0, r4, r9
    a818:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    a81c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    a820:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    a824:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    a828:	b	c48810 <__assert_fail@plt+0xc45a1c>
    a82c:	andcs	r4, sl, #5242880	; 0x500000
    a830:	strtmi	r4, [r0], -r9, ror #12
    a834:	svc	0x0006f7f7
    a838:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    a83c:	adcmi	r9, r3, #0, 22
    a840:	tstlt	fp, fp, ror #1
    a844:	mulcc	r0, r3, r9
    a848:	mvnle	r2, r0, lsl #22
    a84c:	blmi	31d090 <__assert_fail@plt+0x31a29c>
    a850:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a854:	blls	648c4 <__assert_fail@plt+0x61ad0>
    a858:	qaddle	r4, sl, ip
    a85c:	ldcllt	0, cr11, [r0, #12]!
    a860:	blcs	89d094 <__assert_fail@plt+0x89a2a0>
    a864:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    a868:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    a86c:	ldrtmi	r4, [sl], -r3, lsr #12
    a870:			; <UNDEFINED> instruction: 0xf7f74479
    a874:			; <UNDEFINED> instruction: 0xf7f7eff6
    a878:	svclt	0x0000efd0
    a87c:	andeq	r8, r1, r4, lsl #10
    a880:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a884:	andeq	r8, r1, r2, ror #15
    a888:	muleq	r0, r0, r1
    a88c:	andeq	r8, r1, r8, lsr #9
    a890:	andeq	r8, r1, r0, lsr #15
    a894:	andeq	r7, r0, r4, asr #2
    a898:	blmi	8dd128 <__assert_fail@plt+0x8da334>
    a89c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    a8a0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    a8a4:	strmi	r2, [r4], -r0, lsl #12
    a8a8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    a8ac:			; <UNDEFINED> instruction: 0xf04f9301
    a8b0:	strls	r0, [r0], -r0, lsl #6
    a8b4:	stmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a8b8:	tstlt	r4, r6
    a8bc:	mulcc	r0, r4, r9
    a8c0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    a8c4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    a8c8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    a8cc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    a8d0:	ldmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a8d4:	andcs	r4, sl, #5242880	; 0x500000
    a8d8:	strtmi	r4, [r0], -r9, ror #12
    a8dc:	ldm	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a8e0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    a8e4:	adcmi	r9, r3, #0, 22
    a8e8:	tstlt	fp, fp, ror #1
    a8ec:	mulcc	r0, r3, r9
    a8f0:	mvnle	r2, r0, lsl #22
    a8f4:	blmi	31d138 <__assert_fail@plt+0x31a344>
    a8f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a8fc:	blls	6496c <__assert_fail@plt+0x61b78>
    a900:	qaddle	r4, sl, ip
    a904:	ldcllt	0, cr11, [r0, #12]!
    a908:	blcs	89d13c <__assert_fail@plt+0x89a348>
    a90c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    a910:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    a914:	ldrtmi	r4, [sl], -r3, lsr #12
    a918:			; <UNDEFINED> instruction: 0xf7f74479
    a91c:			; <UNDEFINED> instruction: 0xf7f7efa2
    a920:	svclt	0x0000ef7c
    a924:	andeq	r8, r1, ip, asr r4
    a928:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a92c:	andeq	r8, r1, sl, lsr r7
    a930:	andeq	r7, r0, r8, ror #1
    a934:	andeq	r8, r1, r0, lsl #8
    a938:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    a93c:	muleq	r0, ip, r0
    a940:	blmi	65d1a8 <__assert_fail@plt+0x65a3b4>
    a944:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    a948:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    a94c:	strbtmi	r4, [r9], -ip, lsl #12
    a950:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    a954:			; <UNDEFINED> instruction: 0xf04f9303
    a958:			; <UNDEFINED> instruction: 0xf7ff0300
    a95c:	orrslt	pc, r0, r7, lsl #27
    a960:	stmia	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a964:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    a968:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    a96c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    a970:	strtmi	r4, [r2], -fp, lsr #12
    a974:			; <UNDEFINED> instruction: 0xf7f74479
    a978:	stmdbmi	lr, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    a97c:	strtmi	r4, [r2], -fp, lsr #12
    a980:			; <UNDEFINED> instruction: 0xf7f84479
    a984:	bmi	344f9c <__assert_fail@plt+0x3421a8>
    a988:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    a98c:	ldrdeq	lr, [r0, -sp]
    a990:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a994:	subsmi	r9, sl, r3, lsl #22
    a998:	andlt	sp, r5, r1, lsl #2
    a99c:			; <UNDEFINED> instruction: 0xf7f7bd30
    a9a0:	svclt	0x0000ef3c
    a9a4:			; <UNDEFINED> instruction: 0x000183b4
    a9a8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a9ac:	muleq	r1, lr, r6
    a9b0:	andeq	r7, r0, r0, asr #32
    a9b4:	andeq	r7, r0, r4, lsr r0
    a9b8:	andeq	r8, r1, lr, ror #6
    a9bc:			; <UNDEFINED> instruction: 0x460cb510
    a9c0:			; <UNDEFINED> instruction: 0xf7ff4611
    a9c4:	ldc	14, cr15, [pc, #780]	; acd8 <__assert_fail@plt+0x7ee4>
    a9c8:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    a9cc:	vcvt.f64.s32	d7, s0
    a9d0:	vstr	d21, [r4, #924]	; 0x39c
    a9d4:	vadd.f32	s14, s0, s0
    a9d8:	vnmul.f64	d0, d0, d5
    a9dc:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    a9e0:	vstr	d0, [r4, #768]	; 0x300
    a9e4:	vldrlt	s0, [r0, #-4]
    a9e8:	andeq	r0, r0, r0
    a9ec:	smlawbmi	lr, r0, r4, r8
    a9f0:	rsbsmi	pc, r0, #0, 8
    a9f4:			; <UNDEFINED> instruction: 0xf5b24603
    a9f8:			; <UNDEFINED> instruction: 0xf1014f80
    a9fc:	push	{r2, sl, fp}
    aa00:	svclt	0x00044ff0
    aa04:			; <UNDEFINED> instruction: 0xf04f460a
    aa08:			; <UNDEFINED> instruction: 0xf1010a64
    aa0c:			; <UNDEFINED> instruction: 0xf1010901
    aa10:			; <UNDEFINED> instruction: 0xf1010802
    aa14:			; <UNDEFINED> instruction: 0xf1010e03
    aa18:			; <UNDEFINED> instruction: 0xf1010705
    aa1c:			; <UNDEFINED> instruction: 0xf1010606
    aa20:			; <UNDEFINED> instruction: 0xf1010507
    aa24:			; <UNDEFINED> instruction: 0xf1010408
    aa28:	svclt	0x00080009
    aa2c:	blge	2c8a3c <__assert_fail@plt+0x2c5c48>
    aa30:			; <UNDEFINED> instruction: 0xf5b2d03f
    aa34:	svclt	0x00024f20
    aa38:			; <UNDEFINED> instruction: 0xf04f460a
    aa3c:			; <UNDEFINED> instruction: 0xf8020a6c
    aa40:	eorsle	sl, r6, sl, lsl #22
    aa44:	svcpl	0x0000f5b2
    aa48:	strmi	fp, [sl], -r2, lsl #30
    aa4c:	beq	1906b90 <__assert_fail@plt+0x1903d9c>
    aa50:	blge	2c8a60 <__assert_fail@plt+0x2c5c6c>
    aa54:			; <UNDEFINED> instruction: 0xf5b2d02d
    aa58:	svclt	0x00024fc0
    aa5c:			; <UNDEFINED> instruction: 0xf04f460a
    aa60:			; <UNDEFINED> instruction: 0xf8020a62
    aa64:	eorle	sl, r4, sl, lsl #22
    aa68:	svcmi	0x0040f5b2
    aa6c:	strmi	fp, [sl], -r2, lsl #30
    aa70:	beq	1d06bb4 <__assert_fail@plt+0x1d03dc0>
    aa74:	blge	2c8a84 <__assert_fail@plt+0x2c5c90>
    aa78:			; <UNDEFINED> instruction: 0xf5b2d01b
    aa7c:	svclt	0x00025f80
    aa80:			; <UNDEFINED> instruction: 0xf04f460a
    aa84:			; <UNDEFINED> instruction: 0xf8020a70
    aa88:	andsle	sl, r2, sl, lsl #22
    aa8c:	svcmi	0x0000f5b2
    aa90:	strmi	fp, [sl], -r2, lsl #30
    aa94:	beq	b86bd8 <__assert_fail@plt+0xb83de4>
    aa98:	blge	2c8aa8 <__assert_fail@plt+0x2c5cb4>
    aa9c:	strmi	sp, [r2], -r9
    aaa0:	strtmi	r4, [ip], -r0, lsr #12
    aaa4:			; <UNDEFINED> instruction: 0x463e4635
    aaa8:	ldrbtmi	r4, [r4], r7, ror #12
    aaac:	strbmi	r4, [r8], r6, asr #13
    aab0:			; <UNDEFINED> instruction: 0xf4134689
    aab4:			; <UNDEFINED> instruction: 0xf0037f80
    aab8:	svclt	0x00140a40
    aabc:	bleq	1cc6c00 <__assert_fail@plt+0x1cc3e0c>
    aac0:	bleq	b86c04 <__assert_fail@plt+0xb83e10>
    aac4:	svceq	0x0080f013
    aac8:	andlt	pc, r0, r9, lsl #17
    aacc:			; <UNDEFINED> instruction: 0xf04fbf14
    aad0:			; <UNDEFINED> instruction: 0xf04f0977
    aad4:			; <UNDEFINED> instruction: 0xf413092d
    aad8:			; <UNDEFINED> instruction: 0xf8886f00
    aadc:	eorsle	r9, pc, r0
    aae0:	svceq	0x0000f1ba
    aae4:			; <UNDEFINED> instruction: 0xf04fbf14
    aae8:			; <UNDEFINED> instruction: 0xf04f0873
    aaec:			; <UNDEFINED> instruction: 0xf0130853
    aaf0:			; <UNDEFINED> instruction: 0xf88e0f20
    aaf4:	svclt	0x00148000
    aaf8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    aafc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    ab00:	svceq	0x0010f013
    ab04:	and	pc, r0, ip, lsl #17
    ab08:	stceq	0, cr15, [r8], {3}
    ab0c:			; <UNDEFINED> instruction: 0xf04fbf14
    ab10:			; <UNDEFINED> instruction: 0xf04f0e77
    ab14:			; <UNDEFINED> instruction: 0xf4130e2d
    ab18:			; <UNDEFINED> instruction: 0xf8876f80
    ab1c:	eorsle	lr, r1, r0
    ab20:	svceq	0x0000f1bc
    ab24:			; <UNDEFINED> instruction: 0x2773bf14
    ab28:			; <UNDEFINED> instruction: 0xf0132753
    ab2c:	eorsvc	r0, r7, r4, lsl #30
    ab30:	uhadd16cs	fp, r2, r4
    ab34:			; <UNDEFINED> instruction: 0xf013262d
    ab38:	eorvc	r0, lr, r2, lsl #30
    ab3c:	streq	pc, [r1, #-3]
    ab40:	uhadd16cs	fp, r7, r4
    ab44:	eorvc	r2, r6, sp, lsr #12
    ab48:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    ab4c:	svclt	0x00142d00
    ab50:	cmpcs	r4, #116, 6	; 0xd0000001
    ab54:	movwcs	r7, #3
    ab58:	andsvc	r4, r3, r8, lsl #12
    ab5c:	svchi	0x00f0e8bd
    ab60:	svceq	0x0000f1ba
    ab64:			; <UNDEFINED> instruction: 0xf04fbf14
    ab68:			; <UNDEFINED> instruction: 0xf04f0878
    ab6c:	ldr	r0, [lr, sp, lsr #16]!
    ab70:	svclt	0x00142d00
    ab74:			; <UNDEFINED> instruction: 0x232d2378
    ab78:	movwcs	r7, #3
    ab7c:	andsvc	r4, r3, r8, lsl #12
    ab80:	svchi	0x00f0e8bd
    ab84:	svceq	0x0000f1bc
    ab88:			; <UNDEFINED> instruction: 0x2778bf14
    ab8c:	strb	r2, [ip, sp, lsr #14]
    ab90:	svcmi	0x00f0e92d
    ab94:			; <UNDEFINED> instruction: 0xf04fb097
    ab98:	stmib	sp, {r0, sl, fp}^
    ab9c:	bmi	1f937c4 <__assert_fail@plt+0x1f909d0>
    aba0:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    aba4:			; <UNDEFINED> instruction: 0x078258d3
    aba8:			; <UNDEFINED> instruction: 0xf10dbf54
    abac:			; <UNDEFINED> instruction: 0xf10d082c
    abb0:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    abb4:			; <UNDEFINED> instruction: 0xf04f9315
    abb8:	svclt	0x00450300
    abbc:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    abc0:	strbmi	r2, [r6], r0, lsr #6
    abc4:	eorcc	pc, ip, sp, lsl #17
    abc8:			; <UNDEFINED> instruction: 0xf1a3230a
    abcc:			; <UNDEFINED> instruction: 0xf1c30120
    abd0:	blx	b0b458 <__assert_fail@plt+0xb08664>
    abd4:	blx	3473e4 <__assert_fail@plt+0x3445f0>
    abd8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    abdc:	andne	lr, r8, #3620864	; 0x374000
    abe0:	vst1.8	{d15-d16}, [r3], ip
    abe4:	svclt	0x000842aa
    abe8:			; <UNDEFINED> instruction: 0xf0c042a1
    abec:	movwcc	r8, #41099	; 0xa08b
    abf0:	mvnle	r2, r6, asr #22
    abf4:			; <UNDEFINED> instruction: 0xf64c223c
    abf8:			; <UNDEFINED> instruction: 0xf6cc45cd
    abfc:			; <UNDEFINED> instruction: 0xf04f45cc
    ac00:			; <UNDEFINED> instruction: 0xf1a231ff
    ac04:	blx	fe94d08e <__assert_fail@plt+0xfe94a29a>
    ac08:	blx	64018 <__assert_fail@plt+0x61224>
    ac0c:	blx	89c1c <__assert_fail@plt+0x86e28>
    ac10:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    ac14:			; <UNDEFINED> instruction: 0x0c09ea4c
    ac18:			; <UNDEFINED> instruction: 0xf1c24c61
    ac1c:	svcls	0x00090920
    ac20:			; <UNDEFINED> instruction: 0xf909fa21
    ac24:	b	131be1c <__assert_fail@plt+0x1319028>
    ac28:	stmiaeq	sp!, {r0, r3, sl, fp}^
    ac2c:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    ac30:	blx	19ae7c <__assert_fail@plt+0x198088>
    ac34:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    ac38:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    ac3c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    ac40:	streq	lr, [r1], #-2598	; 0xfffff5da
    ac44:			; <UNDEFINED> instruction: 0xf1ba40d6
    ac48:	svclt	0x000c0f42
    ac4c:			; <UNDEFINED> instruction: 0xf0002100
    ac50:	bcc	80b05c <__assert_fail@plt+0x808268>
    ac54:	streq	lr, [r9], -r6, asr #20
    ac58:	vpmax.s8	d15, d2, d23
    ac5c:	andge	pc, r0, lr, lsl #17
    ac60:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    ac64:	addhi	pc, r4, r0
    ac68:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    ac6c:			; <UNDEFINED> instruction: 0xf88e2269
    ac70:	subcs	r2, r2, #1
    ac74:	andcs	pc, r2, lr, lsl #17
    ac78:	andvc	r2, sl, r0, lsl #4
    ac7c:	andeq	lr, r5, #84, 20	; 0x54000
    ac80:			; <UNDEFINED> instruction: 0xf1a3d04a
    ac84:			; <UNDEFINED> instruction: 0xf1c30114
    ac88:	blx	90c960 <__assert_fail@plt+0x909b6c>
    ac8c:	blx	187498 <__assert_fail@plt+0x1846a4>
    ac90:	blcc	d488b4 <__assert_fail@plt+0xd45ac0>
    ac94:	blx	95b984 <__assert_fail@plt+0x958b90>
    ac98:	blx	9878ac <__assert_fail@plt+0x984ab8>
    ac9c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    aca0:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    aca4:			; <UNDEFINED> instruction: 0xf04f1d50
    aca8:			; <UNDEFINED> instruction: 0xf1410300
    acac:	andcs	r0, sl, #0, 2
    acb0:	stc2	0, cr15, [r2], #16
    acb4:	movwcs	r2, #522	; 0x20a
    acb8:	strmi	r4, [fp], r2, lsl #13
    acbc:	ldc2	0, cr15, [ip], {4}
    acc0:	subsle	r4, r8, r3, lsl r3
    acc4:	movweq	lr, #47706	; 0xba5a
    acc8:			; <UNDEFINED> instruction: 0xf7f8d026
    accc:	stmdacs	r0, {r1, r3, fp, sp, lr, pc}
    acd0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    acd4:	subsle	r2, r7, r0, lsl #20
    acd8:	mulcc	r0, r2, r9
    acdc:	bmi	c79110 <__assert_fail@plt+0xc7631c>
    ace0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    ace4:			; <UNDEFINED> instruction: 0x23204d30
    ace8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    acec:	ldrmi	r4, [r9], -r0, lsr #12
    acf0:			; <UNDEFINED> instruction: 0xf8cd2201
    acf4:	stmib	sp, {r3, r4, pc}^
    acf8:	strls	sl, [r1], -r4, lsl #22
    acfc:			; <UNDEFINED> instruction: 0xf7f89500
    ad00:	ands	lr, r5, r8, ror #16
    ad04:	andeq	pc, sl, #-1073741780	; 0xc000002c
    ad08:	svcge	0x0075f47f
    ad0c:	movtcs	r9, #11784	; 0x2e08
    ad10:	andcs	pc, r1, lr, lsl #17
    ad14:	andcc	pc, r0, lr, lsl #17
    ad18:			; <UNDEFINED> instruction: 0xac0d4a24
    ad1c:	stmib	sp, {r5, r8, r9, sp}^
    ad20:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    ad24:	andls	r4, r0, #32, 12	; 0x2000000
    ad28:	andcs	r4, r1, #26214400	; 0x1900000
    ad2c:	ldmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ad30:			; <UNDEFINED> instruction: 0xf7f74620
    ad34:	bmi	7c62ec <__assert_fail@plt+0x7c34f8>
    ad38:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    ad3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ad40:	subsmi	r9, sl, r5, lsl fp
    ad44:	andslt	sp, r7, r6, lsr #2
    ad48:	svchi	0x00f0e8bd
    ad4c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    ad50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ad54:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    ad58:			; <UNDEFINED> instruction: 0xf0042264
    ad5c:	stmdbcs	r0, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    ad60:	svclt	0x00084682
    ad64:	strmi	r2, [fp], sl, lsl #16
    ad68:	strcc	fp, [r1], -r8, lsl #30
    ad6c:	ldrb	sp, [r3, sl, lsr #3]
    ad70:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    ad74:	ldrbmi	lr, [r0], -r0, lsl #15
    ad78:	andcs	r4, sl, #93323264	; 0x5900000
    ad7c:			; <UNDEFINED> instruction: 0xf0042300
    ad80:			; <UNDEFINED> instruction: 0x4682fc3b
    ad84:	ldr	r4, [sp, fp, lsl #13]
    ad88:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    ad8c:	bmi	2c4c38 <__assert_fail@plt+0x2c1e44>
    ad90:			; <UNDEFINED> instruction: 0xe7a6447a
    ad94:	stcl	7, cr15, [r0, #-988]	; 0xfffffc24
    ad98:	andeq	r8, r1, r6, asr r1
    ad9c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ada0:			; <UNDEFINED> instruction: 0x00006db4
    ada4:	andeq	r4, r0, r8, lsl #29
    ada8:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    adac:	andeq	r6, r0, sl, asr #25
    adb0:			; <UNDEFINED> instruction: 0x00017fbe
    adb4:	ldrdeq	r4, [r0], -lr
    adb8:	ldrdeq	r4, [r0], -r8
    adbc:	suble	r2, r5, r0, lsl #16
    adc0:	mvnsmi	lr, #737280	; 0xb4000
    adc4:			; <UNDEFINED> instruction: 0xf9904698
    adc8:	orrlt	r3, r3, #0
    adcc:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    add0:	ldrmi	r4, [r7], -r9, lsl #13
    add4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    add8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    addc:	svceq	0x0000f1b8
    ade0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    ade4:			; <UNDEFINED> instruction: 0x4605bb1c
    ade8:	strtmi	r2, [lr], -ip, lsr #22
    adec:	svccs	0x0001f915
    adf0:	bllt	bee58 <__assert_fail@plt+0xbc064>
    adf4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    adf8:	bne	c7f664 <__assert_fail@plt+0xc7c870>
    adfc:	mcrrne	7, 12, r4, r3, cr0
    ae00:			; <UNDEFINED> instruction: 0xf849d015
    ae04:	strcc	r0, [r1], #-36	; 0xffffffdc
    ae08:	mulcc	r0, r6, r9
    ae0c:			; <UNDEFINED> instruction: 0xf995b1bb
    ae10:			; <UNDEFINED> instruction: 0xb1a33000
    ae14:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    ae18:	strtmi	r2, [r8], -ip, lsr #22
    ae1c:			; <UNDEFINED> instruction: 0xf915462e
    ae20:	mvnle	r2, r1, lsl #30
    ae24:	svclt	0x00082a00
    ae28:	adcsmi	r4, r0, #48234496	; 0x2e00000
    ae2c:			; <UNDEFINED> instruction: 0xf04fd3e5
    ae30:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    ae34:	adcmi	r8, r7, #248, 6	; 0xe0000003
    ae38:	ldrmi	sp, [r3], -r4, lsl #18
    ae3c:			; <UNDEFINED> instruction: 0x4620e7d4
    ae40:	mvnshi	lr, #12386304	; 0xbd0000
    ae44:	andeq	pc, r1, pc, rrx
    ae48:	mvnshi	lr, #12386304	; 0xbd0000
    ae4c:	rscscc	pc, pc, pc, asr #32
    ae50:	svclt	0x00004770
    ae54:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    ae58:			; <UNDEFINED> instruction: 0xf990461c
    ae5c:	blx	fed5ee64 <__assert_fail@plt+0xfed5c070>
    ae60:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    ae64:	svclt	0x00082c00
    ae68:	ldmiblt	r3, {r0, r8, r9, sp}
    ae6c:	addsmi	r6, r6, #2490368	; 0x260000
    ae70:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    ae74:	eorvs	fp, r3, r1, lsl pc
    ae78:	bl	56e84 <__assert_fail@plt+0x54090>
    ae7c:	blne	fe48b49c <__assert_fail@plt+0xfe4886a8>
    ae80:			; <UNDEFINED> instruction: 0xf7ff9b04
    ae84:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ae88:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    ae8c:	eorvs	r4, r3, r3, lsl #8
    ae90:			; <UNDEFINED> instruction: 0xf04fbd70
    ae94:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    ae98:	rscscc	pc, pc, pc, asr #32
    ae9c:	svclt	0x00004770
    aea0:	mvnsmi	lr, #737280	; 0xb4000
    aea4:			; <UNDEFINED> instruction: 0xf381fab1
    aea8:	bcs	d41c <__assert_fail@plt+0xa628>
    aeac:	movwcs	fp, #7944	; 0x1f08
    aeb0:	svclt	0x00082800
    aeb4:	blcs	13ac0 <__assert_fail@plt+0x10ccc>
    aeb8:			; <UNDEFINED> instruction: 0xf990d13d
    aebc:	strmi	r3, [r0], r0
    aec0:	pkhbtmi	r4, r9, r6, lsl #12
    aec4:	strcs	r4, [r1, -r4, lsl #12]
    aec8:			; <UNDEFINED> instruction: 0x4625b31b
    aecc:			; <UNDEFINED> instruction: 0xf1042b2c
    aed0:	strbmi	r0, [r0], -r1, lsl #8
    aed4:	mulcs	r0, r4, r9
    aed8:	eorle	r4, r1, r0, lsr #13
    aedc:	strtmi	fp, [r5], -r2, ror #19
    aee0:	bl	fe95b988 <__assert_fail@plt+0xfe958b94>
    aee4:	eorle	r0, r2, #0, 2
    aee8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    aeec:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    aef0:	rsceq	lr, r0, #323584	; 0x4f000
    aef4:	vpmax.u8	d15, d3, d7
    aef8:			; <UNDEFINED> instruction: 0xf819db0c
    aefc:	movwmi	r1, #45058	; 0xb002
    af00:	andcc	pc, r2, r9, lsl #16
    af04:	mulcc	r0, r5, r9
    af08:			; <UNDEFINED> instruction: 0xf994b11b
    af0c:	blcs	16f14 <__assert_fail@plt+0x14120>
    af10:	ldrdcs	sp, [r0], -fp
    af14:	mvnshi	lr, #12386304	; 0xbd0000
    af18:	ldrmi	r1, [r3], -ip, ror #24
    af1c:	ldrb	r4, [r4, r0, lsl #13]
    af20:	svclt	0x00082a00
    af24:	adcmi	r4, r8, #38797312	; 0x2500000
    af28:	smlatbeq	r0, r5, fp, lr
    af2c:			; <UNDEFINED> instruction: 0xf04fd3dc
    af30:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    af34:			; <UNDEFINED> instruction: 0xf06f83f8
    af38:			; <UNDEFINED> instruction: 0xe7eb0015
    af3c:			; <UNDEFINED> instruction: 0xf381fab1
    af40:	bcs	d4b4 <__assert_fail@plt+0xa6c0>
    af44:	movwcs	fp, #7944	; 0x1f08
    af48:	svclt	0x00082800
    af4c:	bllt	ff0d3b58 <__assert_fail@plt+0xff0d0d64>
    af50:	mvnsmi	lr, sp, lsr #18
    af54:			; <UNDEFINED> instruction: 0xf9904606
    af58:	ldrmi	r3, [r7], -r0
    af5c:	strmi	r4, [r4], -r8, lsl #13
    af60:	strtmi	fp, [r5], -fp, ror #3
    af64:			; <UNDEFINED> instruction: 0xf1042b2c
    af68:	ldrtmi	r0, [r0], -r1, lsl #8
    af6c:	mulcs	r0, r4, r9
    af70:	andsle	r4, fp, r6, lsr #12
    af74:			; <UNDEFINED> instruction: 0x4625b9b2
    af78:	bl	fe95ba20 <__assert_fail@plt+0xfe958c2c>
    af7c:	andsle	r0, ip, #0, 2
    af80:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    af84:			; <UNDEFINED> instruction: 0xf8d8db0c
    af88:	tstmi	r8, #0
    af8c:	andeq	pc, r0, r8, asr #17
    af90:	mulcc	r0, r5, r9
    af94:			; <UNDEFINED> instruction: 0xf994b11b
    af98:	blcs	16fa0 <__assert_fail@plt+0x141ac>
    af9c:	andcs	sp, r0, r1, ror #3
    afa0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    afa4:	ldrmi	r1, [r3], -ip, ror #24
    afa8:	ldrb	r4, [sl, r6, lsl #12]
    afac:	svclt	0x00082a00
    afb0:	adcmi	r4, r8, #38797312	; 0x2500000
    afb4:	smlatbeq	r0, r5, fp, lr
    afb8:			; <UNDEFINED> instruction: 0xf04fd3e2
    afbc:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    afc0:			; <UNDEFINED> instruction: 0xf06f81f0
    afc4:			; <UNDEFINED> instruction: 0x47700015
    afc8:	mvnsmi	lr, #737280	; 0xb4000
    afcc:	bmi	f5c828 <__assert_fail@plt+0xf59a34>
    afd0:	blmi	f5c850 <__assert_fail@plt+0xf59a5c>
    afd4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    afd8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    afdc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    afe0:			; <UNDEFINED> instruction: 0xf04f9303
    afe4:			; <UNDEFINED> instruction: 0xf8cd0300
    afe8:	tstlt	r8, #8
    afec:	strmi	r6, [r4], -lr
    aff0:	strmi	r6, [r8], lr, lsr #32
    aff4:	stc	7, cr15, [r4, #988]	; 0x3dc
    aff8:	andls	pc, r0, r0, asr #17
    affc:			; <UNDEFINED> instruction: 0xf9944607
    b000:	blcs	e97008 <__assert_fail@plt+0xe94214>
    b004:	stmdbge	r2, {r1, r5, ip, lr, pc}
    b008:	strtmi	r2, [r0], -sl, lsl #4
    b00c:			; <UNDEFINED> instruction: 0xf7f79101
    b010:			; <UNDEFINED> instruction: 0xf8c8eb1a
    b014:	eorvs	r0, r8, r0
    b018:	bllt	1a25100 <__assert_fail@plt+0x1a2230c>
    b01c:	blcs	31c2c <__assert_fail@plt+0x2ee38>
    b020:	adcmi	fp, r3, #24, 30	; 0x60
    b024:			; <UNDEFINED> instruction: 0xf993d028
    b028:	stmdbls	r1, {sp}
    b02c:	eorle	r2, r6, sl, lsr sl
    b030:	eorle	r2, r9, sp, lsr #20
    b034:	bmi	95303c <__assert_fail@plt+0x950248>
    b038:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    b03c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b040:	subsmi	r9, sl, r3, lsl #22
    b044:	andlt	sp, r5, fp, lsr r1
    b048:	mvnshi	lr, #12386304	; 0xbd0000
    b04c:	stmdbge	r2, {r0, sl, ip, sp}
    b050:	strtmi	r2, [r0], -sl, lsl #4
    b054:	b	ffdc9038 <__assert_fail@plt+0xffdc6244>
    b058:	ldmdavs	fp!, {r3, r5, sp, lr}
    b05c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    b060:			; <UNDEFINED> instruction: 0xf990b150
    b064:	blne	1706c <__assert_fail@plt+0x14278>
    b068:			; <UNDEFINED> instruction: 0xf080fab0
    b06c:	blcs	d574 <__assert_fail@plt+0xa780>
    b070:	andcs	fp, r1, r8, lsl pc
    b074:	sbcsle	r2, sp, r0, lsl #16
    b078:	rscscc	pc, pc, pc, asr #32
    b07c:			; <UNDEFINED> instruction: 0xf993e7db
    b080:	stmdblt	sl, {r0, sp}
    b084:	ldrb	r6, [r6, lr, lsr #32]
    b088:	andcs	r1, sl, #92, 24	; 0x5c00
    b08c:	eorsvs	r2, fp, r0, lsl #6
    b090:	movwls	r4, #9760	; 0x2620
    b094:	b	ff5c9078 <__assert_fail@plt+0xff5c6284>
    b098:	ldmdavs	fp!, {r3, r5, sp, lr}
    b09c:	mvnle	r2, r0, lsl #22
    b0a0:	blcs	31cb0 <__assert_fail@plt+0x2eebc>
    b0a4:			; <UNDEFINED> instruction: 0xf993d0e8
    b0a8:	blne	6d30b0 <__assert_fail@plt+0x6d02bc>
    b0ac:			; <UNDEFINED> instruction: 0xf383fab3
    b0b0:	bcs	d624 <__assert_fail@plt+0xa830>
    b0b4:	movwcs	fp, #7960	; 0x1f18
    b0b8:	adcsle	r2, fp, r0, lsl #22
    b0bc:			; <UNDEFINED> instruction: 0xf7f7e7dc
    b0c0:	svclt	0x0000ebac
    b0c4:	andeq	r7, r1, r2, lsr #26
    b0c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b0cc:			; <UNDEFINED> instruction: 0x00017cbe
    b0d0:	mvnsmi	lr, #737280	; 0xb4000
    b0d4:	stcmi	14, cr1, [sl], #-12
    b0d8:	bmi	ab72f4 <__assert_fail@plt+0xab4500>
    b0dc:	movwcs	fp, #7960	; 0x1f18
    b0e0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    b0e4:	movwcs	fp, #3848	; 0xf08
    b0e8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    b0ec:			; <UNDEFINED> instruction: 0xf04f9203
    b0f0:	blcs	b8f8 <__assert_fail@plt+0x8b04>
    b0f4:	svcge	0x0001d03f
    b0f8:	strmi	sl, [sp], -r2, lsl #28
    b0fc:	blx	fed83150 <__assert_fail@plt+0xfed8035c>
    b100:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    b104:	svclt	0x00082c00
    b108:	strbmi	r2, [r1, #769]	; 0x301
    b10c:			; <UNDEFINED> instruction: 0xf043bf18
    b110:	bllt	8cbd1c <__assert_fail@plt+0x8c8f28>
    b114:	strtmi	r4, [r9], -sl, asr #12
    b118:			; <UNDEFINED> instruction: 0xf7f74620
    b11c:	ldmiblt	r0!, {r4, r5, r9, sl, fp, sp, lr, pc}^
    b120:	andeq	lr, r9, r4, lsl #22
    b124:	ldrtmi	r4, [r9], -r5, asr #8
    b128:	mrc2	7, 2, pc, cr14, cr14, {7}
    b12c:			; <UNDEFINED> instruction: 0x46044631
    b130:			; <UNDEFINED> instruction: 0xf7fe4628
    b134:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    b138:	bl	671144 <__assert_fail@plt+0x66e350>
    b13c:	strmi	r0, [r5], -r8, lsl #6
    b140:	blcs	7f174 <__assert_fail@plt+0x7c380>
    b144:			; <UNDEFINED> instruction: 0xb11cd1db
    b148:	mulcc	r0, r4, r9
    b14c:	andle	r2, r4, pc, lsr #22
    b150:			; <UNDEFINED> instruction: 0xf995b12d
    b154:	blcs	bd715c <__assert_fail@plt+0xbd4368>
    b158:	ldrdcs	sp, [r1], -r1
    b15c:	andcs	lr, r0, r0
    b160:	blmi	21d98c <__assert_fail@plt+0x21ab98>
    b164:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b168:	blls	e51d8 <__assert_fail@plt+0xe23e4>
    b16c:	qaddle	r4, sl, r4
    b170:	pop	{r0, r2, ip, sp, pc}
    b174:			; <UNDEFINED> instruction: 0x461883f0
    b178:			; <UNDEFINED> instruction: 0xf7f7e7f2
    b17c:	svclt	0x0000eb4e
    b180:	andeq	r7, r1, r8, lsl ip
    b184:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b188:	muleq	r1, r4, fp
    b18c:	mvnsmi	lr, #737280	; 0xb4000
    b190:	movweq	lr, #6736	; 0x1a50
    b194:	strmi	sp, [ip], -r5, lsr #32
    b198:			; <UNDEFINED> instruction: 0x46054616
    b19c:	cmnlt	r1, #56, 6	; 0xe0000000
    b1a0:	ldcl	7, cr15, [r6], #-988	; 0xfffffc24
    b1a4:	addsmi	r4, lr, #201326595	; 0xc000003
    b1a8:	svclt	0x00884607
    b1ac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b1b0:	bl	1c1208 <__assert_fail@plt+0x1be414>
    b1b4:			; <UNDEFINED> instruction: 0xf1090900
    b1b8:			; <UNDEFINED> instruction: 0xf7f70001
    b1bc:	strmi	lr, [r0], ip, ror #23
    b1c0:	strtmi	fp, [r9], -r0, ror #2
    b1c4:			; <UNDEFINED> instruction: 0xf7f7463a
    b1c8:	bl	245d78 <__assert_fail@plt+0x242f84>
    b1cc:	ldrtmi	r0, [r2], -r7
    b1d0:			; <UNDEFINED> instruction: 0xf7f74621
    b1d4:	movwcs	lr, #2788	; 0xae4
    b1d8:	andcc	pc, r9, r8, lsl #16
    b1dc:	pop	{r6, r9, sl, lr}
    b1e0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    b1e4:	mvnsmi	lr, #12386304	; 0xbd0000
    b1e8:			; <UNDEFINED> instruction: 0xf7f74478
    b1ec:	strtmi	fp, [r0], -sp, lsl #22
    b1f0:	pop	{r0, r4, r9, sl, lr}
    b1f4:			; <UNDEFINED> instruction: 0xf7f743f8
    b1f8:	pop	{r0, r4, r5, r7, r9, fp, ip, sp, pc}
    b1fc:			; <UNDEFINED> instruction: 0xf7f743f8
    b200:	svclt	0x0000bb03
    b204:	ldrdeq	r5, [r0], -r0
    b208:			; <UNDEFINED> instruction: 0x460ab538
    b20c:	strmi	r4, [ip], -r5, lsl #12
    b210:			; <UNDEFINED> instruction: 0x4608b119
    b214:	ldc	7, cr15, [ip], #-988	; 0xfffffc24
    b218:	strtmi	r4, [r1], -r2, lsl #12
    b21c:	pop	{r3, r5, r9, sl, lr}
    b220:			; <UNDEFINED> instruction: 0xf7ff4038
    b224:	svclt	0x0000bfb3
    b228:	tstcs	r1, lr, lsl #8
    b22c:	addlt	fp, r5, r0, lsl r5
    b230:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    b234:			; <UNDEFINED> instruction: 0xf8dfab07
    b238:	strmi	ip, [r4], -r0, rrx
    b23c:			; <UNDEFINED> instruction: 0xf85344fe
    b240:	stmdage	r2, {r2, r8, r9, fp, sp}
    b244:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    b248:	ldrdgt	pc, [r0], -ip
    b24c:	andgt	pc, ip, sp, asr #17
    b250:	stceq	0, cr15, [r0], {79}	; 0x4f
    b254:			; <UNDEFINED> instruction: 0xf7f79301
    b258:	mcrne	12, 0, lr, cr2, cr4, {3}
    b25c:	strcs	fp, [r0], #-4024	; 0xfffff048
    b260:	strtmi	sp, [r0], -r7, lsl #22
    b264:			; <UNDEFINED> instruction: 0xf7ff9902
    b268:			; <UNDEFINED> instruction: 0x4604ff91
    b26c:			; <UNDEFINED> instruction: 0xf7f79802
    b270:	bmi	2c5b90 <__assert_fail@plt+0x2c2d9c>
    b274:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    b278:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b27c:	subsmi	r9, sl, r3, lsl #22
    b280:	strtmi	sp, [r0], -r5, lsl #2
    b284:	pop	{r0, r2, ip, sp, pc}
    b288:	andlt	r4, r3, r0, lsl r0
    b28c:			; <UNDEFINED> instruction: 0xf7f74770
    b290:	svclt	0x0000eac4
    b294:			; <UNDEFINED> instruction: 0x00017abc
    b298:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b29c:	andeq	r7, r1, r2, lsl #21
    b2a0:	mvnsmi	lr, #737280	; 0xb4000
    b2a4:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    b2a8:	bmi	d5cd14 <__assert_fail@plt+0xd59f20>
    b2ac:	blmi	d774c0 <__assert_fail@plt+0xd746cc>
    b2b0:			; <UNDEFINED> instruction: 0xf996447a
    b2b4:	ldmpl	r3, {lr}^
    b2b8:	movwls	r6, #6171	; 0x181b
    b2bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b2c0:	eorsle	r2, r4, r0, lsl #24
    b2c4:	strmi	r4, [r8], r5, lsl #12
    b2c8:			; <UNDEFINED> instruction: 0x46394630
    b2cc:	stc	7, cr15, [ip, #988]	; 0x3dc
    b2d0:			; <UNDEFINED> instruction: 0x56361834
    b2d4:	suble	r2, ip, r0, lsl #28
    b2d8:	svceq	0x0000f1b9
    b2dc:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    b2e0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    b2e4:	bl	ff8492c8 <__assert_fail@plt+0xff8464d4>
    b2e8:	eorsle	r2, r5, r0, lsl #16
    b2ec:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    b2f0:	movwcs	r4, #1641	; 0x669
    b2f4:	andvs	pc, r0, sp, lsl #17
    b2f8:			; <UNDEFINED> instruction: 0xf88d4648
    b2fc:			; <UNDEFINED> instruction: 0xf7fe3001
    b300:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    b304:	andeq	pc, r0, r8, asr #17
    b308:	mulcc	r1, r3, r9
    b30c:	svclt	0x00181af6
    b310:	blcs	14b1c <__assert_fail@plt+0x11d28>
    b314:	strcs	fp, [r1], -r8, lsl #30
    b318:	andcc	fp, r2, lr, asr fp
    b31c:	strtpl	r1, [r1], -r6, lsr #16
    b320:			; <UNDEFINED> instruction: 0x4638b119
    b324:	bl	ff049308 <__assert_fail@plt+0xff046514>
    b328:			; <UNDEFINED> instruction: 0x464cb318
    b32c:	bmi	5e33ec <__assert_fail@plt+0x5e05f8>
    b330:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    b334:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b338:	subsmi	r9, sl, r1, lsl #22
    b33c:			; <UNDEFINED> instruction: 0x4620d11e
    b340:	pop	{r0, r1, ip, sp, pc}
    b344:			; <UNDEFINED> instruction: 0x463983f0
    b348:			; <UNDEFINED> instruction: 0xf7f74620
    b34c:			; <UNDEFINED> instruction: 0xf8c8e98e
    b350:	strtmi	r0, [r0], #-0
    b354:	strb	r6, [sl, r8, lsr #32]!
    b358:			; <UNDEFINED> instruction: 0x46204639
    b35c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    b360:	andeq	pc, r0, r8, asr #17
    b364:	strtpl	r1, [r1], -r6, lsr #16
    b368:			; <UNDEFINED> instruction: 0x4638b131
    b36c:	bl	fe749350 <__assert_fail@plt+0xfe74655c>
    b370:	eorvs	fp, ip, r0, lsl r9
    b374:	ldrb	r2, [sl, r0, lsl #8]
    b378:	ldrb	r6, [r8, lr, lsr #32]
    b37c:	b	1349360 <__assert_fail@plt+0x134656c>
    b380:	andeq	r7, r1, r8, asr #20
    b384:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b388:	andeq	r6, r0, r2, lsl r7
    b38c:	andeq	r7, r1, r6, asr #19
    b390:			; <UNDEFINED> instruction: 0x4604b510
    b394:	stmdacs	sl, {r0, sp, lr, pc}
    b398:	strtmi	sp, [r0], -r6
    b39c:	ldc	7, cr15, [r0], {247}	; 0xf7
    b3a0:	mvnsle	r1, r3, asr #24
    b3a4:	ldclt	0, cr2, [r0, #-4]
    b3a8:	ldclt	0, cr2, [r0, #-0]
    b3ac:	bmi	7383ec <__assert_fail@plt+0x7355f8>
    b3b0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    b3b4:	addlt	fp, r3, r0, ror r5
    b3b8:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    b3bc:	movwls	r6, #6171	; 0x181b
    b3c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b3c4:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    b3c8:	blmi	637850 <__assert_fail@plt+0x634a5c>
    b3cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b3d0:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    b3d4:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    b3d8:	strtmi	sl, [sl], -r8, lsl #22
    b3dc:	stmdavs	r0!, {r0, r8, sp}
    b3e0:			; <UNDEFINED> instruction: 0xf7f79300
    b3e4:	stmdavs	r1!, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    b3e8:			; <UNDEFINED> instruction: 0xf7f7200a
    b3ec:	bmi	4865ac <__assert_fail@plt+0x4837b8>
    b3f0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    b3f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b3f8:	subsmi	r9, sl, r1, lsl #22
    b3fc:	andlt	sp, r3, lr, lsl #2
    b400:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b404:	ldrbmi	fp, [r0, -r3]!
    b408:	strmi	r4, [r3], -r9, lsl #28
    b40c:	tstcs	r1, sl, lsl #20
    b410:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    b414:			; <UNDEFINED> instruction: 0xf7f76820
    b418:	ldrb	lr, [sp, r4, lsl #24]
    b41c:	ldmib	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b420:	andeq	r7, r1, r6, asr #18
    b424:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b428:	andeq	r7, r1, r2, lsr r9
    b42c:	andeq	r8, r1, r4, lsl #12
    b430:	ldrdeq	r0, [r0], -ip
    b434:	andeq	r7, r1, r6, lsl #18
    b438:	andeq	r4, r0, lr, asr #7
    b43c:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    b440:	ldcmi	0, cr11, [r3], {130}	; 0x82
    b444:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    b448:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    b44c:	blcs	1495a0 <__assert_fail@plt+0x1467ac>
    b450:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    b454:	stmdavs	r9, {r0, r4, sl, fp, lr}
    b458:			; <UNDEFINED> instruction: 0xf04f9101
    b45c:	movwls	r0, #256	; 0x100
    b460:	stmdbpl	r4, {r0, r8, sp}
    b464:			; <UNDEFINED> instruction: 0xf7f76820
    b468:	stmdavs	r1!, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
    b46c:			; <UNDEFINED> instruction: 0xf7f7200a
    b470:	bmi	306528 <__assert_fail@plt+0x303734>
    b474:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    b478:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b47c:	subsmi	r9, sl, r1, lsl #22
    b480:	andlt	sp, r2, r4, lsl #2
    b484:			; <UNDEFINED> instruction: 0x4010e8bd
    b488:	ldrbmi	fp, [r0, -r4]!
    b48c:	stmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b490:			; <UNDEFINED> instruction: 0x000178b0
    b494:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b498:	andeq	r7, r1, r6, lsr #17
    b49c:	ldrdeq	r0, [r0], -ip
    b4a0:	andeq	r7, r1, r2, lsl #17
    b4a4:	mvnsmi	lr, sp, lsr #18
    b4a8:	strmi	fp, [sp], -r4, lsl #1
    b4ac:			; <UNDEFINED> instruction: 0x46044616
    b4b0:			; <UNDEFINED> instruction: 0xf7f79003
    b4b4:	ldrcc	lr, [r0], #-2854	; 0xfffff4da
    b4b8:	orrpl	pc, r0, #1325400064	; 0x4f000000
    b4bc:	ldrmi	r2, [r9], -r0, lsl #14
    b4c0:	strmi	r2, [r0], r1, lsl #4
    b4c4:			; <UNDEFINED> instruction: 0xf8c84620
    b4c8:	strls	r7, [r1], -r0
    b4cc:			; <UNDEFINED> instruction: 0xf7f79500
    b4d0:			; <UNDEFINED> instruction: 0x1e03e95a
    b4d4:			; <UNDEFINED> instruction: 0xf5b3db0a
    b4d8:	svclt	0x00a25f80
    b4dc:			; <UNDEFINED> instruction: 0x2324463c
    b4e0:	andcc	pc, r0, r8, asr #17
    b4e4:	andlt	r4, r4, r0, lsr #12
    b4e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b4ec:	ldrdmi	pc, [r0], -r8
    b4f0:	tstcs	r6, #28, 18	; 0x70000
    b4f4:	andcc	pc, r0, r8, asr #17
    b4f8:			; <UNDEFINED> instruction: 0x463ce7f4
    b4fc:	svclt	0x0000e7f2
    b500:	stmiavs	r1, {r1, r6, fp, sp, lr}^
    b504:			; <UNDEFINED> instruction: 0x4614b530
    b508:	bicslt	fp, r1, r5, lsl #1
    b50c:			; <UNDEFINED> instruction: 0xf992b322
    b510:			; <UNDEFINED> instruction: 0xf1003000
    b514:	cfldrsmi	mvf0, [r2, #-64]	; 0xffffffc0
    b518:			; <UNDEFINED> instruction: 0xf44f2b2f
    b51c:	svclt	0x00085380
    b520:	strtmi	r3, [r0], -r1, lsl #4
    b524:	andne	lr, r1, #3358720	; 0x334000
    b528:			; <UNDEFINED> instruction: 0x4619447d
    b52c:	strls	r2, [r0, #-513]	; 0xfffffdff
    b530:	mcrr	7, 15, pc, lr, cr7	; <UNPREDICTABLE>
    b534:	svclt	0x00b82800
    b538:	blle	94540 <__assert_fail@plt+0x9174c>
    b53c:	svcpl	0x0080f5b0
    b540:	strtmi	sp, [r0], -r2, lsl #20
    b544:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    b548:	b	ff6c952c <__assert_fail@plt+0xff6c6738>
    b54c:			; <UNDEFINED> instruction: 0x23242400
    b550:	strtmi	r6, [r0], -r3
    b554:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    b558:	strtmi	r4, [r0], -ip, lsl #12
    b55c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    b560:	ldrdeq	r6, [r0], -r0
    b564:	addlt	fp, r4, r0, ror r5
    b568:	bmi	c5ee30 <__assert_fail@plt+0xc5c03c>
    b56c:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    b570:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    b574:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    b578:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    b57c:			; <UNDEFINED> instruction: 0xf04f9303
    b580:	mrslt	r0, SPSR_mon
    b584:	blmi	adde40 <__assert_fail@plt+0xadb04c>
    b588:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b58c:	blls	e55fc <__assert_fail@plt+0xe2808>
    b590:	qdaddle	r4, sl, r9
    b594:	ldcllt	0, cr11, [r0, #-16]!
    b598:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    b59c:	ldmib	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5a0:	strtmi	fp, [r2], -r0, lsl #3
    b5a4:			; <UNDEFINED> instruction: 0xf7f7a902
    b5a8:	bls	c5f68 <__assert_fail@plt+0xc3174>
    b5ac:			; <UNDEFINED> instruction: 0xb12a4604
    b5b0:	ldrmi	r4, [r0], -r4, lsr #18
    b5b4:			; <UNDEFINED> instruction: 0xf7f74479
    b5b8:	cmplt	r0, r4, lsr r8
    b5bc:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    b5c0:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    b5c4:	bmi	8541d4 <__assert_fail@plt+0x8513e0>
    b5c8:	andsvs	r4, r3, sl, ror r4
    b5cc:			; <UNDEFINED> instruction: 0xf64fe7da
    b5d0:	ldrshtvs	r7, [r4], -pc
    b5d4:	ldmda	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5d8:			; <UNDEFINED> instruction: 0xf7f74606
    b5dc:	addmi	lr, r6, #72, 18	; 0x120000
    b5e0:	mrcmi	0, 0, sp, cr11, cr7, {0}
    b5e4:	strvc	pc, [r0], #68	; 0x44
    b5e8:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    b5ec:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    b5f0:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    b5f4:	b	b495d8 <__assert_fail@plt+0xb467e4>
    b5f8:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    b5fc:	strls	r2, [r0], #-257	; 0xfffffeff
    b600:			; <UNDEFINED> instruction: 0x4603447a
    b604:			; <UNDEFINED> instruction: 0xf7f74628
    b608:	ldmdavs	r3!, {r2, r3, r8, r9, fp, sp, lr, pc}
    b60c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    b610:			; <UNDEFINED> instruction: 0xf7f7e7d9
    b614:	strmi	lr, [r6], -r2, lsr #21
    b618:	ldmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b61c:	svclt	0x00084286
    b620:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    b624:			; <UNDEFINED> instruction: 0xe7ced1dd
    b628:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b62c:	andeq	r8, r1, r2, ror #8
    b630:	andeq	r7, r1, r8, lsl #15
    b634:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b638:	andeq	r7, r1, r0, lsl #15
    b63c:	andeq	r7, r1, r0, ror r7
    b640:	andeq	r6, r0, r6, ror #8
    b644:	andeq	r4, r0, ip, lsr #23
    b648:	andeq	r8, r1, r2, lsl r4
    b64c:	andeq	r8, r1, r8, lsl #8
    b650:	andeq	r8, r1, r6, ror #7
    b654:	ldrdeq	r0, [r0], -ip
    b658:	andeq	r6, r0, r6, lsl r4
    b65c:	muleq	r0, r0, fp
    b660:	stmvs	r3, {r4, r8, ip, sp, pc}
    b664:	addvs	r3, r3, r1, lsl #6
    b668:	svclt	0x00004770
    b66c:	ldrblt	r6, [r0, #2051]!	; 0x803
    b670:	vmulmi.f64	d2, d0, d0
    b674:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    b678:	strmi	sp, [r5], -pc, lsr #20
    b67c:			; <UNDEFINED> instruction: 0xb129460c
    b680:			; <UNDEFINED> instruction: 0xf7f74608
    b684:	strmi	lr, [r4], -r4, asr #17
    b688:	eorle	r2, pc, r0, lsl #16
    b68c:			; <UNDEFINED> instruction: 0xf7f768e8
    b690:	blmi	685770 <__assert_fail@plt+0x68297c>
    b694:	ldrbtmi	r6, [fp], #-236	; 0xffffff14
    b698:			; <UNDEFINED> instruction: 0xf0106818
    b69c:	tstle	r1, r4
    b6a0:	ldcllt	0, cr11, [r0, #12]!
    b6a4:	ldmpl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    b6a8:	ldmdavs	pc, {r0, r2, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    b6ac:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6b0:	ldrbtmi	r4, [lr], #-2324	; 0xfffff6ec
    b6b4:	ldrbtmi	r4, [r9], #-2580	; 0xfffff5ec
    b6b8:	tstls	r1, r0, lsl #12
    b6bc:	tstcs	r1, sl, ror r4
    b6c0:	ldrtmi	r4, [r8], -r3, lsl #12
    b6c4:	b	feb496a8 <__assert_fail@plt+0xfeb468b4>
    b6c8:			; <UNDEFINED> instruction: 0x46284910
    b6cc:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    b6d0:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    b6d4:	andlt	r2, r3, r0
    b6d8:	blmi	37aea0 <__assert_fail@plt+0x3780ac>
    b6dc:	stmdbmi	sp, {r0, r2, r3, r5, r6, r9, sp}
    b6e0:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    b6e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b6e8:	bl	fe1496cc <__assert_fail@plt+0xfe1468d8>
    b6ec:	andeq	pc, fp, pc, rrx
    b6f0:	svclt	0x0000e7d6
    b6f4:	andeq	r7, r1, r2, lsl #13
    b6f8:	andeq	r8, r1, sl, lsr r3
    b6fc:	ldrdeq	r0, [r0], -ip
    b700:	andeq	r6, r0, lr, asr r3
    b704:	andeq	r6, r0, lr, ror r3
    b708:	andeq	r4, r0, ip, lsr #4
    b70c:	andeq	r6, r0, sl, ror #6
    b710:	andeq	r6, r0, sl, ror #8
    b714:	andeq	r6, r0, r4, lsr r3
    b718:	andeq	r6, r0, lr, lsr r3
    b71c:	stmiavs	r0, {r8, ip, sp, pc}^
    b720:	svclt	0x00004770
    b724:			; <UNDEFINED> instruction: 0x4605b5f0
    b728:	addlt	r4, r3, sp, lsl lr
    b72c:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
    b730:	strmi	fp, [r8], -r1, lsr #2
    b734:	stmda	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b738:	cmnlt	r0, #4, 12	; 0x400000
    b73c:	stmdacs	r0, {r3, r5, fp, sp, lr}
    b740:			; <UNDEFINED> instruction: 0xf7f7db04
    b744:			; <UNDEFINED> instruction: 0xf04feb34
    b748:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    b74c:			; <UNDEFINED> instruction: 0xf7f66868
    b750:	blmi	5476b0 <__assert_fail@plt+0x5448bc>
    b754:	ldrbtmi	r6, [fp], #-108	; 0xffffff94
    b758:			; <UNDEFINED> instruction: 0xf0106818
    b75c:	tstle	r1, r4
    b760:	ldcllt	0, cr11, [r0, #12]!
    b764:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    b768:	ldmdavs	pc, {r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
    b76c:	ldmdb	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b770:	ldrbtmi	r4, [lr], #-2319	; 0xfffff6f1
    b774:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    b778:	tstls	r1, r0, lsl #12
    b77c:	tstcs	r1, sl, ror r4
    b780:	ldrtmi	r4, [r8], -r3, lsl #12
    b784:	b	1349768 <__assert_fail@plt+0x1346974>
    b788:	strtmi	r4, [r8], -fp, lsl #18
    b78c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    b790:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    b794:	andlt	r2, r3, r0
    b798:			; <UNDEFINED> instruction: 0xf06fbdf0
    b79c:	ldrb	r0, [pc, fp]
    b7a0:	andeq	r7, r1, sl, asr #11
    b7a4:	andeq	r8, r1, sl, ror r2
    b7a8:	ldrdeq	r0, [r0], -ip
    b7ac:	muleq	r0, lr, r2
    b7b0:			; <UNDEFINED> instruction: 0x000062be
    b7b4:	andeq	r4, r0, ip, ror #2
    b7b8:			; <UNDEFINED> instruction: 0x000062be
    b7bc:	stmdavs	r0, {r8, ip, sp, pc}^
    b7c0:	svclt	0x00004770
    b7c4:	ldrblt	r4, [r0, #-2838]!	; 0xfffff4ea
    b7c8:			; <UNDEFINED> instruction: 0x4604447b
    b7cc:	ldreq	pc, [r0, #-577]	; 0xfffffdbf
    b7d0:	vtst.8	d22, d1, d8
    b7d4:	cmnpl	r1, r4, lsl r3
    b7d8:	rscpl	fp, r2, r2, lsl #1
    b7dc:	blmi	44d4ec <__assert_fail@plt+0x44a6f8>
    b7e0:	strle	r4, [r2], #-1147	; 0xfffffb85
    b7e4:	andlt	r2, r2, r0
    b7e8:	bmi	3fadb0 <__assert_fail@plt+0x3f7fbc>
    b7ec:	ldmpl	fp, {r0, r1, r2, r3, r8, sl, fp, lr}
    b7f0:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    b7f4:	stmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7f8:	bmi	39dc34 <__assert_fail@plt+0x39ae40>
    b7fc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    b800:	tstls	r1, sl, ror r4
    b804:	strmi	r2, [r3], -r1, lsl #2
    b808:			; <UNDEFINED> instruction: 0xf7f74630
    b80c:	stmdbmi	sl, {r1, r3, r9, fp, sp, lr, pc}
    b810:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    b814:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
    b818:	andlt	r2, r2, r0
    b81c:	svclt	0x0000bd70
    b820:	andeq	r8, r1, r8, lsl #4
    b824:	andeq	r7, r1, r8, lsl r5
    b828:	ldrdeq	r0, [r0], -ip
    b82c:	andeq	r6, r0, r0, lsr #4
    b830:	andeq	r6, r0, r8, lsr r2
    b834:	andeq	r4, r0, r8, ror #1
    b838:	andeq	r6, r0, sl, asr #4
    b83c:	vand	d27, d1, d0
    b840:	stmiapl	r0, {r4, r8, r9}^
    b844:	svclt	0x00004770
    b848:	vmax.s8	d20, d1, d2
    b84c:	andcs	r0, r0, r8, lsl r3
    b850:			; <UNDEFINED> instruction: 0x477050d1
    b854:	strdlt	fp, [r3], r0
    b858:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    b85c:	suble	r2, r4, r0, lsl #16
    b860:	strmi	r6, [r4], -r3, asr #16
    b864:	eorsle	r2, r6, r0, lsl #22
    b868:	blcs	2587c <__assert_fail@plt+0x22a88>
    b86c:	ldrmi	sp, [r8], -r2, lsl #22
    b870:	ldcllt	0, cr11, [r0, #12]!
    b874:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    b878:	teqlt	r8, #6291456	; 0x600000
    b87c:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    b880:	smmlaeq	fp, fp, r8, r6
    b884:	ldrtmi	sp, [r0], -r9, lsl #8
    b888:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    b88c:	ldmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b890:	eorvs	r4, r0, r3, lsl #12
    b894:	andlt	r4, r3, r8, lsl r6
    b898:	blmi	6fb060 <__assert_fail@plt+0x6f826c>
    b89c:	ldcmi	8, cr5, [fp, #-940]	; 0xfffffc54
    b8a0:			; <UNDEFINED> instruction: 0xf7f7681f
    b8a4:	ldmdbmi	sl, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
    b8a8:	bmi	69caa4 <__assert_fail@plt+0x699cb0>
    b8ac:	strls	r4, [r0, #-1145]	; 0xfffffb87
    b8b0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    b8b4:	strmi	r2, [r3], -r1, lsl #2
    b8b8:			; <UNDEFINED> instruction: 0xf7f74638
    b8bc:	ldmdbmi	r6, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    b8c0:			; <UNDEFINED> instruction: 0x46204632
    b8c4:			; <UNDEFINED> instruction: 0xf7ff4479
    b8c8:			; <UNDEFINED> instruction: 0xe7dcfd71
    b8cc:	ldmdb	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b8d0:	subsmi	r6, fp, #196608	; 0x30000
    b8d4:	blmi	485808 <__assert_fail@plt+0x482a14>
    b8d8:	ldmdbmi	r1, {r0, r3, r6, r7, r9, sp}
    b8dc:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
    b8e0:	tstcc	r4, #2030043136	; 0x79000000
    b8e4:			; <UNDEFINED> instruction: 0xf7f74478
    b8e8:	blmi	406308 <__assert_fail@plt+0x403514>
    b8ec:	stmdbmi	pc, {r3, r6, r7, r9, sp}	; <UNPREDICTABLE>
    b8f0:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    b8f4:	tstcc	r4, #2030043136	; 0x79000000
    b8f8:			; <UNDEFINED> instruction: 0xf7f74478
    b8fc:	svclt	0x0000ea7c
    b900:	muleq	r1, lr, r4
    b904:	andeq	r8, r1, r2, asr r1
    b908:	ldrdeq	r0, [r0], -ip
    b90c:	andeq	r6, r0, r8, ror #2
    b910:	andeq	r6, r0, r8, lsl #3
    b914:	andeq	r4, r0, r6, lsr r0
    b918:			; <UNDEFINED> instruction: 0x000061bc
    b91c:	andeq	r6, r0, lr, ror #4
    b920:	andeq	r6, r0, r8, lsr r1
    b924:	andeq	r6, r0, ip, lsl #3
    b928:	andeq	r6, r0, sl, asr r2
    b92c:	andeq	r6, r0, r4, lsr #2
    b930:	andeq	r6, r0, r4, ror r1
    b934:	ldrblt	r4, [r0, #-2844]!	; 0xfffff4e4
    b938:	addlt	r4, r2, fp, ror r4
    b93c:	strmi	fp, [r4], -r8, asr #6
    b940:	stmdacs	r0, {fp, sp, lr}
    b944:	bmi	682570 <__assert_fail@plt+0x67f77c>
    b948:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    b94c:	strle	r0, [r6], #-1874	; 0xfffff8ae
    b950:	b	b49934 <__assert_fail@plt+0xb46b40>
    b954:	mvnscc	pc, #79	; 0x4f
    b958:	andlt	r6, r2, r3, lsr #32
    b95c:	bmi	53af24 <__assert_fail@plt+0x538130>
    b960:	ldmpl	fp, {r2, r4, r8, sl, fp, lr}
    b964:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    b968:	ldmda	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b96c:	bmi	4dddbc <__assert_fail@plt+0x4dafc8>
    b970:	strls	r4, [r0, #-1145]	; 0xfffffb87
    b974:	tstls	r1, sl, ror r4
    b978:	strmi	r2, [r3], -r1, lsl #2
    b97c:			; <UNDEFINED> instruction: 0xf7f74630
    b980:	stmdbmi	pc, {r4, r6, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    b984:	stmdavs	r2!, {r5, r9, sl, lr}^
    b988:			; <UNDEFINED> instruction: 0xf7ff4479
    b98c:	stmdavs	r0!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    b990:	blmi	345910 <__assert_fail@plt+0x342b1c>
    b994:	stmdbmi	ip, {r1, r3, r4, r6, r7, r9, sp}
    b998:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    b99c:			; <UNDEFINED> instruction: 0x33284479
    b9a0:			; <UNDEFINED> instruction: 0xf7f74478
    b9a4:	svclt	0x0000ea28
    b9a8:	andeq	r7, r1, r0, asr #7
    b9ac:	andeq	r8, r1, r8, lsl #1
    b9b0:	ldrdeq	r0, [r0], -ip
    b9b4:	andeq	r6, r0, ip, lsr #1
    b9b8:	andeq	r6, r0, r4, asr #1
    b9bc:	andeq	r3, r0, r4, ror pc
    b9c0:	andeq	r6, r0, ip, lsl #2
    b9c4:			; <UNDEFINED> instruction: 0x000061b2
    b9c8:	andeq	r6, r0, ip, ror r0
    b9cc:	andeq	r6, r0, ip, asr #1
    b9d0:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    b9d4:	stmvs	r3, {r4, r5, r8, r9, ip, sp, pc}
    b9d8:	blcc	78fa0 <__assert_fail@plt+0x761ac>
    b9dc:	addlt	r2, r2, r0, lsl #22
    b9e0:	addvs	r4, r3, r4, lsl #12
    b9e4:	andlt	sp, r2, r1, lsl #26
    b9e8:	blmi	73afb0 <__assert_fail@plt+0x7381bc>
    b9ec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    b9f0:	ldrle	r0, [r8], #-1883	; 0xfffff8a5
    b9f4:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
    b9f8:			; <UNDEFINED> instruction: 0xb12358e3
    b9fc:	tsteq	r4, #268435460	; 0x10000004	; <UNPREDICTABLE>
    ba00:	stmiapl	r3!, {r5, r9, sl, lr}^
    ba04:			; <UNDEFINED> instruction: 0x46204798
    ba08:			; <UNDEFINED> instruction: 0xff94f7ff
    ba0c:			; <UNDEFINED> instruction: 0xf7f66860
    ba10:	stmiavs	r0!, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    ba14:	mrc	7, 3, APSR_nzcv, cr2, cr6, {7}
    ba18:	andlt	r4, r2, r0, lsr #12
    ba1c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ba20:	mcrlt	7, 3, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    ba24:	blmi	39d7ec <__assert_fail@plt+0x39a9f8>
    ba28:	ldmpl	r3, {r1, r2, r3, r8, sl, fp, lr}^
    ba2c:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    ba30:	stmda	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ba34:	bmi	35de6c <__assert_fail@plt+0x35b078>
    ba38:	strls	r4, [r0, #-1145]	; 0xfffffb87
    ba3c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    ba40:	strmi	r2, [r3], -r1, lsl #2
    ba44:			; <UNDEFINED> instruction: 0xf7f74630
    ba48:	stmdbmi	r9, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    ba4c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ba50:	stc2	7, cr15, [ip], #1020	; 0x3fc
    ba54:	svclt	0x0000e7ce
    ba58:	andeq	r7, r1, r6, lsr #6
    ba5c:	andeq	r7, r1, r4, ror #31
    ba60:	ldrdeq	r0, [r0], -ip
    ba64:	andeq	r5, r0, r4, ror #31
    ba68:	strdeq	r5, [r0], -ip
    ba6c:	andeq	r3, r0, sl, lsr #29
    ba70:	andeq	r5, r0, r6, asr lr
    ba74:	vshl.s8	d27, d15, d1
    ba78:	bmi	a8bef0 <__assert_fail@plt+0xa890fc>
    ba7c:	blmi	a93a88 <__assert_fail@plt+0xa90c94>
    ba80:	ldrblt	r4, [r0, #1146]!	; 0x47a
    ba84:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    ba88:	ldmdavs	fp, {r1, r3, r8, sl, fp, ip, pc}
    ba8c:			; <UNDEFINED> instruction: 0xf04f9303
    ba90:			; <UNDEFINED> instruction: 0xf7f60300
    ba94:	blmi	987124 <__assert_fail@plt+0x984330>
    ba98:			; <UNDEFINED> instruction: 0x4604447b
    ba9c:	bmi	938124 <__assert_fail@plt+0x935330>
    baa0:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    baa4:	ldrle	r0, [sp], #-1874	; 0xfffff8ae
    baa8:			; <UNDEFINED> instruction: 0xf04f2101
    baac:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    bab0:	cmplt	sp, r3, lsr #32
    bab4:	fstmdbxne	r0!, {d10-d14}	;@ Deprecated
    bab8:	movwls	r4, #9770	; 0x262a
    babc:	stmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bac0:	blle	9d5ac8 <__assert_fail@plt+0x9d2cd4>
    bac4:			; <UNDEFINED> instruction: 0xb32b6863
    bac8:	blmi	5de338 <__assert_fail@plt+0x5db544>
    bacc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bad0:	blls	e5b40 <__assert_fail@plt+0xe2d4c>
    bad4:	qsuble	r4, sl, r2
    bad8:	andlt	r4, r5, r0, lsr #12
    badc:	ldrhtmi	lr, [r0], #141	; 0x8d
    bae0:	ldrbmi	fp, [r0, -r4]!
    bae4:			; <UNDEFINED> instruction: 0x4e154a14
    bae8:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    baec:			; <UNDEFINED> instruction: 0xf7f6681f
    baf0:	ldmdbmi	r3, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    baf4:	ldrbtmi	r4, [r9], #-2579	; 0xfffff5ed
    baf8:	tstls	r1, r0, lsl #12
    bafc:	tstcs	r1, sl, ror r4
    bb00:	ldrtmi	r4, [r8], -r3, lsl #12
    bb04:	stm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bb08:	strtmi	r4, [r0], -pc, lsl #18
    bb0c:			; <UNDEFINED> instruction: 0xf7ff4479
    bb10:	strb	pc, [r9, sp, asr #24]	; <UNPREDICTABLE>
    bb14:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    bb18:			; <UNDEFINED> instruction: 0xff5af7ff
    bb1c:			; <UNDEFINED> instruction: 0xf7f6e7d4
    bb20:	svclt	0x0000ee7c
    bb24:	andeq	r7, r1, r8, ror r2
    bb28:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bb2c:	andeq	r7, r1, r0, ror #4
    bb30:	andeq	r7, r1, r0, lsr pc
    bb34:	andeq	r7, r1, ip, lsr #4
    bb38:	ldrdeq	r0, [r0], -ip
    bb3c:	andeq	r5, r0, r6, lsr #30
    bb40:	andeq	r5, r0, lr, lsr pc
    bb44:	andeq	r3, r0, ip, ror #27
    bb48:			; <UNDEFINED> instruction: 0x00005cb4
    bb4c:	stmdavs	r0, {r4, r8, ip, sp, pc}
    bb50:	svceq	0x00c043c0
    bb54:	svclt	0x00004770
    bb58:	push	{r3, sl, ip, sp, pc}
    bb5c:			; <UNDEFINED> instruction: 0x461441f0
    bb60:	addlt	r4, r7, r6, lsr sl
    bb64:			; <UNDEFINED> instruction: 0x460f4b36
    bb68:			; <UNDEFINED> instruction: 0xf8dd447a
    bb6c:	ldmpl	r3, {r2, r4, r5, pc}^
    bb70:	movwls	r6, #22555	; 0x581b
    bb74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bb78:	svceq	0x0000f1b8
    bb7c:	stmdavs	r6, {r1, r2, r6, ip, lr, pc}^
    bb80:	strbmi	sl, [r1], -lr, lsl #20
    bb84:	andls	r4, r4, #5242880	; 0x500000
    bb88:	stc2	7, cr15, [ip], {255}	; 0xff
    bb8c:			; <UNDEFINED> instruction: 0xf996b126
    bb90:	blcs	bd7b98 <__assert_fail@plt+0xbd4da4>
    bb94:	strcc	fp, [r1], -r8, lsl #30
    bb98:			; <UNDEFINED> instruction: 0xf990b120
    bb9c:	blcs	bd7ba4 <__assert_fail@plt+0xbd4db0>
    bba0:	andcc	fp, r1, r8, lsl #30
    bba4:	ldrdgt	pc, [ip], -r5
    bba8:	svceq	0x0000f1bc
    bbac:	tstlt	r6, #40	; 0x28
    bbb0:	stfmid	f3, [r4, #-960]!	; 0xfffffc40
    bbb4:	mvnscc	pc, #79	; 0x4f
    bbb8:	andcs	r9, r1, #3
    bbbc:			; <UNDEFINED> instruction: 0x4621447d
    bbc0:			; <UNDEFINED> instruction: 0x96024638
    bbc4:	andgt	pc, r4, sp, asr #17
    bbc8:			; <UNDEFINED> instruction: 0xf7f79500
    bbcc:	adcmi	lr, r0, #32768	; 0x8000
    bbd0:	shasxmi	fp, r8, r8
    bbd4:	bmi	74047c <__assert_fail@plt+0x73d688>
    bbd8:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    bbdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bbe0:	subsmi	r9, sl, r5, lsl #22
    bbe4:	andlt	sp, r7, r7, lsr #2
    bbe8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    bbec:	ldrbmi	fp, [r0, -r1]!
    bbf0:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    bbf4:	mrcmi	7, 0, lr, cr6, cr13, {6}
    bbf8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    bbfc:	ubfx	sp, r9, #3, #24
    bc00:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    bc04:	mcrcs	4, 0, r4, cr0, cr12, {7}
    bc08:	ubfx	sp, r2, #3, #21
    bc0c:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    bc10:	rscle	r2, r0, r0, lsl #16
    bc14:	strmi	r3, [r1], -r1, lsl #24
    bc18:			; <UNDEFINED> instruction: 0x46224638
    bc1c:	svc	0x00bef7f6
    bc20:			; <UNDEFINED> instruction: 0xf8074638
    bc24:	ldrb	r8, [r6, r4]
    bc28:	svc	0x006af7f6
    bc2c:	strmi	r2, [r3], -r4, lsr #4
    bc30:	andsvs	r2, sl, r0
    bc34:			; <UNDEFINED> instruction: 0xf7f6e7cf
    bc38:	svclt	0x0000edf0
    bc3c:	muleq	r1, r0, r1
    bc40:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bc44:	andeq	r5, r0, ip, ror #29
    bc48:	andeq	r7, r1, lr, lsl r1
    bc4c:	andeq	r4, r0, r6, asr #21
    bc50:	andeq	r4, r0, r0, asr #21
    bc54:			; <UNDEFINED> instruction: 0x00004ab4
    bc58:	mvnsmi	lr, sp, lsr #18
    bc5c:	bmi	c5d4b8 <__assert_fail@plt+0xc5a6c4>
    bc60:	blmi	c77e80 <__assert_fail@plt+0xc7508c>
    bc64:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    bc68:	strmi	r9, [r7], -r3
    bc6c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    bc70:			; <UNDEFINED> instruction: 0xf04f9305
    bc74:			; <UNDEFINED> instruction: 0xf7ff0300
    bc78:	blmi	b4b434 <__assert_fail@plt+0xb48640>
    bc7c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    bc80:	andls	r4, r4, r4, lsl #12
    bc84:	bmi	ac28bc <__assert_fail@plt+0xabfac8>
    bc88:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    bc8c:	strtle	r0, [fp], #-1874	; 0xfffff8ae
    bc90:	movwcs	r4, #1568	; 0x620
    bc94:			; <UNDEFINED> instruction: 0x46294632
    bc98:	ldcl	7, cr15, [r4, #-984]	; 0xfffffc28
    bc9c:	ldmdblt	r8, {r2, r9, sl, lr}^
    bca0:	blmi	85e538 <__assert_fail@plt+0x85b744>
    bca4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bca8:	blls	165d18 <__assert_fail@plt+0x162f24>
    bcac:	teqle	r6, sl, asr r0
    bcb0:	andlt	r4, r6, r0, lsr #12
    bcb4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bcb8:	svc	0x0022f7f6
    bcbc:	blcs	a5cd0 <__assert_fail@plt+0xa2edc>
    bcc0:	vrhadd.s8	<illegal reg q14.5>, <illegal reg q8.5>, q15
    bcc4:	ldmpl	fp!, {r3, r4, r8, r9}^
    bcc8:	rscle	r2, r9, r0, lsl #22
    bccc:	ldrtmi	sl, [r8], -r4, lsl #20
    bcd0:	ldrmi	r4, [r8, r9, lsr #12]
    bcd4:	mvnle	r2, r0, lsl #16
    bcd8:	ldrtmi	r4, [r2], -r3, lsl #12
    bcdc:	strtmi	r9, [r9], -r4, lsl #16
    bce0:	ldc	7, cr15, [r0, #-984]!	; 0xfffffc28
    bce4:	ldrb	r4, [fp, r4, lsl #12]
    bce8:			; <UNDEFINED> instruction: 0x4c144a13
    bcec:	ldrbtmi	r5, [ip], #-2203	; 0xfffff765
    bcf0:	ldrdhi	pc, [r0], -r3
    bcf4:	mcr	7, 5, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    bcf8:	bmi	49e144 <__assert_fail@plt+0x49b350>
    bcfc:	strls	r4, [r0], #-1145	; 0xfffffb87
    bd00:	tstls	r1, sl, ror r4
    bd04:	strmi	r2, [r3], -r1, lsl #2
    bd08:			; <UNDEFINED> instruction: 0xf7f64640
    bd0c:	stmdbmi	lr, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    bd10:	ldrtmi	r4, [r8], -sl, lsr #12
    bd14:			; <UNDEFINED> instruction: 0xf7ff4479
    bd18:			; <UNDEFINED> instruction: 0x9c04fb49
    bd1c:			; <UNDEFINED> instruction: 0xf7f6e7b8
    bd20:	svclt	0x0000ed7c
    bd24:	muleq	r1, r2, r0
    bd28:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bd2c:	andeq	r7, r1, ip, ror r0
    bd30:	andeq	r7, r1, r8, asr #26
    bd34:	andeq	r7, r1, r4, asr r0
    bd38:	ldrdeq	r0, [r0], -ip
    bd3c:	andeq	r5, r0, r2, lsr #26
    bd40:	andeq	r5, r0, r8, lsr sp
    bd44:	andeq	r3, r0, r8, ror #23
    bd48:	andeq	r5, r0, r0, lsr #27
    bd4c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    bd50:	ldcmi	0, cr11, [r5], {131}	; 0x83
    bd54:	strmi	sl, [sp], -r6, lsl #20
    bd58:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    bd5c:	blcc	149eac <__assert_fail@plt+0x1470b8>
    bd60:	strmi	r5, [r4], -r1, ror #16
    bd64:	tstls	r1, r9, lsl #16
    bd68:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    bd6c:	andls	r4, r0, #26214400	; 0x1900000
    bd70:	blx	fe649d76 <__assert_fail@plt+0xfe646f82>
    bd74:	strmi	fp, [r2], -r8, lsl #3
    bd78:	strtmi	r4, [r0], -r9, lsr #12
    bd7c:			; <UNDEFINED> instruction: 0xff6cf7ff
    bd80:	blmi	29e5b4 <__assert_fail@plt+0x29b7c0>
    bd84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bd88:	blls	65df8 <__assert_fail@plt+0x63004>
    bd8c:	qaddle	r4, sl, r9
    bd90:	pop	{r0, r1, ip, sp, pc}
    bd94:	andlt	r4, r2, r0, lsr r0
    bd98:			; <UNDEFINED> instruction: 0xf7f64770
    bd9c:	stmdavs	r0, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    bda0:	strb	r4, [sp, r0, asr #4]!
    bda4:	ldc	7, cr15, [r8, #-984]!	; 0xfffffc28
    bda8:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    bdac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bdb0:	andeq	r6, r1, r4, ror pc
    bdb4:	mvnsmi	lr, #737280	; 0xb4000
    bdb8:	bmi	145d618 <__assert_fail@plt+0x145a824>
    bdbc:	blmi	1477fd8 <__assert_fail@plt+0x14751e4>
    bdc0:	svcmi	0x0051447a
    bdc4:	ldrbtmi	r5, [pc], #-2259	; bdcc <__assert_fail@plt+0x8fd8>
    bdc8:	movwls	r6, #14363	; 0x381b
    bdcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bdd0:			; <UNDEFINED> instruction: 0x4680b1f0
    bdd4:			; <UNDEFINED> instruction: 0xf7ff460d
    bdd8:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    bddc:	andls	r4, r2, r4, lsl #12
    bde0:	strtmi	sp, [sl], -sl, lsl #22
    bde4:			; <UNDEFINED> instruction: 0xf7f64631
    bde8:	cdpne	12, 0, cr14, cr4, cr2, {6}
    bdec:	blmi	1202ab8 <__assert_fail@plt+0x11ffcc4>
    bdf0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bdf4:	strbtle	r0, [r0], #-1883	; 0xfffff8a5
    bdf8:	blmi	109e714 <__assert_fail@plt+0x109b920>
    bdfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    be00:	blls	e5e70 <__assert_fail@plt+0xe307c>
    be04:	cmnle	r3, sl, asr r0
    be08:	andlt	r4, r5, r0, lsr #12
    be0c:	mvnshi	lr, #12386304	; 0xbd0000
    be10:			; <UNDEFINED> instruction: 0xf7f64630
    be14:	blmi	1007794 <__assert_fail@plt+0x10049a0>
    be18:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    be1c:			; <UNDEFINED> instruction: 0x46040759
    be20:	blmi	f815d0 <__assert_fail@plt+0xf7e7dc>
    be24:	ldmpl	fp!, {r0, r2, r3, r4, r5, r8, sl, fp, lr}^
    be28:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    be2c:	mrc	7, 0, APSR_nzcv, cr0, cr6, {7}
    be30:	bmi	f1e324 <__assert_fail@plt+0xf1b530>
    be34:	strls	r4, [r0, #-1145]	; 0xfffffb87
    be38:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    be3c:	strmi	r2, [r3], -r1, lsl #2
    be40:			; <UNDEFINED> instruction: 0xf7f64638
    be44:	ldmdami	r8!, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    be48:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    be4c:	blx	ffdc9e50 <__assert_fail@plt+0xffdc705c>
    be50:			; <UNDEFINED> instruction: 0xf7f6e7d2
    be54:	stmdavs	r3, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
    be58:	bicle	r2, r8, r2, lsl #22
    be5c:	tsteq	r8, #268435460	; 0x10000004	; <UNPREDICTABLE>
    be60:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    be64:	sbcle	r2, r2, r0, lsl #22
    be68:	ldrtmi	sl, [r1], -r2, lsl #20
    be6c:	ldrmi	r4, [r8, r0, asr #12]
    be70:			; <UNDEFINED> instruction: 0xd1bc2800
    be74:	stmdals	r2, {r1, r3, r5, r9, sl, lr}
    be78:			; <UNDEFINED> instruction: 0xf7f64631
    be7c:	blmi	b07064 <__assert_fail@plt+0xb04270>
    be80:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    be84:	pkhtbmi	r0, r1, sl, asr #14
    be88:	blmi	90136c <__assert_fail@plt+0x8fe578>
    be8c:	ldmpl	fp!, {r3, r5, r8, sl, fp, lr}^
    be90:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    be94:	ldcl	7, cr15, [ip, #984]	; 0x3d8
    be98:	bmi	9de338 <__assert_fail@plt+0x9db544>
    be9c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    bea0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    bea4:	strmi	r2, [r3], -r1, lsl #2
    bea8:			; <UNDEFINED> instruction: 0xf7f64638
    beac:	strbmi	lr, [ip, #-3770]	; 0xfffff146
    beb0:	blmi	8bff38 <__assert_fail@plt+0x8bd144>
    beb4:	ldrbtmi	r4, [fp], #-1612	; 0xfffff9b4
    beb8:	blmi	603f0c <__assert_fail@plt+0x601118>
    bebc:	ldmpl	fp!, {r5, r8, sl, fp, lr}^
    bec0:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    bec4:	stcl	7, cr15, [r4, #984]	; 0x3d8
    bec8:	bmi	7de348 <__assert_fail@plt+0x7db554>
    becc:	strls	r4, [r0, #-1145]	; 0xfffffb87
    bed0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    bed4:	strmi	r2, [r3], -r1, lsl #2
    bed8:			; <UNDEFINED> instruction: 0xf7f64638
    bedc:	blmi	70796c <__assert_fail@plt+0x704b78>
    bee0:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    bee4:			; <UNDEFINED> instruction: 0x46404632
    bee8:			; <UNDEFINED> instruction: 0xf7ff4479
    beec:			; <UNDEFINED> instruction: 0xe783fa5f
    bef0:	ldc	7, cr15, [r2], {246}	; 0xf6
    bef4:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    bef8:			; <UNDEFINED> instruction: 0x4604e7f3
    befc:	svclt	0x0000e77c
    bf00:	andeq	r6, r1, r8, lsr pc
    bf04:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bf08:	andeq	r6, r1, r2, lsr pc
    bf0c:	andeq	r7, r1, r0, ror #23
    bf10:	strdeq	r6, [r1], -ip
    bf14:			; <UNDEFINED> instruction: 0x00017bb8
    bf18:	ldrdeq	r0, [r0], -ip
    bf1c:	andeq	r5, r0, r8, ror #23
    bf20:	andeq	r5, r0, r0, lsl #24
    bf24:	andeq	r3, r0, lr, lsr #21
    bf28:	andeq	r5, r0, sl, lsl #25
    bf2c:	andeq	r7, r1, r0, asr fp
    bf30:	andeq	r5, r0, r0, lsl #23
    bf34:	muleq	r0, r8, fp
    bf38:	andeq	r3, r0, r6, asr #20
    bf3c:	andeq	r5, r0, lr, lsl #24
    bf40:	andeq	r5, r0, r0, asr fp
    bf44:	andeq	r5, r0, r8, ror #22
    bf48:	andeq	r3, r0, r6, lsl sl
    bf4c:	ldrdeq	r4, [r0], -r8
    bf50:	andeq	r5, r0, r8, lsl #24
    bf54:	andeq	r4, r0, r2, asr #15
    bf58:			; <UNDEFINED> instruction: 0x4614b538
    bf5c:	ldrmi	r4, [sl], -sp, lsl #12
    bf60:	strmi	r4, [r4], -r1, lsr #12
    bf64:	blx	fe7c9f68 <__assert_fail@plt+0xfe7c7174>
    bf68:			; <UNDEFINED> instruction: 0x4602b130
    bf6c:	strtmi	r4, [r0], -r9, lsr #12
    bf70:	ldrhtmi	lr, [r8], -sp
    bf74:	svclt	0x001ef7ff
    bf78:	stcl	7, cr15, [r2, #984]	; 0x3d8
    bf7c:	submi	r6, r0, #0, 16
    bf80:	svclt	0x0000bd38
    bf84:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    bf88:	ldrbtmi	fp, [ip], #1036	; 0x40c
    bf8c:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    bf90:			; <UNDEFINED> instruction: 0xf85cb083
    bf94:	blge	113fa4 <__assert_fail@plt+0x1111b0>
    bf98:	andls	r6, r1, #1179648	; 0x120000
    bf9c:	andeq	pc, r0, #79	; 0x4f
    bfa0:	blcs	14a0f4 <__assert_fail@plt+0x147300>
    bfa4:			; <UNDEFINED> instruction: 0xf7ff9300
    bfa8:	bmi	28bf0c <__assert_fail@plt+0x289118>
    bfac:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    bfb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bfb4:	subsmi	r9, sl, r1, lsl #22
    bfb8:	andlt	sp, r3, r4, lsl #2
    bfbc:	bl	14a138 <__assert_fail@plt+0x147344>
    bfc0:	ldrbmi	fp, [r0, -r2]!
    bfc4:	stc	7, cr15, [r8], #-984	; 0xfffffc28
    bfc8:	andeq	r6, r1, lr, ror #26
    bfcc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bfd0:	andeq	r6, r1, sl, asr #26
    bfd4:	mvnsmi	lr, sp, lsr #18
    bfd8:	bicslt	r4, r9, ip, lsl #12
    bfdc:	mulcc	r0, r1, r9
    bfe0:	vmax.s8	d20, d0, d14
    bfe4:	tstcs	r0, r1, lsl #24
    bfe8:	stmdami	r2, {r6, r9, ip, sp, lr, pc}
    bfec:	strcs	pc, [r1, -r0, asr #4]
    bff0:	cdpcs	2, 0, cr15, cr2, cr0, {2}
    bff4:	blcs	1cb85c8 <__assert_fail@plt+0x1cb57d4>
    bff8:	svcpl	0x0001f916
    bffc:	blcs	1e0006c <__assert_fail@plt+0x1dfd278>
    c000:	blcs	188004c <__assert_fail@plt+0x187d258>
    c004:	blcs	198007c <__assert_fail@plt+0x197d288>
    c008:	svclt	0x0008462b
    c00c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    c010:	mvnsle	r2, r0, lsl #22
    c014:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    c018:	blle	656020 <__assert_fail@plt+0x65322c>
    c01c:	pop	{r0, r5, r9, sl, lr}
    c020:			; <UNDEFINED> instruction: 0xf7f641f0
    c024:	vstmdbcs	fp!, {s22-s224}
    c028:	svclt	0x000c462b
    c02c:	tsteq	lr, r1, asr #20
    c030:			; <UNDEFINED> instruction: 0xe7ed4339
    c034:	strtmi	r2, [fp], -fp, lsr #26
    c038:			; <UNDEFINED> instruction: 0xf041bf08
    c03c:	strb	r0, [r7, r2, lsl #2]!
    c040:	strtmi	r2, [fp], -fp, lsr #26
    c044:	b	107bc7c <__assert_fail@plt+0x1078e88>
    c048:	b	104c470 <__assert_fail@plt+0x104967c>
    c04c:	ldrb	r0, [pc, ip, lsl #2]
    c050:	ldmfd	sp!, {sp}
    c054:	svclt	0x000081f0
    c058:			; <UNDEFINED> instruction: 0x4614b538
    c05c:	ldrmi	r4, [sl], -sp, lsl #12
    c060:	strmi	r4, [r4], -r1, lsr #12
    c064:	blx	7ca068 <__assert_fail@plt+0x7c7274>
    c068:			; <UNDEFINED> instruction: 0x4602b130
    c06c:	strtmi	r4, [r0], -r9, lsr #12
    c070:	ldrhtmi	lr, [r8], -sp
    c074:	svclt	0x00aef7ff
    c078:	svclt	0x0000bd38
    c07c:	ldrbmi	lr, [r0, sp, lsr #18]!
    c080:	ldmdbmi	sl!, {r1, r2, r3, r9, sl, lr}
    c084:	stmiaeq	r2, {r1, r6, r7, r8, r9, fp, sp, lr, pc}^
    c088:	bmi	e5d8e4 <__assert_fail@plt+0xe5aaf0>
    c08c:	addlt	r4, r2, r9, ror r4
    c090:			; <UNDEFINED> instruction: 0xf1084699
    c094:	stmpl	sl, {r0, r1, r2, r8, r9}
    c098:	ldmdbmi	r6!, {r8, r9, sl, fp, sp, pc}
    c09c:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    c0a0:	rsbsvs	r6, sl, r2, lsl r8
    c0a4:	andeq	pc, r0, #79	; 0x4f
    c0a8:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    c0ac:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    c0b0:	ldmib	r7, {r1, r4, r5, sp, lr}^
    c0b4:			; <UNDEFINED> instruction: 0xf7ff230a
    c0b8:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c0bc:	strmi	sp, [r4], -fp, asr #32
    c0c0:	strbmi	r4, [r1], -r2, lsl #12
    c0c4:	strbtmi	r4, [sl], r8, ror #12
    c0c8:	bl	94a0a8 <__assert_fail@plt+0x9472b4>
    c0cc:	eorsle	r2, r5, r0, lsl #16
    c0d0:			; <UNDEFINED> instruction: 0xf7f64620
    c0d4:			; <UNDEFINED> instruction: 0x4650edb2
    c0d8:	ldcl	7, cr15, [sl], {246}	; 0xf6
    c0dc:	andcs	r4, r0, #59768832	; 0x3900000
    c0e0:			; <UNDEFINED> instruction: 0xf91a3801
    c0e4:	blcs	2980ec <__assert_fail@plt+0x2952f8>
    c0e8:	movwcs	fp, #3844	; 0xf04
    c0ec:	andcc	pc, r0, sl, lsl #16
    c0f0:			; <UNDEFINED> instruction: 0xf0024628
    c0f4:	strmi	pc, [r1], -sp, asr #27
    c0f8:	orrlt	r6, r8, #48	; 0x30
    c0fc:			; <UNDEFINED> instruction: 0x4650683a
    c100:	svceq	0x0000f1b9
    c104:			; <UNDEFINED> instruction: 0xf002d10f
    c108:	stmiblt	r8, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    c10c:	bmi	694114 <__assert_fail@plt+0x691320>
    c110:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    c114:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c118:	subsmi	r6, sl, fp, ror r8
    c11c:	strcc	sp, [r8, -r3, lsr #2]
    c120:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    c124:	movwcs	r8, #2032	; 0x7f0
    c128:			; <UNDEFINED> instruction: 0xffacf002
    c12c:	rscle	r2, sp, r0, lsl #16
    c130:			; <UNDEFINED> instruction: 0xf0026830
    c134:			; <UNDEFINED> instruction: 0xf06ffdc1
    c138:			; <UNDEFINED> instruction: 0xe7e80015
    c13c:	stcl	7, cr15, [r0], #984	; 0x3d8
    c140:	ldrdhi	pc, [r0], -r0
    c144:			; <UNDEFINED> instruction: 0xf7f64620
    c148:			; <UNDEFINED> instruction: 0xf1c8ed78
    c14c:			; <UNDEFINED> instruction: 0xf1b80000
    c150:	bicsle	r0, ip, r0, lsl #30
    c154:			; <UNDEFINED> instruction: 0xf7f6e7bf
    c158:	stmdavs	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    c15c:	ldrb	r4, [r6, r0, asr #4]
    c160:	andeq	pc, fp, pc, rrx
    c164:			; <UNDEFINED> instruction: 0xf7f6e7d3
    c168:	svclt	0x0000eb58
    c16c:	andeq	r6, r1, ip, ror #24
    c170:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c174:	andeq	r3, r0, r2, lsr #19
    c178:	andeq	r6, r1, r6, ror #23
    c17c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    c180:	ldrbtmi	fp, [ip], #1036	; 0x40c
    c184:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    c188:			; <UNDEFINED> instruction: 0xf85cb083
    c18c:	blge	11419c <__assert_fail@plt+0x1113a8>
    c190:	andls	r6, r1, #1179648	; 0x120000
    c194:	andeq	pc, r0, #79	; 0x4f
    c198:	blcs	14a2ec <__assert_fail@plt+0x1474f8>
    c19c:			; <UNDEFINED> instruction: 0xf7ff9300
    c1a0:	bmi	28bf14 <__assert_fail@plt+0x289120>
    c1a4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c1a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c1ac:	subsmi	r9, sl, r1, lsl #22
    c1b0:	andlt	sp, r3, r4, lsl #2
    c1b4:	bl	14a330 <__assert_fail@plt+0x14753c>
    c1b8:	ldrbmi	fp, [r0, -r2]!
    c1bc:	bl	b4a19c <__assert_fail@plt+0xb473a8>
    c1c0:	andeq	r6, r1, r6, ror fp
    c1c4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c1c8:	andeq	r6, r1, r2, asr fp
    c1cc:	ldrblt	r4, [r0, #2856]!	; 0xb28
    c1d0:	addlt	r4, r3, fp, ror r4
    c1d4:	orrslt	r4, r1, ip, lsl #12
    c1d8:	vst1.8	{d20-d22}, [pc], sl
    c1dc:			; <UNDEFINED> instruction: 0xf7ff2100
    c1e0:	strmi	pc, [r5], -r9, ror #27
    c1e4:	blle	7575ec <__assert_fail@plt+0x7547f8>
    c1e8:			; <UNDEFINED> instruction: 0xf7f64628
    c1ec:	strmi	lr, [r6], -r6, lsl #27
    c1f0:	eorsle	r2, r8, r0, lsl #16
    c1f4:	eorsle	r2, r1, r0, lsl #24
    c1f8:	andlt	r4, r3, r0, lsr r6
    c1fc:	stmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    c200:	cmnlt	sl, r5, lsl #12
    c204:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    c208:	smmlaeq	r2, r2, r8, r6
    c20c:	strtmi	sp, [r8], -lr, lsl #8
    c210:	blx	84a216 <__assert_fail@plt+0x847422>
    c214:	blle	15621c <__assert_fail@plt+0x153428>
    c218:			; <UNDEFINED> instruction: 0xf0022103
    c21c:	strmi	pc, [r5], -r5, lsl #25
    c220:	ble	ff857628 <__assert_fail@plt+0xff854834>
    c224:	ldrtmi	r2, [r0], -r0, lsl #12
    c228:	ldcllt	0, cr11, [r0, #12]!
    c22c:			; <UNDEFINED> instruction: 0x4e134a12
    c230:	ldrbtmi	r5, [lr], #-2203	; 0xfffff765
    c234:			; <UNDEFINED> instruction: 0xf7f6681f
    c238:	ldmdbmi	r1, {r2, r3, sl, fp, sp, lr, pc}
    c23c:	ldrbtmi	r4, [r9], #-2577	; 0xfffff5ef
    c240:	tstls	r1, r0, lsl #12
    c244:	tstcs	r1, sl, ror r4
    c248:	ldrtmi	r4, [r8], -r3, lsl #12
    c24c:	stcl	7, cr15, [r8], #984	; 0x3d8
    c250:	strtmi	r4, [r8], -sp, lsl #18
    c254:			; <UNDEFINED> instruction: 0xf7ff4479
    c258:	ldrb	pc, [r8, r9, lsr #17]	; <UNPREDICTABLE>
    c25c:	stmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c260:	andlt	r4, r3, r0, lsr r6
    c264:			; <UNDEFINED> instruction: 0x4628bdf0
    c268:	stc	7, cr15, [r0, #984]!	; 0x3d8
    c26c:	svclt	0x0000e7c4
    c270:	andeq	r6, r1, r8, lsr #22
    c274:	andeq	r7, r1, sl, asr #15
    c278:	ldrdeq	r0, [r0], -ip
    c27c:	ldrdeq	r5, [r0], -lr
    c280:	strdeq	r5, [r0], -r6
    c284:	andeq	r3, r0, r4, lsr #13
    c288:	andeq	r5, r0, ip, lsr #17
    c28c:			; <UNDEFINED> instruction: 0x4604b510
    c290:			; <UNDEFINED> instruction: 0xf908f7ff
    c294:	strmi	fp, [r1], -r8, lsr #2
    c298:	pop	{r5, r9, sl, lr}
    c29c:			; <UNDEFINED> instruction: 0xf7ff4010
    c2a0:	ldclt	15, cr11, [r0, #-596]	; 0xfffffdac
    c2a4:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    c2a8:	addlt	fp, r2, r0, lsl #10
    c2ac:	bge	deeec <__assert_fail@plt+0xdc0f8>
    c2b0:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    c2b4:	blne	14a404 <__assert_fail@plt+0x147610>
    c2b8:	movwls	r6, #6171	; 0x181b
    c2bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c2c0:			; <UNDEFINED> instruction: 0xf7ff9200
    c2c4:	bmi	28c258 <__assert_fail@plt+0x289464>
    c2c8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    c2cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c2d0:	subsmi	r9, sl, r1, lsl #22
    c2d4:	andlt	sp, r2, r4, lsl #2
    c2d8:	bl	14a454 <__assert_fail@plt+0x147660>
    c2dc:	ldrbmi	fp, [r0, -r3]!
    c2e0:	b	fe6ca2c0 <__assert_fail@plt+0xfe6c74cc>
    c2e4:	andeq	r6, r1, r8, asr #20
    c2e8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c2ec:	andeq	r6, r1, lr, lsr #20
    c2f0:			; <UNDEFINED> instruction: 0x460db570
    c2f4:	cmplt	fp, r6, lsl r6
    c2f8:			; <UNDEFINED> instruction: 0xf7ff461c
    c2fc:	vmlane.f32	s30, s7, s23
    c300:			; <UNDEFINED> instruction: 0x4633db13
    c304:	strtmi	r4, [r1], -sl, lsr #12
    c308:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c30c:	bllt	13ca2ec <__assert_fail@plt+0x13c74f8>
    c310:			; <UNDEFINED> instruction: 0xf8f6f7ff
    c314:	ldrtmi	fp, [r2], -r8, lsr #2
    c318:	pop	{r0, r3, r5, r9, sl, lr}
    c31c:			; <UNDEFINED> instruction: 0xf7f64070
    c320:			; <UNDEFINED> instruction: 0xf7f6bab1
    c324:	stmdavs	r3, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    c328:			; <UNDEFINED> instruction: 0x4618425b
    c32c:	svclt	0x0000bd70
    c330:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    c334:	addlt	r4, r3, sp, lsl #12
    c338:	blge	1de798 <__assert_fail@plt+0x1db9a4>
    c33c:	bmi	59db9c <__assert_fail@plt+0x59ada8>
    c340:			; <UNDEFINED> instruction: 0xf8534479
    c344:	stmpl	sl, {r2, r8, r9, fp, lr}
    c348:	strmi	r4, [r4], -r1, lsr #12
    c34c:	andls	r6, r1, #1179648	; 0x120000
    c350:	andeq	pc, r0, #79	; 0x4f
    c354:	movwls	r4, #1562	; 0x61a
    c358:			; <UNDEFINED> instruction: 0xf8a4f7ff
    c35c:			; <UNDEFINED> instruction: 0x4603b190
    c360:			; <UNDEFINED> instruction: 0x46294632
    c364:			; <UNDEFINED> instruction: 0xf7ff4620
    c368:	bmi	34c27c <__assert_fail@plt+0x349488>
    c36c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    c370:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c374:	subsmi	r9, sl, r1, lsl #22
    c378:	andlt	sp, r3, r9, lsl #2
    c37c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c380:	ldrbmi	fp, [r0, -r1]!
    c384:	bl	fef4a364 <__assert_fail@plt+0xfef47570>
    c388:	submi	r6, r0, #0, 16
    c38c:			; <UNDEFINED> instruction: 0xf7f6e7ed
    c390:	svclt	0x0000ea44
    c394:			; <UNDEFINED> instruction: 0x000169b8
    c398:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c39c:	andeq	r6, r1, sl, lsl #19
    c3a0:	svcmi	0x00f0e92d
    c3a4:	svcmi	0x004a461d
    c3a8:			; <UNDEFINED> instruction: 0x461a4614
    c3ac:	ldrbtmi	r4, [pc], #-2889	; c3b4 <__assert_fail@plt+0x95c0>
    c3b0:	strmi	fp, [lr], -r9, lsl #1
    c3b4:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    c3b8:			; <UNDEFINED> instruction: 0xf8df58fb
    c3bc:	ldmdavs	fp, {r2, r3, r4, r8, ip, pc}
    c3c0:			; <UNDEFINED> instruction: 0xf04f9307
    c3c4:			; <UNDEFINED> instruction: 0xf7ff0300
    c3c8:	ldrbtmi	pc, [r9], #3317	; 0xcf5	; <UNPREDICTABLE>
    c3cc:			; <UNDEFINED> instruction: 0xf7f64607
    c3d0:	svccs	0x0000eb98
    c3d4:	stmdavs	r5, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    c3d8:	svclt	0x00b84680
    c3dc:	blle	f1cd98 <__assert_fail@plt+0xf19fa4>
    c3e0:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    c3e4:	smmlaeq	fp, fp, r8, r6
    c3e8:	strtmi	sp, [r2], -r3, asr #8
    c3ec:	ldrtmi	r2, [r0], -r0, lsl #2
    c3f0:	bl	ff04a3d0 <__assert_fail@plt+0xff0475dc>
    c3f4:	rsble	r2, r4, r0, lsl #24
    c3f8:	vrshl.s8	d18, d0, d11
    c3fc:			; <UNDEFINED> instruction: 0xf6c02b80
    c400:	strtmi	r6, [r9], r6, ror #23
    c404:	movwls	sl, #15109	; 0x3b05
    c408:	ldrtmi	r4, [r1], -r2, lsr #12
    c40c:			; <UNDEFINED> instruction: 0xf7f64638
    c410:	stmdacs	r0, {r1, r3, r6, r8, fp, sp, lr, pc}
    c414:	bne	94384c <__assert_fail@plt+0x940a58>
    c418:	strmi	r4, [r5], #-1030	; 0xfffffbfa
    c41c:	strtmi	sp, [r2], -lr, asr #32
    c420:			; <UNDEFINED> instruction: 0x46384631
    c424:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c428:	ldmdb	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c42c:	ldclle	8, cr2, [r2]
    c430:	ldrdge	pc, [r0], -r8
    c434:			; <UNDEFINED> instruction: 0xf1bad008
    c438:	svclt	0x00180f04
    c43c:	svceq	0x000bf1ba
    c440:			; <UNDEFINED> instruction: 0xf1b9d102
    c444:	ldcle	15, cr0, [r0, #-16]!
    c448:	svclt	0x00082d00
    c44c:	ldrbcc	pc, [pc, #79]!	; c4a3 <__assert_fail@plt+0x96af>	; <UNPREDICTABLE>
    c450:			; <UNDEFINED> instruction: 0xf7f64638
    c454:			; <UNDEFINED> instruction: 0xf8c8ecac
    c458:	bmi	874460 <__assert_fail@plt+0x87166c>
    c45c:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    c460:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c464:	subsmi	r9, sl, r7, lsl #22
    c468:	strtmi	sp, [r8], -pc, lsr #2
    c46c:	pop	{r0, r3, ip, sp, pc}
    c470:	blmi	730438 <__assert_fail@plt+0x72d644>
    c474:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    c478:	ldrdls	pc, [r0], -r3
    c47c:	b	ffa4a45c <__assert_fail@plt+0xffa47668>
    c480:			; <UNDEFINED> instruction: 0xf8df4919
    c484:	bmi	6bc62c <__assert_fail@plt+0x6b9838>
    c488:	ldrbtmi	r4, [ip], #1145	; 0x479
    c48c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    c490:			; <UNDEFINED> instruction: 0xf8cd2101
    c494:	strmi	ip, [r3], -r0
    c498:			; <UNDEFINED> instruction: 0xf7f64648
    c49c:	ldmdami	r5, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    c4a0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    c4a4:			; <UNDEFINED> instruction: 0xffcaf7fe
    c4a8:			; <UNDEFINED> instruction: 0x2100e79f
    c4ac:			; <UNDEFINED> instruction: 0xf1099803
    c4b0:	stmib	sp, {r0, r8, fp}^
    c4b4:			; <UNDEFINED> instruction: 0xf7f61b05
    c4b8:			; <UNDEFINED> instruction: 0xe7a5e93a
    c4bc:	ldrdge	pc, [r0], -r8
    c4c0:			; <UNDEFINED> instruction: 0xf8d8e7c6
    c4c4:	strtmi	sl, [r5], -r0
    c4c8:			; <UNDEFINED> instruction: 0xf7f6e7c2
    c4cc:	svclt	0x0000e9a6
    c4d0:	andeq	r6, r1, sl, asr #18
    c4d4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c4d8:	andeq	r6, r1, lr, lsr #18
    c4dc:	andeq	r7, r1, lr, ror #11
    c4e0:	muleq	r1, sl, r8
    c4e4:	ldrdeq	r0, [r0], -ip
    c4e8:	andeq	r5, r0, ip, lsr #11
    c4ec:	andeq	r5, r0, r6, lsl #11
    c4f0:	andeq	r3, r0, sl, asr r4
    c4f4:	andeq	r5, r0, r2, ror r6
    c4f8:			; <UNDEFINED> instruction: 0x460db570
    c4fc:			; <UNDEFINED> instruction: 0x46194616
    c500:	strmi	r9, [r4], -r4, lsl #20
    c504:			; <UNDEFINED> instruction: 0xffcef7fe
    c508:			; <UNDEFINED> instruction: 0x4603b138
    c50c:			; <UNDEFINED> instruction: 0x46294632
    c510:	pop	{r5, r9, sl, lr}
    c514:			; <UNDEFINED> instruction: 0xf7ff4070
    c518:			; <UNDEFINED> instruction: 0xf7f6bf43
    c51c:	stmdavs	r0, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    c520:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
    c524:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    c528:	ldrbtmi	fp, [ip], #1032	; 0x408
    c52c:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    c530:			; <UNDEFINED> instruction: 0xf85cb085
    c534:	stcge	0, cr3, [r7], {3}
    c538:	movwls	r6, #14363	; 0x381b
    c53c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c540:	blcc	14a698 <__assert_fail@plt+0x1478a4>
    c544:	strls	r9, [r2], #-1024	; 0xfffffc00
    c548:			; <UNDEFINED> instruction: 0xffd6f7ff
    c54c:	blmi	21ed78 <__assert_fail@plt+0x21bf84>
    c550:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c554:	blls	e65c4 <__assert_fail@plt+0xe37d0>
    c558:	qaddle	r4, sl, r4
    c55c:	pop	{r0, r2, ip, sp, pc}
    c560:	andlt	r4, r1, r0, lsl r0
    c564:			; <UNDEFINED> instruction: 0xf7f64770
    c568:	svclt	0x0000e958
    c56c:	andeq	r6, r1, lr, asr #15
    c570:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c574:	andeq	r6, r1, r8, lsr #15
    c578:			; <UNDEFINED> instruction: 0xf5adb5f0
    c57c:	stcmi	13, cr5, [r0, #-0]
    c580:	stcmi	0, cr11, [r0], #-524	; 0xfffffdf4
    c584:	ldrbtmi	r4, [sp], #-1555	; 0xfffff9ed
    c588:	andpl	pc, r0, #54525952	; 0x3400000
    c58c:	stmdbpl	ip!, {r2, r9, ip, sp}
    c590:	andsvs	r6, r4, r4, lsr #16
    c594:	streq	pc, [r0], #-79	; 0xffffffb1
    c598:	cdpge	3, 0, cr11, cr1, cr9, {3}
    c59c:	strmi	r2, [sp], -r0, lsl #4
    c5a0:			; <UNDEFINED> instruction: 0xf641600a
    c5a4:			; <UNDEFINED> instruction: 0x463172ff
    c5a8:	mrc2	7, 7, pc, cr10, cr15, {7}
    c5ac:	cdpne	15, 0, cr10, cr4, cr2, {0}
    c5b0:	tstle	r9, sl, lsl #22
    c5b4:	movwcs	r4, #1584	; 0x630
    c5b8:			; <UNDEFINED> instruction: 0xf7f65533
    c5bc:	stmdacs	r0, {r3, r5, r8, fp, sp, lr, pc}
    c5c0:	svclt	0x00086028
    c5c4:	streq	pc, [fp], #-111	; 0xffffff91
    c5c8:			; <UNDEFINED> instruction: 0xf50d490f
    c5cc:	bmi	3611d4 <__assert_fail@plt+0x35e3e0>
    c5d0:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    c5d4:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    c5d8:	subsmi	r6, r1, sl, lsl r8
    c5dc:	strtmi	sp, [r0], -lr, lsl #2
    c5e0:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    c5e4:	ldcllt	0, cr11, [r0, #12]!
    c5e8:	ldrpl	r3, [fp, -r5, lsl #30]!
    c5ec:	svclt	0x00082b0a
    c5f0:	ldrbtcc	pc, [pc], #260	; c5f8 <__assert_fail@plt+0x9804>	; <UNPREDICTABLE>
    c5f4:			; <UNDEFINED> instruction: 0xf06fe7de
    c5f8:			; <UNDEFINED> instruction: 0xe7e50415
    c5fc:	stmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c600:	andeq	r6, r1, r2, ror r7
    c604:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c608:	andeq	r6, r1, r6, lsr #14
    c60c:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    c610:	ldcmi	0, cr11, [r5], {131}	; 0x83
    c614:	strmi	sl, [sp], -r6, lsl #20
    c618:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    c61c:	blcc	14a76c <__assert_fail@plt+0x147978>
    c620:	strmi	r5, [r4], -r1, ror #16
    c624:	tstls	r1, r9, lsl #16
    c628:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    c62c:	andls	r4, r0, #26214400	; 0x1900000
    c630:			; <UNDEFINED> instruction: 0xff38f7fe
    c634:	strmi	fp, [r2], -r8, lsl #3
    c638:	strtmi	r4, [r0], -r9, lsr #12
    c63c:			; <UNDEFINED> instruction: 0xff9cf7ff
    c640:	blmi	29ee74 <__assert_fail@plt+0x29c080>
    c644:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c648:	blls	666b8 <__assert_fail@plt+0x638c4>
    c64c:	qaddle	r4, sl, r9
    c650:	pop	{r0, r1, ip, sp, pc}
    c654:	andlt	r4, r2, r0, lsr r0
    c658:			; <UNDEFINED> instruction: 0xf7f64770
    c65c:	stmdavs	r0, {r1, r4, r6, r9, fp, sp, lr, pc}
    c660:	strb	r4, [sp, r0, asr #4]!
    c664:	ldm	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c668:	ldrdeq	r6, [r1], -lr
    c66c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c670:			; <UNDEFINED> instruction: 0x000166b4
    c674:	bcc	79abc <__assert_fail@plt+0x76cc8>
    c678:			; <UNDEFINED> instruction: 0xf7ff460c
    c67c:	stmdacs	r0, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    c680:	andle	sp, r8, fp, lsl #22
    c684:			; <UNDEFINED> instruction: 0xf9131823
    c688:	bcs	297694 <__assert_fail@plt+0x2948a0>
    c68c:			; <UNDEFINED> instruction: 0xf100bf06
    c690:	stmdane	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    c694:	movwcs	r4, #1564	; 0x61c
    c698:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
    c69c:	ldrblt	fp, [r0, #-1032]!	; 0xfffffbf8
    c6a0:	addlt	r4, r3, sp, lsl #12
    c6a4:	blge	1deb04 <__assert_fail@plt+0x1dbd10>
    c6a8:	bmi	59df08 <__assert_fail@plt+0x59b114>
    c6ac:			; <UNDEFINED> instruction: 0xf8534479
    c6b0:	stmpl	sl, {r2, r8, r9, fp, lr}
    c6b4:	strmi	r4, [r4], -r1, lsr #12
    c6b8:	andls	r6, r1, #1179648	; 0x120000
    c6bc:	andeq	pc, r0, #79	; 0x4f
    c6c0:	movwls	r4, #1562	; 0x61a
    c6c4:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    c6c8:			; <UNDEFINED> instruction: 0x4603b190
    c6cc:			; <UNDEFINED> instruction: 0x46294632
    c6d0:			; <UNDEFINED> instruction: 0xf7ff4620
    c6d4:	bmi	34c618 <__assert_fail@plt+0x349824>
    c6d8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    c6dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c6e0:	subsmi	r9, sl, r1, lsl #22
    c6e4:	andlt	sp, r3, r9, lsl #2
    c6e8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c6ec:	ldrbmi	fp, [r0, -r1]!
    c6f0:	b	1ca6d0 <__assert_fail@plt+0x1c78dc>
    c6f4:	submi	r6, r0, #0, 16
    c6f8:			; <UNDEFINED> instruction: 0xf7f6e7ed
    c6fc:	svclt	0x0000e88e
    c700:	andeq	r6, r1, ip, asr #12
    c704:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c708:	andeq	r6, r1, lr, lsl r6
    c70c:	bmi	ab9744 <__assert_fail@plt+0xab6950>
    c710:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    c714:	mvnsmi	lr, sp, lsr #18
    c718:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    c71c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    c720:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    c724:	ldmdavs	fp, {r1, r3, r9, sl, fp, ip, pc}
    c728:			; <UNDEFINED> instruction: 0xf04f9303
    c72c:			; <UNDEFINED> instruction: 0xf7ff0300
    c730:	blmi	94b87c <__assert_fail@plt+0x948a88>
    c734:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    c738:	bmi	900820 <__assert_fail@plt+0x8fda2c>
    c73c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    c740:	smmlaeq	r2, r2, r8, r6
    c744:	bge	3017ac <__assert_fail@plt+0x2fe9b8>
    c748:	ldrtmi	r4, [r1], -r0, lsr #12
    c74c:			; <UNDEFINED> instruction: 0xf7f69202
    c750:			; <UNDEFINED> instruction: 0x4603e856
    c754:	ldrmi	r4, [ip], -r0, lsr #12
    c758:	b	1bca738 <__assert_fail@plt+0x1bc7944>
    c75c:	blmi	5defd0 <__assert_fail@plt+0x5dc1dc>
    c760:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c764:	blls	e67d4 <__assert_fail@plt+0xe39e0>
    c768:	qsuble	r4, sl, r2
    c76c:	andlt	r4, r4, r0, lsr #12
    c770:	ldrhmi	lr, [r0, #141]!	; 0x8d
    c774:	ldrbmi	fp, [r0, -r2]!
    c778:	svcmi	0x00164a15
    c77c:	ldrbtmi	r5, [pc], #-2203	; c784 <__assert_fail@plt+0x9990>
    c780:	ldrdhi	pc, [r0], -r3
    c784:	stmdb	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c788:	bmi	51ebdc <__assert_fail@plt+0x51bde8>
    c78c:	smlsdxls	r0, r9, r4, r4
    c790:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    c794:	strmi	r2, [r3], -r1, lsl #2
    c798:			; <UNDEFINED> instruction: 0xf7f64640
    c79c:	ldmdami	r0, {r1, r6, r9, fp, sp, lr, pc}
    c7a0:	ldrtmi	r4, [r1], -sl, lsr #12
    c7a4:			; <UNDEFINED> instruction: 0xf7fe4478
    c7a8:	strb	pc, [ip, r9, asr #28]	; <UNPREDICTABLE>
    c7ac:	ldreq	pc, [r5], #-111	; 0xffffff91
    c7b0:			; <UNDEFINED> instruction: 0xf7f6e7d4
    c7b4:	svclt	0x0000e832
    c7b8:	andeq	r6, r1, r6, ror #11
    c7bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c7c0:	andeq	r3, r0, lr, lsr #6
    c7c4:	andeq	r6, r1, r4, asr #11
    c7c8:	muleq	r1, r2, r2
    c7cc:	muleq	r1, r8, r5
    c7d0:	ldrdeq	r0, [r0], -ip
    c7d4:	muleq	r0, r2, r2
    c7d8:	andeq	r5, r0, r8, lsr #5
    c7dc:	andeq	r3, r0, r6, asr r1
    c7e0:	andeq	r5, r0, r0, lsl #7
    c7e4:	ldrmi	fp, [r3], -r8, lsl #8
    c7e8:			; <UNDEFINED> instruction: 0x460ab530
    c7ec:	addlt	r4, r2, r6, lsl sp
    c7f0:	ldrbtmi	r4, [sp], #-3094	; 0xfffff3ea
    c7f4:	stmdbpl	ip!, {r1, r2, r4, r8, fp, lr}
    c7f8:	cfstrsls	mvf4, [r5, #-484]	; 0xfffffe1c
    c7fc:	strls	r6, [r1], #-2084	; 0xfffff7dc
    c800:	streq	pc, [r0], #-79	; 0xffffffb1
    c804:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
    c808:	bge	1b8f10 <__assert_fail@plt+0x1b611c>
    c80c:	strmi	r4, [r4], -r9, lsr #12
    c810:			; <UNDEFINED> instruction: 0xf7f59200
    c814:			; <UNDEFINED> instruction: 0x4603eff4
    c818:	ldrmi	r4, [ip], -r0, lsr #12
    c81c:	b	34a7fc <__assert_fail@plt+0x347a08>
    c820:	blmi	29f058 <__assert_fail@plt+0x29c264>
    c824:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c828:	blls	66898 <__assert_fail@plt+0x63aa4>
    c82c:	qaddle	r4, sl, r8
    c830:	andlt	r4, r2, r0, lsr #12
    c834:	ldrhtmi	lr, [r0], -sp
    c838:	ldrbmi	fp, [r0, -r1]!
    c83c:	ldreq	pc, [r5], #-111	; 0xffffff91
    c840:			; <UNDEFINED> instruction: 0xf7f5e7ee
    c844:	svclt	0x0000efea
    c848:	andeq	r6, r1, r6, lsl #10
    c84c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c850:	andeq	r3, r0, r8, asr r2
    c854:	ldrdeq	r6, [r1], -r4
    c858:			; <UNDEFINED> instruction: 0x460cb5d0
    c85c:			; <UNDEFINED> instruction: 0x46114e15
    c860:	addlt	r4, r4, r5, lsl sl
    c864:	smlsdxcs	r0, lr, r4, r4
    c868:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    c86c:	ldmdavs	r2, {r9, sl, sp}
    c870:			; <UNDEFINED> instruction: 0xf04f9203
    c874:	bmi	44d07c <__assert_fail@plt+0x44a288>
    c878:	strvs	lr, [r0, -sp, asr #19]
    c87c:			; <UNDEFINED> instruction: 0xf7ff447a
    c880:	stmdacs	r1, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c884:			; <UNDEFINED> instruction: 0x4620d110
    c888:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    c88c:	andcs	r2, r0, r0, lsl #6
    c890:	movwcs	lr, #2500	; 0x9c4
    c894:	blmi	21f0c4 <__assert_fail@plt+0x21c2d0>
    c898:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c89c:	blls	e690c <__assert_fail@plt+0xe3b18>
    c8a0:	qaddle	r4, sl, r4
    c8a4:	ldcllt	0, cr11, [r0, #16]
    c8a8:	rscscc	pc, pc, pc, asr #32
    c8ac:			; <UNDEFINED> instruction: 0xf7f5e7f2
    c8b0:	svclt	0x0000efb4
    c8b4:	muleq	r1, r4, r4
    c8b8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c8bc:			; <UNDEFINED> instruction: 0x000052bc
    c8c0:	andeq	r6, r1, r0, ror #8
    c8c4:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    c8c8:	ldcmi	0, cr11, [r5], {131}	; 0x83
    c8cc:	strmi	sl, [sp], -r6, lsl #20
    c8d0:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    c8d4:	blcc	14aa24 <__assert_fail@plt+0x147c30>
    c8d8:	strmi	r5, [r4], -r1, ror #16
    c8dc:	tstls	r1, r9, lsl #16
    c8e0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    c8e4:	andls	r4, r0, #26214400	; 0x1900000
    c8e8:	ldc2l	7, cr15, [ip, #1016]	; 0x3f8
    c8ec:	strmi	fp, [r2], -r8, lsl #3
    c8f0:	strtmi	r4, [r0], -r9, lsr #12
    c8f4:			; <UNDEFINED> instruction: 0xffb0f7ff
    c8f8:	blmi	29f12c <__assert_fail@plt+0x29c338>
    c8fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c900:	blls	66970 <__assert_fail@plt+0x63b7c>
    c904:	qaddle	r4, sl, r9
    c908:	pop	{r0, r1, ip, sp, pc}
    c90c:	andlt	r4, r2, r0, lsr r0
    c910:			; <UNDEFINED> instruction: 0xf7f64770
    c914:	stmdavs	r0, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    c918:	strb	r4, [sp, r0, asr #4]!
    c91c:	svc	0x007cf7f5
    c920:	andeq	r6, r1, r6, lsr #8
    c924:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c928:	strdeq	r6, [r1], -ip
    c92c:			; <UNDEFINED> instruction: 0x460cb5d0
    c930:			; <UNDEFINED> instruction: 0x46114e15
    c934:	addlt	r4, r4, r5, lsl sl
    c938:	smlsdxcs	r0, lr, r4, r4
    c93c:	ldmpl	r2!, {r0, r1, r3, r5, r6, r9, sl, lr}
    c940:	ldmdavs	r2, {r9, sl, sp}
    c944:			; <UNDEFINED> instruction: 0xf04f9203
    c948:	bmi	44d150 <__assert_fail@plt+0x44a35c>
    c94c:	strvs	lr, [r0, -sp, asr #19]
    c950:			; <UNDEFINED> instruction: 0xf7ff447a
    c954:	stmdacs	r1, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    c958:			; <UNDEFINED> instruction: 0x4620d110
    c95c:	ldmib	sp, {r2, r5, r8, ip, sp, pc}^
    c960:	andcs	r2, r0, r0, lsl #6
    c964:	movwcs	lr, #2500	; 0x9c4
    c968:	blmi	21f198 <__assert_fail@plt+0x21c3a4>
    c96c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c970:	blls	e69e0 <__assert_fail@plt+0xe3bec>
    c974:	qaddle	r4, sl, r4
    c978:	ldcllt	0, cr11, [r0, #16]
    c97c:	rscscc	pc, pc, pc, asr #32
    c980:			; <UNDEFINED> instruction: 0xf7f5e7f2
    c984:	svclt	0x0000ef4a
    c988:	andeq	r6, r1, r0, asr #7
    c98c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c990:	strdeq	r5, [r0], -r0
    c994:	andeq	r6, r1, ip, lsl #7
    c998:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    c99c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    c9a0:	strmi	sl, [sp], -r6, lsl #20
    c9a4:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    c9a8:	blcc	14aaf8 <__assert_fail@plt+0x147d04>
    c9ac:	strmi	r5, [r4], -r1, ror #16
    c9b0:	tstls	r1, r9, lsl #16
    c9b4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    c9b8:	andls	r4, r0, #26214400	; 0x1900000
    c9bc:	ldc2l	7, cr15, [r2, #-1016]!	; 0xfffffc08
    c9c0:	strmi	fp, [r2], -r8, lsl #3
    c9c4:	strtmi	r4, [r0], -r9, lsr #12
    c9c8:			; <UNDEFINED> instruction: 0xffb0f7ff
    c9cc:	blmi	29f200 <__assert_fail@plt+0x29c40c>
    c9d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c9d4:	blls	66a44 <__assert_fail@plt+0x63c50>
    c9d8:	qaddle	r4, sl, r9
    c9dc:	pop	{r0, r1, ip, sp, pc}
    c9e0:	andlt	r4, r2, r0, lsr r0
    c9e4:			; <UNDEFINED> instruction: 0xf7f64770
    c9e8:	stmdavs	r0, {r2, r3, r7, fp, sp, lr, pc}
    c9ec:	strb	r4, [sp, r0, asr #4]!
    c9f0:	svc	0x0012f7f5
    c9f4:	andeq	r6, r1, r2, asr r3
    c9f8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c9fc:	andeq	r6, r1, r8, lsr #6
    ca00:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ca04:	ldrbtmi	fp, [ip], #1328	; 0x530
    ca08:	addlt	r4, r3, r4, lsl sp
    ca0c:	ldrmi	r4, [r1], -ip, lsl #12
    ca10:			; <UNDEFINED> instruction: 0x466b4a13
    ca14:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    ca18:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    ca1c:			; <UNDEFINED> instruction: 0xf04f9501
    ca20:	strcs	r0, [r0, #-1280]	; 0xfffffb00
    ca24:			; <UNDEFINED> instruction: 0xf7ff9500
    ca28:	stmdacs	r1, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    ca2c:	strtmi	sp, [r0], -lr, lsl #2
    ca30:	blls	38e88 <__assert_fail@plt+0x36094>
    ca34:	eorvs	r4, r3, r8, lsr #12
    ca38:	blmi	21f268 <__assert_fail@plt+0x21c474>
    ca3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ca40:	blls	66ab0 <__assert_fail@plt+0x63cbc>
    ca44:	qaddle	r4, sl, r4
    ca48:	ldclt	0, cr11, [r0, #-12]!
    ca4c:	rscscc	pc, pc, pc, asr #32
    ca50:			; <UNDEFINED> instruction: 0xf7f5e7f2
    ca54:	svclt	0x0000eee2
    ca58:	strdeq	r6, [r1], -r2
    ca5c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ca60:	ldrdeq	r2, [r0], -r0
    ca64:			; <UNDEFINED> instruction: 0x000162bc
    ca68:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    ca6c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    ca70:	strmi	sl, [sp], -r6, lsl #20
    ca74:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    ca78:	blcc	14abc8 <__assert_fail@plt+0x147dd4>
    ca7c:	strmi	r5, [r4], -r1, ror #16
    ca80:	tstls	r1, r9, lsl #16
    ca84:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    ca88:	andls	r4, r0, #26214400	; 0x1900000
    ca8c:	stc2	7, cr15, [sl, #-1016]	; 0xfffffc08
    ca90:	strmi	fp, [r2], -r8, lsl #3
    ca94:	strtmi	r4, [r0], -r9, lsr #12
    ca98:			; <UNDEFINED> instruction: 0xffb2f7ff
    ca9c:	blmi	29f2d0 <__assert_fail@plt+0x29c4dc>
    caa0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    caa4:	blls	66b14 <__assert_fail@plt+0x63d20>
    caa8:	qaddle	r4, sl, r9
    caac:	pop	{r0, r1, ip, sp, pc}
    cab0:	andlt	r4, r2, r0, lsr r0
    cab4:			; <UNDEFINED> instruction: 0xf7f64770
    cab8:	stmdavs	r0, {r2, r5, fp, sp, lr, pc}
    cabc:	strb	r4, [sp, r0, asr #4]!
    cac0:	mcr	7, 5, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    cac4:	andeq	r6, r1, r2, lsl #5
    cac8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cacc:	andeq	r6, r1, r8, asr r2
    cad0:			; <UNDEFINED> instruction: 0x460cb510
    cad4:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cad8:			; <UNDEFINED> instruction: 0xf8dfb082
    cadc:			; <UNDEFINED> instruction: 0x4611c050
    cae0:	bmi	4ddee0 <__assert_fail@plt+0x4db0ec>
    cae4:			; <UNDEFINED> instruction: 0xf85e466b
    cae8:	ldrbtmi	ip, [sl], #-12
    caec:	ldrdgt	pc, [r0], -ip
    caf0:	andgt	pc, r4, sp, asr #17
    caf4:	stceq	0, cr15, [r0], {79}	; 0x4f
    caf8:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    cafc:	tstle	lr, r1, lsl #16
    cb00:	tstlt	r4, r0, lsr #12
    cb04:	andcs	r9, r0, r0, lsl #22
    cb08:	bmi	2a4b9c <__assert_fail@plt+0x2a1da8>
    cb0c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    cb10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cb14:	subsmi	r9, sl, r1, lsl #22
    cb18:	andlt	sp, r2, r4, lsl #2
    cb1c:			; <UNDEFINED> instruction: 0xf04fbd10
    cb20:	udf	#8975	; 0x230f
    cb24:	mrc	7, 3, APSR_nzcv, cr8, cr5, {7}
    cb28:	andeq	r6, r1, r8, lsl r2
    cb2c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cb30:	andeq	r5, r0, lr, asr r0
    cb34:	andeq	r6, r1, sl, ror #3
    cb38:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    cb3c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    cb40:	strmi	sl, [sp], -r6, lsl #20
    cb44:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    cb48:	blcc	14ac98 <__assert_fail@plt+0x147ea4>
    cb4c:	strmi	r5, [r4], -r1, ror #16
    cb50:	tstls	r1, r9, lsl #16
    cb54:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    cb58:	andls	r4, r0, #26214400	; 0x1900000
    cb5c:	stc2	7, cr15, [r2], #1016	; 0x3f8
    cb60:	strmi	fp, [r2], -r8, lsl #3
    cb64:	strtmi	r4, [r0], -r9, lsr #12
    cb68:			; <UNDEFINED> instruction: 0xffb2f7ff
    cb6c:	blmi	29f3a0 <__assert_fail@plt+0x29c5ac>
    cb70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cb74:	blls	66be4 <__assert_fail@plt+0x63df0>
    cb78:	qaddle	r4, sl, r9
    cb7c:	pop	{r0, r1, ip, sp, pc}
    cb80:	andlt	r4, r2, r0, lsr r0
    cb84:			; <UNDEFINED> instruction: 0xf7f54770
    cb88:	stmdavs	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    cb8c:	strb	r4, [sp, r0, asr #4]!
    cb90:	mcr	7, 2, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    cb94:			; <UNDEFINED> instruction: 0x000161b2
    cb98:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cb9c:	andeq	r6, r1, r8, lsl #3
    cba0:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
    cba4:	ldrbtmi	fp, [ip], #1328	; 0x530
    cba8:	addlt	r4, r7, pc, lsl sp
    cbac:	ldrmi	r4, [r1], -ip, lsl #12
    cbb0:	blge	11f430 <__assert_fail@plt+0x11c63c>
    cbb4:	blge	f17bc <__assert_fail@plt+0xee9c8>
    cbb8:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    cbbc:	stmdavs	sp!, {r1, r3, r4, r5, r6, sl, lr}
    cbc0:			; <UNDEFINED> instruction: 0xf04f9505
    cbc4:			; <UNDEFINED> instruction: 0xf7ff0500
    cbc8:	stmdacs	r2, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    cbcc:	strtmi	sp, [r0], -r4, lsr #2
    cbd0:	stmdals	r3, {r2, r6, r7, r8, ip, sp, pc}
    cbd4:	cmnmi	pc, pc, asr #8	; <UNPREDICTABLE>
    cbd8:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d0, d4
    cbdc:	vld4.8	{d0,d2,d4,d6}, [r0]
    cbe0:	movwcs	r6, #639	; 0x27f
    cbe4:	tstcs	r0, r1, lsl #20
    cbe8:	mvnsvc	pc, #217055232	; 0xcf00000
    cbec:			; <UNDEFINED> instruction: 0xf022b2e8
    cbf0:	movwmi	r0, #4623	; 0x120f
    cbf4:	movwcc	lr, #23043	; 0x5a03
    cbf8:	b	1094c00 <__assert_fail@plt+0x1091e0c>
    cbfc:	movwmi	r5, #45589	; 0xb215
    cc00:	eorvs	r6, r3, r2, rrx
    cc04:	blmi	21f434 <__assert_fail@plt+0x21c640>
    cc08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cc0c:	blls	166c7c <__assert_fail@plt+0x163e88>
    cc10:	qaddle	r4, sl, r4
    cc14:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    cc18:	rscscc	pc, pc, pc, asr #32
    cc1c:			; <UNDEFINED> instruction: 0xf7f5e7f2
    cc20:	svclt	0x0000edfc
    cc24:	andeq	r6, r1, r2, asr r1
    cc28:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cc2c:	ldrdeq	r3, [r0], -r0
    cc30:	strdeq	r6, [r1], -r0
    cc34:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    cc38:	ldcmi	0, cr11, [r5], {131}	; 0x83
    cc3c:	strmi	sl, [sp], -r6, lsl #20
    cc40:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    cc44:	blcc	14ad94 <__assert_fail@plt+0x147fa0>
    cc48:	strmi	r5, [r4], -r1, ror #16
    cc4c:	tstls	r1, r9, lsl #16
    cc50:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    cc54:	andls	r4, r0, #26214400	; 0x1900000
    cc58:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    cc5c:	strmi	fp, [r2], -r8, lsl #3
    cc60:	strtmi	r4, [r0], -r9, lsr #12
    cc64:			; <UNDEFINED> instruction: 0xff9cf7ff
    cc68:	blmi	29f49c <__assert_fail@plt+0x29c6a8>
    cc6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cc70:	blls	66ce0 <__assert_fail@plt+0x63eec>
    cc74:	qaddle	r4, sl, r9
    cc78:	pop	{r0, r1, ip, sp, pc}
    cc7c:	andlt	r4, r2, r0, lsr r0
    cc80:			; <UNDEFINED> instruction: 0xf7f54770
    cc84:	stmdavs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    cc88:	strb	r4, [sp, r0, asr #4]!
    cc8c:	stcl	7, cr15, [r4, #980]	; 0x3d4
    cc90:	strheq	r6, [r1], -r6	; <UNPREDICTABLE>
    cc94:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cc98:	andeq	r6, r1, ip, lsl #1
    cc9c:	svcmi	0x00f0e92d
    cca0:	ldcmi	6, cr4, [r2], #-60	; 0xffffffc4
    cca4:	blmi	cb8ec0 <__assert_fail@plt+0xcb60cc>
    cca8:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
    ccac:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    ccb0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ccb4:			; <UNDEFINED> instruction: 0xf04f9303
    ccb8:			; <UNDEFINED> instruction: 0xf7ff0300
    ccbc:	sxtab16mi	pc, r0, fp, ror #16	; <UNPREDICTABLE>
    ccc0:	svc	0x001ef7f5
    ccc4:	svceq	0x0000f1b8
    ccc8:	blle	119e4e8 <__assert_fail@plt+0x119b6f4>
    cccc:			; <UNDEFINED> instruction: 0xf7f54638
    ccd0:	strmi	lr, [r4], -r0, ror #29
    ccd4:	vcgt.s8	<illegal reg q13.5>, <illegal reg q5.5>, q4
    ccd8:			; <UNDEFINED> instruction: 0xf10d2b80
    ccdc:			; <UNDEFINED> instruction: 0xf6c00a04
    cce0:			; <UNDEFINED> instruction: 0xf04f6be6
    cce4:	strtmi	r0, [r2], -r0, lsl #18
    cce8:			; <UNDEFINED> instruction: 0x46404639
    ccec:	andls	pc, r0, r6, asr #17
    ccf0:	svc	0x007ef7f5
    ccf4:	mcrne	8, 0, r6, cr3, cr5, {1}
    ccf8:	bne	ff9441a0 <__assert_fail@plt+0xff9413ac>
    ccfc:	stccs	0, cr13, [fp, #-36]	; 0xffffffdc
    cd00:	mvnsle	r4, pc, lsl r4
    cd04:	ldrbmi	r2, [r0], -r0, lsl #2
    cd08:	blls	87444 <__assert_fail@plt+0x84650>
    cd0c:	stc	7, cr15, [lr, #-980]	; 0xfffffc2c
    cd10:	stccs	7, cr14, [fp, #-932]	; 0xfffffc5c
    cd14:	stmdage	r1, {r1, r3, r8, ip, lr, pc}
    cd18:	vmax.s8	d20, d11, d17
    cd1c:	strls	r2, [r1], #-896	; 0xfffffc80
    cd20:	mvnvs	pc, #192, 12	; 0xc000000
    cd24:			; <UNDEFINED> instruction: 0xf7f59302
    cd28:	ldmdavs	r5!, {r1, r8, sl, fp, sp, lr, pc}
    cd2c:			; <UNDEFINED> instruction: 0xf7f64640
    cd30:	eorsvs	lr, r5, lr, lsr r8
    cd34:	blmi	39f578 <__assert_fail@plt+0x39c784>
    cd38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cd3c:	blls	e6dac <__assert_fail@plt+0xe3fb8>
    cd40:	tstle	r0, sl, asr r0
    cd44:	andlt	r4, r5, r0, lsr #12
    cd48:	svchi	0x00f0e8bd
    cd4c:	svclt	0x00182d04
    cd50:	tstle	r5, fp, lsl #26
    cd54:	bicle	r2, r6, fp, lsl #26
    cd58:	stmdavs	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    cd5c:	strb	r4, [r9, r4, ror #4]!
    cd60:	ldrbtcc	pc, [pc], #79	; cd68 <__assert_fail@plt+0x9f74>	; <UNPREDICTABLE>
    cd64:			; <UNDEFINED> instruction: 0xf7f5e7e2
    cd68:	svclt	0x0000ed58
    cd6c:	andeq	r6, r1, lr, asr #32
    cd70:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cd74:	andeq	r5, r1, r0, asr #31
    cd78:	ldrlt	fp, [r0, #-1036]!	; 0xfffffbf4
    cd7c:	ldcmi	0, cr11, [r5], {131}	; 0x83
    cd80:	strmi	sl, [sp], -r6, lsl #20
    cd84:	ldrbtmi	r4, [ip], #-2324	; 0xfffff6ec
    cd88:	blcc	14aed8 <__assert_fail@plt+0x1480e4>
    cd8c:	strmi	r5, [r4], -r1, ror #16
    cd90:	tstls	r1, r9, lsl #16
    cd94:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    cd98:	andls	r4, r0, #26214400	; 0x1900000
    cd9c:	blx	fe0cad9e <__assert_fail@plt+0xfe0c7faa>
    cda0:	strmi	fp, [r2], -r8, lsl #3
    cda4:	strtmi	r4, [r0], -r9, lsr #12
    cda8:			; <UNDEFINED> instruction: 0xff78f7ff
    cdac:	blmi	29f5e0 <__assert_fail@plt+0x29c7ec>
    cdb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cdb4:	blls	66e24 <__assert_fail@plt+0x64030>
    cdb8:	qaddle	r4, sl, r9
    cdbc:	pop	{r0, r1, ip, sp, pc}
    cdc0:	andlt	r4, r2, r0, lsr r0
    cdc4:			; <UNDEFINED> instruction: 0xf7f54770
    cdc8:	stmdavs	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    cdcc:	strb	r4, [sp, r0, asr #4]!
    cdd0:	stc	7, cr15, [r2, #-980]!	; 0xfffffc2c
    cdd4:	andeq	r5, r1, r2, ror pc
    cdd8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cddc:	andeq	r5, r1, r8, asr #30
    cde0:	svcmi	0x00f0e92d
    cde4:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    cde8:	blmi	df902c <__assert_fail@plt+0xdf6238>
    cdec:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    cdf0:	tstcs	r1, r8, lsl sl
    cdf4:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    cdf8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    cdfc:			; <UNDEFINED> instruction: 0xf04f930d
    ce00:			; <UNDEFINED> instruction: 0xf7fe0300
    ce04:	pkhtbmi	pc, r0, r7, asr #31	; <UNPREDICTABLE>
    ce08:	mrc	7, 3, APSR_nzcv, cr10, cr5, {7}
    ce0c:	svceq	0x0000f1b8
    ce10:	blle	139e62c <__assert_fail@plt+0x139b838>
    ce14:	svcge	0x00074a2d
    ce18:	stmib	sp, {r0, r2, r4, r8, r9, sp}^
    ce1c:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    ce20:	andls	r4, r0, #56, 12	; 0x3800000
    ce24:	andcs	r4, r1, #26214400	; 0x1900000
    ce28:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    ce2c:	svc	0x00d0f7f5
    ce30:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    ce34:	beq	549270 <__assert_fail@plt+0x54647c>
    ce38:	bleq	48f7c <__assert_fail@plt+0x46188>
    ce3c:	strtmi	r4, [r2], -r4, lsl #12
    ce40:			; <UNDEFINED> instruction: 0x46404639
    ce44:	andlt	pc, r0, r5, asr #17
    ce48:	mrc	7, 6, APSR_nzcv, cr2, cr5, {7}
    ce4c:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    ce50:	bne	944284 <__assert_fail@plt+0x941490>
    ce54:	mcrcs	0, 0, sp, cr11, cr0, {0}
    ce58:	mvnsle	r4, r7, lsl #8
    ce5c:	ldrbmi	r2, [r0], -r0, lsl #2
    ce60:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    ce64:	stcl	7, cr15, [r2], #-980	; 0xfffffc2c
    ce68:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    ce6c:	mcrcs	15, 0, fp, cr11, cr8, {0}
    ce70:	mvfcsep	f5, f2
    ce74:	ldrb	sp, [r1, r3, ror #3]!
    ce78:	tstle	sl, fp, lsl #28
    ce7c:	strtmi	sl, [r1], -r5, lsl #16
    ce80:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    ce84:			; <UNDEFINED> instruction: 0xf6c09405
    ce88:	movwls	r6, #25574	; 0x63e6
    ce8c:	mcrr	7, 15, pc, lr, cr5	; <UNPREDICTABLE>
    ce90:	strbmi	r6, [r0], -lr, lsr #16
    ce94:	svc	0x008af7f5
    ce98:	bmi	364f58 <__assert_fail@plt+0x362164>
    ce9c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    cea0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cea4:	subsmi	r9, sl, sp, lsl #22
    cea8:	strtmi	sp, [r0], -r9, lsl #2
    ceac:	pop	{r0, r1, r2, r3, ip, sp, pc}
    ceb0:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ceb4:	ldrb	r4, [r0, r4, ror #4]!
    ceb8:	ldrbtcc	pc, [pc], #79	; cec0 <__assert_fail@plt+0xa0cc>	; <UNPREDICTABLE>
    cebc:			; <UNDEFINED> instruction: 0xf7f5e7e9
    cec0:	svclt	0x0000ecac
    cec4:	andeq	r5, r1, sl, lsl #30
    cec8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cecc:	andeq	r4, r0, sl, lsl sp
    ced0:	andeq	r5, r1, sl, asr lr
    ced4:	svcmi	0x00f0e92d
    ced8:	ldcmi	6, cr4, [r7, #-112]!	; 0xffffff90
    cedc:	blmi	df9130 <__assert_fail@plt+0xdf633c>
    cee0:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    cee4:	tstcs	r1, ip, lsl sl
    cee8:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    ceec:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    cef0:			; <UNDEFINED> instruction: 0xf04f9311
    cef4:			; <UNDEFINED> instruction: 0xf7fe0300
    cef8:	pkhtbmi	pc, r0, sp, asr #30	; <UNPREDICTABLE>
    cefc:	mcr	7, 0, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    cf00:	svceq	0x0000f1b8
    cf04:	blle	139e720 <__assert_fail@plt+0x139b92c>
    cf08:	svcge	0x00074a2d
    cf0c:	stmib	sp, {r0, r2, r5, r8, r9, sp}^
    cf10:	ldrbtmi	r6, [sl], #-1026	; 0xfffffbfe
    cf14:	andls	r4, r0, #56, 12	; 0x3800000
    cf18:	andcs	r4, r1, #26214400	; 0x1900000
    cf1c:	stmibcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    cf20:	svc	0x0056f7f5
    cf24:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    cf28:	beq	549364 <__assert_fail@plt+0x546570>
    cf2c:	bleq	49070 <__assert_fail@plt+0x4627c>
    cf30:	strtmi	r4, [r2], -r4, lsl #12
    cf34:			; <UNDEFINED> instruction: 0x46404639
    cf38:	andlt	pc, r0, r5, asr #17
    cf3c:	mrc	7, 2, APSR_nzcv, cr8, cr5, {7}
    cf40:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
    cf44:	bne	944378 <__assert_fail@plt+0x941584>
    cf48:	mcrcs	0, 0, sp, cr11, cr0, {0}
    cf4c:	mvnsle	r4, r7, lsl #8
    cf50:	ldrbmi	r2, [r0], -r0, lsl #2
    cf54:	stmdblt	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    cf58:	bl	ffa4af34 <__assert_fail@plt+0xffa48140>
    cf5c:	cdpcs	7, 0, cr14, cr4, cr9, {7}
    cf60:	mcrcs	15, 0, fp, cr11, cr8, {0}
    cf64:	mvfcsep	f5, f2
    cf68:	ldrb	sp, [r1, r3, ror #3]!
    cf6c:	tstle	sl, fp, lsl #28
    cf70:	strtmi	sl, [r1], -r5, lsl #16
    cf74:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    cf78:			; <UNDEFINED> instruction: 0xf6c09405
    cf7c:	movwls	r6, #25574	; 0x63e6
    cf80:	bl	ff54af5c <__assert_fail@plt+0xff548168>
    cf84:	strbmi	r6, [r0], -lr, lsr #16
    cf88:	svc	0x0010f7f5
    cf8c:	bmi	36504c <__assert_fail@plt+0x362258>
    cf90:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    cf94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cf98:	subsmi	r9, sl, r1, lsl fp
    cf9c:	strtmi	sp, [r0], -r9, lsl #2
    cfa0:	pop	{r0, r1, r4, ip, sp, pc}
    cfa4:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cfa8:	ldrb	r4, [r0, r4, ror #4]!
    cfac:	ldrbtcc	pc, [pc], #79	; cfb4 <__assert_fail@plt+0xa1c0>	; <UNPREDICTABLE>
    cfb0:			; <UNDEFINED> instruction: 0xf7f5e7e9
    cfb4:	svclt	0x0000ec32
    cfb8:	andeq	r5, r1, r6, lsl lr
    cfbc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cfc0:	andeq	r4, r0, lr, lsr #24
    cfc4:	andeq	r5, r1, r6, ror #26
    cfc8:	addlt	fp, r4, r0, ror r5
    cfcc:	ldrmi	sl, [r6], -r8, lsl #24
    cfd0:			; <UNDEFINED> instruction: 0x461d4a13
    cfd4:			; <UNDEFINED> instruction: 0xf8544b13
    cfd8:	ldrbtmi	r1, [sl], #-2820	; 0xfffff4fc
    cfdc:			; <UNDEFINED> instruction: 0x462258d3
    cfe0:	movwls	r6, #14363	; 0x381b
    cfe4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cfe8:	strmi	r9, [r4], -r2, lsl #8
    cfec:	blx	16cafec <__assert_fail@plt+0x16c81f8>
    cff0:	andls	fp, r0, r8, ror r1
    cff4:			; <UNDEFINED> instruction: 0x462b4632
    cff8:			; <UNDEFINED> instruction: 0xf7ff4620
    cffc:	bmi	2ccdb0 <__assert_fail@plt+0x2c9fbc>
    d000:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    d004:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d008:	subsmi	r9, sl, r3, lsl #22
    d00c:	andlt	sp, r4, r6, lsl #2
    d010:			; <UNDEFINED> instruction: 0xf7f5bd70
    d014:	stmdavs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    d018:	ldrb	r4, [r0, r0, asr #4]!
    d01c:	bl	fff4aff8 <__assert_fail@plt+0xfff48204>
    d020:	andeq	r5, r1, lr, lsl sp
    d024:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d028:	strdeq	r5, [r1], -r6
    d02c:			; <UNDEFINED> instruction: 0xf7ffb538
    d030:	strcs	pc, [r0], #-2253	; 0xfffff733
    d034:	teqlt	r0, #5242880	; 0x500000
    d038:			; <UNDEFINED> instruction: 0xf7f54628
    d03c:			; <UNDEFINED> instruction: 0xf100ee58
    d040:	cmnlt	r8, r3, lsl r3
    d044:	bcs	bac354 <__assert_fail@plt+0xba9560>
    d048:	stclvc	0, cr13, [r2], {15}
    d04c:	andsle	r2, r2, lr, lsr #20
    d050:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    d054:	mcr	7, 2, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    d058:	tsteq	r3, #0, 2	; <UNPREDICTABLE>
    d05c:	mvnsle	r2, r0, lsl #16
    d060:			; <UNDEFINED> instruction: 0xf7f54628
    d064:	strtmi	lr, [r0], -sl, lsr #29
    d068:	ldmdavc	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    d06c:	rscle	r2, r3, r0, lsl #20
    d070:	bcs	bac380 <__assert_fail@plt+0xba958c>
    d074:	ldmdavc	sl, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    d078:	bcs	b99c84 <__assert_fail@plt+0xb96e90>
    d07c:	ldmdavc	fp, {r3, r5, r6, r7, r8, ip, lr, pc}^
    d080:	sbcsle	r2, r9, r0, lsl #22
    d084:	strmi	lr, [r4], -r4, ror #15
    d088:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    d08c:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    d090:	ldcmi	0, cr11, [r4], {131}	; 0x83
    d094:	blmi	5378b0 <__assert_fail@plt+0x534abc>
    d098:			; <UNDEFINED> instruction: 0xf852447c
    d09c:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    d0a0:	ldmdavs	fp, {r2, r9, sl, lr}
    d0a4:			; <UNDEFINED> instruction: 0xf04f9301
    d0a8:	andls	r0, r0, #0, 6
    d0ac:			; <UNDEFINED> instruction: 0xf9faf7fe
    d0b0:	strmi	fp, [r1], -r0, lsl #3
    d0b4:			; <UNDEFINED> instruction: 0xf7ff4620
    d0b8:	bmi	34cfa4 <__assert_fail@plt+0x34a1b0>
    d0bc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    d0c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d0c4:	subsmi	r9, sl, r1, lsl #22
    d0c8:	andlt	sp, r3, r9, lsl #2
    d0cc:			; <UNDEFINED> instruction: 0x4010e8bd
    d0d0:	ldrbmi	fp, [r0, -r3]!
    d0d4:	ldc	7, cr15, [r4, #-980]	; 0xfffffc2c
    d0d8:	submi	r6, r0, #0, 16
    d0dc:			; <UNDEFINED> instruction: 0xf7f5e7ed
    d0e0:	svclt	0x0000eb9c
    d0e4:	andeq	r5, r1, r0, ror #24
    d0e8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d0ec:	andeq	r5, r1, sl, lsr ip
    d0f0:			; <UNDEFINED> instruction: 0x4615b530
    d0f4:			; <UNDEFINED> instruction: 0xf5ad4c1c
    d0f8:	bmi	724700 <__assert_fail@plt+0x72190c>
    d0fc:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    d100:	orrpl	pc, r0, #54525952	; 0x3400000
    d104:	stmiapl	r2!, {r2, r4, r8, r9, ip, sp}
    d108:	ldmdavs	r2, {r2, r3, r9, sl, lr}
    d10c:			; <UNDEFINED> instruction: 0xf04f601a
    d110:			; <UNDEFINED> instruction: 0xb3290200
    d114:			; <UNDEFINED> instruction: 0xf991b188
    d118:	bmi	559120 <__assert_fail@plt+0x55632c>
    d11c:			; <UNDEFINED> instruction: 0xf44f2b2f
    d120:	svclt	0x00085380
    d124:	stmib	sp, {r0, sl, ip, sp}^
    d128:	cfstrsge	mvf0, [r5], {1}
    d12c:			; <UNDEFINED> instruction: 0x4619447a
    d130:	strtmi	r9, [r0], -r0, lsl #4
    d134:			; <UNDEFINED> instruction: 0xf7f52201
    d138:	strtmi	lr, [r9], -ip, asr #28
    d13c:			; <UNDEFINED> instruction: 0xf7f54620
    d140:	stmdbmi	ip, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    d144:	orrpl	pc, r0, #54525952	; 0x3400000
    d148:	tstcc	r4, #8, 20	; 0x8000
    d14c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d150:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d154:	qaddle	r4, r1, r5
    d158:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    d15c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    d160:	strb	r4, [lr, r8, lsl #12]!
    d164:	bl	164b140 <__assert_fail@plt+0x164834c>
    d168:	strdeq	r5, [r1], -sl
    d16c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d170:	andeq	r4, r0, ip, asr #17
    d174:	andeq	r5, r1, ip, lsr #23
    d178:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    d17c:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    d180:	blmi	4381a4 <__assert_fail@plt+0x4353b0>
    d184:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    d188:	blpl	14b2e0 <__assert_fail@plt+0x1484ec>
    d18c:	movwls	r6, #14363	; 0x381b
    d190:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d194:	stmib	sp, {r8, r9, sp}^
    d198:	strls	r5, [r2], #-1024	; 0xfffffc00
    d19c:			; <UNDEFINED> instruction: 0xff6ef7fe
    d1a0:	blmi	21f9cc <__assert_fail@plt+0x21cbd8>
    d1a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d1a8:	blls	e7218 <__assert_fail@plt+0xe4424>
    d1ac:	qaddle	r4, sl, r4
    d1b0:	pop	{r2, ip, sp, pc}
    d1b4:	andlt	r4, r1, r0, lsr r0
    d1b8:			; <UNDEFINED> instruction: 0xf7f54770
    d1bc:	svclt	0x0000eb2e
    d1c0:	andeq	r5, r1, r4, ror fp
    d1c4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d1c8:	andeq	r5, r1, r4, asr fp
    d1cc:	ldrlt	fp, [r0, #-1032]!	; 0xfffffbf8
    d1d0:	ldcmi	0, cr11, [r0, #-528]	; 0xfffffdf0
    d1d4:	blmi	4381f8 <__assert_fail@plt+0x435404>
    d1d8:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    d1dc:	blpl	14b334 <__assert_fail@plt+0x148540>
    d1e0:	movwls	r6, #14363	; 0x381b
    d1e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d1e8:	stmib	sp, {r0, r8, r9, sp}^
    d1ec:	strls	r5, [r2], #-1024	; 0xfffffc00
    d1f0:			; <UNDEFINED> instruction: 0xff44f7fe
    d1f4:	blmi	21fa20 <__assert_fail@plt+0x21cc2c>
    d1f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d1fc:	blls	e726c <__assert_fail@plt+0xe4478>
    d200:	qaddle	r4, sl, r4
    d204:	pop	{r2, ip, sp, pc}
    d208:	andlt	r4, r1, r0, lsr r0
    d20c:			; <UNDEFINED> instruction: 0xf7f54770
    d210:	svclt	0x0000eb04
    d214:	andeq	r5, r1, r0, lsr #22
    d218:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d21c:	andeq	r5, r1, r0, lsl #22
    d220:	bmi	73a260 <__assert_fail@plt+0x73746c>
    d224:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    d228:	addlt	fp, r3, r0, ror r5
    d22c:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    d230:	movwls	r6, #6171	; 0x181b
    d234:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d238:	ldrbtmi	r9, [ip], #-3335	; 0xfffff2f9
    d23c:	blmi	6396c4 <__assert_fail@plt+0x6368d0>
    d240:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d244:	ldrle	r0, [r9, #-475]	; 0xfffffe25
    d248:	stmiapl	r4!, {r1, r2, r4, r8, r9, fp, lr}^
    d24c:	strtmi	sl, [sl], -r8, lsl #22
    d250:	stmdavs	r0!, {r0, r8, sp}
    d254:			; <UNDEFINED> instruction: 0xf7f59300
    d258:	stmdavs	r1!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    d25c:			; <UNDEFINED> instruction: 0xf7f5200a
    d260:	bmi	488738 <__assert_fail@plt+0x485944>
    d264:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    d268:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d26c:	subsmi	r9, sl, r1, lsl #22
    d270:	andlt	sp, r3, lr, lsl #2
    d274:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d278:	ldrbmi	fp, [r0, -r3]!
    d27c:	strmi	r4, [r3], -r9, lsl #28
    d280:	tstcs	r1, sl, lsl #20
    d284:	ldrbtmi	r5, [sl], #-2468	; 0xfffff65c
    d288:			; <UNDEFINED> instruction: 0xf7f56820
    d28c:	ldrb	lr, [sp, sl, asr #25]
    d290:	b	ff0cb26c <__assert_fail@plt+0xff0c8478>
    d294:	ldrdeq	r5, [r1], -r2
    d298:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d29c:			; <UNDEFINED> instruction: 0x00015abe
    d2a0:	muleq	r1, r4, r7
    d2a4:	ldrdeq	r0, [r0], -ip
    d2a8:	muleq	r1, r2, sl
    d2ac:	andeq	r2, r0, sl, asr r5
    d2b0:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    d2b4:	eorsle	r2, r4, r0, lsl #16
    d2b8:	ldrblt	r4, [r0, #-2587]!	; 0xfffff5e5
    d2bc:	addlt	r4, r2, sl, ror r4
    d2c0:	ldmdavs	r2, {r2, r9, sl, lr}
    d2c4:	ldrle	r0, [r4], #-1874	; 0xfffff8ae
    d2c8:			; <UNDEFINED> instruction: 0xf7fe4620
    d2cc:			; <UNDEFINED> instruction: 0x4605fab7
    d2d0:	stmvs	r0, {r3, r5, r6, r8, ip, sp, pc}
    d2d4:	blx	1f4b2d6 <__assert_fail@plt+0x1f484e2>
    d2d8:			; <UNDEFINED> instruction: 0xf7f54628
    d2dc:	andcs	lr, r0, #16, 20	; 0x10000
    d2e0:	ldrmi	r4, [r1], -r0, lsr #12
    d2e4:	pop	{r1, ip, sp, pc}
    d2e8:			; <UNDEFINED> instruction: 0xf7fe4070
    d2ec:	andlt	fp, r2, fp, ror #20
    d2f0:	bmi	3bc8b8 <__assert_fail@plt+0x3b9ac4>
    d2f4:	ldmpl	fp, {r1, r2, r3, r8, sl, fp, lr}
    d2f8:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    d2fc:	bl	fea4b2d8 <__assert_fail@plt+0xfea484e4>
    d300:	bmi	35f738 <__assert_fail@plt+0x35c944>
    d304:	strls	r4, [r0, #-1145]	; 0xfffffb87
    d308:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    d30c:	strmi	r2, [r3], -r1, lsl #2
    d310:			; <UNDEFINED> instruction: 0xf7f54630
    d314:	stmdbmi	r9, {r1, r2, r7, sl, fp, sp, lr, pc}
    d318:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d31c:			; <UNDEFINED> instruction: 0xff80f7ff
    d320:			; <UNDEFINED> instruction: 0x4770e7d2
    d324:	andeq	r5, r1, r6, asr #20
    d328:	andeq	r6, r1, r8, lsl r7
    d32c:	ldrdeq	r0, [r0], -ip
    d330:	muleq	r0, r0, r8
    d334:	andeq	r4, r0, r0, lsr r7
    d338:	ldrdeq	r2, [r0], -lr
    d33c:	andeq	r4, r0, r6, ror r8
    d340:	blmi	95fbd8 <__assert_fail@plt+0x95cde4>
    d344:	stmdbmi	r5!, {r1, r3, r4, r5, r6, sl, lr}
    d348:	addlt	fp, r7, r0, lsr r5
    d34c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    d350:	ldmdavs	fp, {sl, sp}
    d354:			; <UNDEFINED> instruction: 0xf04f9305
    d358:	stmib	sp, {r8, r9}^
    d35c:			; <UNDEFINED> instruction: 0xf7f54403
    d360:	strmi	lr, [r5], -sl, ror #25
    d364:	ldmdbmi	lr, {r7, r8, r9, ip, sp, pc}
    d368:	bge	f7f80 <__assert_fail@plt+0xf518c>
    d36c:			; <UNDEFINED> instruction: 0xf7f54479
    d370:	stmdacs	r2, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    d374:	qadd16mi	fp, r1, r8
    d378:	strtmi	sp, [r8], -pc
    d37c:			; <UNDEFINED> instruction: 0xf7f59101
    d380:	stmdbls	r1, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    d384:	blmi	51fbe8 <__assert_fail@plt+0x51cdf4>
    d388:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d38c:	blls	1673fc <__assert_fail@plt+0x164608>
    d390:	tstle	ip, sl, asr r0
    d394:	andlt	r4, r7, r0, lsr #12
    d398:	bls	fc860 <__assert_fail@plt+0xf9a6c>
    d39c:	ldrbtmi	pc, [pc], #-1103	; d3a4 <__assert_fail@plt+0xa5b0>	; <UNPREDICTABLE>
    d3a0:	vmlal.s8	<illegal reg q12.5>, d0, d4
    d3a4:	vld3.8	{d0-d2}, [r2]
    d3a8:	movwcs	r6, #383	; 0x17f
    d3ac:	strcs	lr, [r2], #-2564	; 0xfffff5fc
    d3b0:	mvnsvc	pc, #217055232	; 0xcf00000
    d3b4:			; <UNDEFINED> instruction: 0xf021b2c2
    d3b8:			; <UNDEFINED> instruction: 0x4322010f
    d3bc:	strcc	lr, [r0], #-2563	; 0xfffff5fd
    d3c0:	tstpl	r0, r1, asr #20
    d3c4:	bfi	r4, r4, #6, #19
    d3c8:	strmi	r4, [r1], -r4, lsl #12
    d3cc:			; <UNDEFINED> instruction: 0xf7f5e7da
    d3d0:	svclt	0x0000ea24
    d3d4:			; <UNDEFINED> instruction: 0x000159b4
    d3d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d3dc:	andeq	r2, r0, r2, lsl #14
    d3e0:	andeq	r3, r0, r0, lsr #14
    d3e4:	andeq	r5, r1, r0, ror r9
    d3e8:	mvnsmi	lr, #737280	; 0xb4000
    d3ec:	strmi	fp, [ip], -r3, lsl #1
    d3f0:			; <UNDEFINED> instruction: 0x46074616
    d3f4:	blx	8cb3f4 <__assert_fail@plt+0x8c8600>
    d3f8:	ldrbtmi	r4, [sp], #-3356	; 0xfffff2e4
    d3fc:			; <UNDEFINED> instruction: 0xf8d0b160
    d400:			; <UNDEFINED> instruction: 0xf1b99008
    d404:	andle	r0, r7, r0, lsl #30
    d408:	andcs	r4, r6, #409600	; 0x64000
    d40c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    d410:	ldc	7, cr15, [r4], #980	; 0x3d4
    d414:	tstlt	r8, r0, lsl #13
    d418:	andlt	r2, r3, r1
    d41c:	mvnshi	lr, #12386304	; 0xbd0000
    d420:			; <UNDEFINED> instruction: 0xf7fe4648
    d424:	stmdacs	r0, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
    d428:	blle	ffd654f0 <__assert_fail@plt+0xffd626fc>
    d42c:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    d430:			; <UNDEFINED> instruction: 0xf0106818
    d434:	rscsle	r0, r0, r4
    d438:	stmiapl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    d43c:	ldmdavs	lr, {r0, r1, r2, r3, r8, sl, fp, lr}
    d440:	bl	1cb41c <__assert_fail@plt+0x1c8628>
    d444:	ldrbtmi	r4, [sp], #-2318	; 0xfffff6f2
    d448:	ldrbtmi	r4, [r9], #-2574	; 0xfffff5f2
    d44c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    d450:	tstcs	r1, r1, lsl #2
    d454:	ldrtmi	r4, [r0], -r3, lsl #12
    d458:	bl	ff8cb434 <__assert_fail@plt+0xff8c8640>
    d45c:	ldrtmi	r4, [r8], -sl, lsl #18
    d460:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    d464:	mrc2	7, 6, pc, cr12, cr15, {7}
    d468:	ldrb	r4, [r6, r0, asr #12]
    d46c:	strdeq	r5, [r1], -lr
    d470:	andeq	r4, r0, sl, lsl #15
    d474:	andeq	r6, r1, r6, lsr #11
    d478:	ldrdeq	r0, [r0], -ip
    d47c:	andeq	r4, r0, r2, asr #14
    d480:	andeq	r4, r0, sl, ror #11
    d484:	muleq	r0, sl, r4
    d488:	andeq	r4, r0, lr, lsr r7
    d48c:	addlt	fp, r4, r0, ror r5
    d490:	bmi	c60d58 <__assert_fail@plt+0xc5df64>
    d494:	ldrbtmi	r4, [lr], #-2865	; 0xfffff4cf
    d498:	cfldrsmi	mvf4, [r1, #-488]!	; 0xfffffe18
    d49c:	ldmpl	r3, {r2, r4, r5, fp, sp, lr}^
    d4a0:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    d4a4:			; <UNDEFINED> instruction: 0xf04f9303
    d4a8:	mrslt	r0, SPSR_mon
    d4ac:	blmi	adfd68 <__assert_fail@plt+0xadcf74>
    d4b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d4b4:	blls	e7524 <__assert_fail@plt+0xe4730>
    d4b8:	qdaddle	r4, sl, r9
    d4bc:	ldcllt	0, cr11, [r0, #-16]!
    d4c0:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    d4c4:	b	124b4a0 <__assert_fail@plt+0x12486ac>
    d4c8:	strtmi	fp, [r2], -r0, lsl #3
    d4cc:			; <UNDEFINED> instruction: 0xf7f5a902
    d4d0:	bls	c8040 <__assert_fail@plt+0xc524c>
    d4d4:			; <UNDEFINED> instruction: 0xb12a4604
    d4d8:	ldrmi	r4, [r0], -r4, lsr #18
    d4dc:			; <UNDEFINED> instruction: 0xf7f54479
    d4e0:	smlaltblt	lr, r0, r0, r8
    d4e4:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    d4e8:	ldmdblt	ip!, {r2, r3, r4, sp, lr}
    d4ec:	bmi	8560fc <__assert_fail@plt+0x853308>
    d4f0:	andsvs	r4, r3, sl, ror r4
    d4f4:			; <UNDEFINED> instruction: 0xf64fe7da
    d4f8:	ldrshtvs	r7, [r4], -pc
    d4fc:	stmia	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d500:			; <UNDEFINED> instruction: 0xf7f54606
    d504:	addmi	lr, r6, #180, 18	; 0x2d0000
    d508:	mrcmi	0, 0, sp, cr11, cr7, {0}
    d50c:	strvc	pc, [r0], #68	; 0x44
    d510:	ldrbtmi	r4, [lr], #-2586	; 0xfffff5e6
    d514:	stmiapl	fp!, {r2, r4, r5, sp, lr}
    d518:	ldmdavs	sp, {r0, r3, r4, sl, fp, lr}
    d51c:	b	fe64b4f8 <__assert_fail@plt+0xfe648704>
    d520:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
    d524:	strls	r2, [r0], #-257	; 0xfffffeff
    d528:			; <UNDEFINED> instruction: 0x4603447a
    d52c:			; <UNDEFINED> instruction: 0xf7f54628
    d530:	ldmdavs	r3!, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    d534:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    d538:			; <UNDEFINED> instruction: 0xf7f5e7d9
    d53c:	strmi	lr, [r6], -lr, lsl #22
    d540:	stmib	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d544:	svclt	0x00084286
    d548:	movweq	pc, #8260	; 0x2044	; <UNPREDICTABLE>
    d54c:			; <UNDEFINED> instruction: 0xe7ced1dd
    d550:	stmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d554:	andeq	r6, r1, lr, lsr r5
    d558:	andeq	r5, r1, r0, ror #16
    d55c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d560:	andeq	r5, r1, r8, asr r8
    d564:	andeq	r5, r1, r8, asr #16
    d568:	strdeq	r4, [r0], -r6
    d56c:	andeq	r2, r0, r4, lsl #25
    d570:	andeq	r6, r1, lr, ror #9
    d574:	andeq	r6, r1, r4, ror #9
    d578:	andeq	r6, r1, r2, asr #9
    d57c:	ldrdeq	r0, [r0], -ip
    d580:	andeq	r4, r0, r6, ror #12
    d584:	andeq	r2, r0, r8, ror #24
    d588:	mvnsmi	lr, sp, lsr #18
    d58c:	strmi	fp, [r7], -r2, lsl #1
    d590:			; <UNDEFINED> instruction: 0xf7fe460e
    d594:			; <UNDEFINED> instruction: 0xf8dff953
    d598:	ldrbtmi	r8, [r8], #128	; 0x80
    d59c:			; <UNDEFINED> instruction: 0xf380fab0
    d5a0:	svccs	0x0000095b
    d5a4:	sadd16mi	fp, ip, r4
    d5a8:	cfstrscs	mvf2, [r0], {1}
    d5ac:			; <UNDEFINED> instruction: 0x4605d131
    d5b0:	tstlt	r0, r0, lsl #17
    d5b4:	blx	34b5b4 <__assert_fail@plt+0x3487c0>
    d5b8:	cmnlt	r6, ip, lsr #1
    d5bc:			; <UNDEFINED> instruction: 0xf7fe4630
    d5c0:	adcvs	pc, lr, pc, asr #16
    d5c4:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    d5c8:			; <UNDEFINED> instruction: 0xf0106818
    d5cc:	tstle	r4, r4
    d5d0:	pop	{r1, ip, sp, pc}
    d5d4:	strdvs	r8, [lr], r0	; <UNPREDICTABLE>
    d5d8:	blmi	4875b0 <__assert_fail@plt+0x4847bc>
    d5dc:			; <UNDEFINED> instruction: 0xf8584c11
    d5e0:	ldrbtmi	r3, [ip], #-3
    d5e4:			; <UNDEFINED> instruction: 0xf7f5681d
    d5e8:	stmdbmi	pc, {r2, r4, r5, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    d5ec:	ldrbtmi	r4, [r9], #-2575	; 0xfffff5f1
    d5f0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    d5f4:	tstcs	r1, r1, lsl #2
    d5f8:	strtmi	r4, [r8], -r3, lsl #12
    d5fc:	bl	44b5d8 <__assert_fail@plt+0x4487e4>
    d600:	ldrtmi	r4, [r8], -fp, lsl #18
    d604:			; <UNDEFINED> instruction: 0xf7ff4479
    d608:	andcs	pc, r0, fp, lsl #28
    d60c:	pop	{r1, ip, sp, pc}
    d610:			; <UNDEFINED> instruction: 0xf06f81f0
    d614:	bfi	r0, r5, #0, #28
    d618:	andeq	r5, r1, lr, asr r7
    d61c:	andeq	r6, r1, lr, lsl #8
    d620:	ldrdeq	r0, [r0], -ip
    d624:	andeq	r4, r0, r6, lsr #11
    d628:	andeq	r4, r0, r6, asr #8
    d62c:	strdeq	r2, [r0], -r6
    d630:	andeq	r4, r0, r4, asr #11
    d634:			; <UNDEFINED> instruction: 0xf8df0b11
    d638:	push	{r3, r5, r6, r8, lr, pc}
    d63c:	b	105f604 <__assert_fail@plt+0x105c810>
    d640:	ldrmi	r5, [r4], -r3, lsl #2
    d644:	blx	17f9894 <__assert_fail@plt+0x17f6aa0>
    d648:			; <UNDEFINED> instruction: 0xf021fe84
    d64c:	b	104de50 <__assert_fail@plt+0x104b05c>
    d650:			; <UNDEFINED> instruction: 0xf8df010e
    d654:	ldrbtmi	lr, [ip], #336	; 0x150
    d658:	rsbsvs	pc, pc, #587202560	; 0x23000000
    d65c:	andgt	pc, r0, sp, asr #17
    d660:			; <UNDEFINED> instruction: 0xf8df44fe
    d664:	vmla.f<illegal width 8>	q14, q2, d0[1]
    d668:			; <UNDEFINED> instruction: 0xf022270b
    d66c:	tstls	r2, pc, lsl #4
    d670:	svcge	0x0005433a
    d674:	ldrmi	r9, [lr], -r1, lsl #4
    d678:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    d67c:	ldrmi	r2, [r9], -lr, lsr #6
    d680:	andcs	r4, r1, #5242880	; 0x500000
    d684:			; <UNDEFINED> instruction: 0xf8dc4638
    d688:			; <UNDEFINED> instruction: 0xf8cdc000
    d68c:			; <UNDEFINED> instruction: 0xf04fc044
    d690:			; <UNDEFINED> instruction: 0xf8dd0c00
    d694:			; <UNDEFINED> instruction: 0xf7f58068
    d698:			; <UNDEFINED> instruction: 0x4639eb9c
    d69c:			; <UNDEFINED> instruction: 0xf8df4628
    d6a0:			; <UNDEFINED> instruction: 0xf7fe910c
    d6a4:	ldrbtmi	pc, [r9], #2111	; 0x83f	; <UNPREDICTABLE>
    d6a8:	cmplt	r8, r7, lsl #12
    d6ac:	blmi	f9ffb4 <__assert_fail@plt+0xf9d1c0>
    d6b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d6b4:	blls	467724 <__assert_fail@plt+0x464930>
    d6b8:	qdsuble	r4, sl, ip
    d6bc:	andslt	r4, r2, r8, lsr r6
    d6c0:			; <UNDEFINED> instruction: 0x87f0e8bd
    d6c4:			; <UNDEFINED> instruction: 0xf7fe4628
    d6c8:	stmdacs	r0, {r0, r2, r6, r7, fp, ip, sp, lr, pc}
    d6cc:			; <UNDEFINED> instruction: 0x4607bfb8
    d6d0:	strtmi	sp, [r8], -ip, ror #23
    d6d4:			; <UNDEFINED> instruction: 0xf8b2f7fe
    d6d8:	movtlt	r4, #34434	; 0x8682
    d6dc:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    d6e0:	smmlaeq	fp, fp, r8, r6
    d6e4:	strbmi	sp, [r1], -r8, lsl #8
    d6e8:			; <UNDEFINED> instruction: 0xf8ca4628
    d6ec:			; <UNDEFINED> instruction: 0xf8ca4000
    d6f0:			; <UNDEFINED> instruction: 0xf7ff6004
    d6f4:	ldrb	pc, [r9, r9, asr #30]	; <UNPREDICTABLE>
    d6f8:			; <UNDEFINED> instruction: 0xf8594b2f
    d6fc:			; <UNDEFINED> instruction: 0xf8d33003
    d700:			; <UNDEFINED> instruction: 0xf7f59000
    d704:	pushmi	{r1, r2, r5, r7, r8, fp, sp, lr, pc}
    d708:	ldrsbtgt	pc, [r4], pc	; <UNPREDICTABLE>
    d70c:	ldrbtmi	r4, [r9], #-2605	; 0xfffff5d3
    d710:	strdls	r4, [r1, -ip]
    d714:	tstcs	r1, sl, ror r4
    d718:	andgt	pc, r0, sp, asr #17
    d71c:	strbmi	r4, [r8], -r3, lsl #12
    d720:	b	1fcb6fc <__assert_fail@plt+0x1fc8908>
    d724:	strtmi	r4, [r8], -r8, lsr #18
    d728:			; <UNDEFINED> instruction: 0xf7ff4479
    d72c:			; <UNDEFINED> instruction: 0xe7dafd79
    d730:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    d734:	smmlaeq	sl, fp, r8, r6
    d738:			; <UNDEFINED> instruction: 0x2120d411
    d73c:			; <UNDEFINED> instruction: 0xf7f42001
    d740:	strmi	lr, [r2], ip, asr #30
    d744:	bmi	8ba46c <__assert_fail@plt+0x8b7678>
    d748:	strtmi	r4, [r8], -r1, lsl #12
    d74c:			; <UNDEFINED> instruction: 0xf7fe447a
    d750:	stmdbmi	r0!, {r0, r3, r4, r5, fp, ip, sp, lr, pc}
    d754:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d758:			; <UNDEFINED> instruction: 0xf876f7fe
    d75c:	blmi	5c765c <__assert_fail@plt+0x5c4868>
    d760:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d764:	ldrdge	pc, [r0], -r3
    d768:	ldmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d76c:			; <UNDEFINED> instruction: 0xf8df491a
    d770:	bmi	6fd928 <__assert_fail@plt+0x6fab34>
    d774:	ldrbtmi	r4, [ip], #1145	; 0x479
    d778:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    d77c:			; <UNDEFINED> instruction: 0xf8cd2101
    d780:	strmi	ip, [r3], -r0
    d784:			; <UNDEFINED> instruction: 0xf7f54650
    d788:	ldmdbmi	r6, {r2, r3, r6, r9, fp, sp, lr, pc}
    d78c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d790:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    d794:			; <UNDEFINED> instruction: 0xf7f5e7d1
    d798:			; <UNDEFINED> instruction: 0xf06fe840
    d79c:	str	r0, [r5, fp, lsl #14]
    d7a0:	andeq	r4, r0, lr, ror r5
    d7a4:	muleq	r1, r8, r6
    d7a8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d7ac:	andeq	r5, r1, r2, asr r6
    d7b0:	andeq	r5, r1, r8, asr #12
    d7b4:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    d7b8:	ldrdeq	r0, [r0], -ip
    d7bc:	andeq	r4, r0, r6, lsr #6
    d7c0:	andeq	r4, r0, r8, ror r4
    d7c4:	ldrdeq	r2, [r0], -r4
    d7c8:	ldrdeq	r4, [r0], -ip
    d7cc:	andeq	r6, r1, r2, lsr #5
    d7d0:			; <UNDEFINED> instruction: 0xfffffb61
    d7d4:			; <UNDEFINED> instruction: 0xfffffc8f
    d7d8:	andeq	r4, r0, r0, asr #5
    d7dc:	andeq	r4, r0, r2, lsl r4
    d7e0:	andeq	r2, r0, lr, ror #2
    d7e4:	andeq	r4, r0, lr, asr r4
    d7e8:	mvnsmi	lr, #737280	; 0xb4000
    d7ec:	addlt	r4, r3, r0, lsl #13
    d7f0:	strmi	r2, [lr], -r0
    d7f4:			; <UNDEFINED> instruction: 0x461d4617
    d7f8:			; <UNDEFINED> instruction: 0xf93cf7fe
    d7fc:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    d800:			; <UNDEFINED> instruction: 0x460444f9
    d804:	tstlt	r5, r8, ror r1
    d808:			; <UNDEFINED> instruction: 0xf7fd4629
    d80c:	strbmi	pc, [r2], -pc, lsr #30	; <UNPREDICTABLE>
    d810:			; <UNDEFINED> instruction: 0x46204633
    d814:			; <UNDEFINED> instruction: 0xf7ff9700
    d818:	bllt	84d454 <__assert_fail@plt+0x84a660>
    d81c:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    d820:	smmlaeq	fp, fp, r8, r6
    d824:	strtmi	sp, [r0], -r3, lsl #8
    d828:	pop	{r0, r1, ip, sp, pc}
    d82c:	blmi	4ae7f4 <__assert_fail@plt+0x4aba00>
    d830:			; <UNDEFINED> instruction: 0xf8594d12
    d834:	ldrbtmi	r3, [sp], #-3
    d838:			; <UNDEFINED> instruction: 0xf7f5681e
    d83c:	ldmdbmi	r0, {r1, r3, r8, fp, sp, lr, pc}
    d840:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    d844:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    d848:	tstcs	r1, r1, lsl #2
    d84c:	ldrtmi	r4, [r0], -r3, lsl #12
    d850:	stmib	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d854:	strtmi	r4, [r0], -ip, lsl #18
    d858:			; <UNDEFINED> instruction: 0xf7ff4479
    d85c:	strtmi	pc, [r0], -r1, ror #25
    d860:	pop	{r0, r1, ip, sp, pc}
    d864:			; <UNDEFINED> instruction: 0x462083f0
    d868:			; <UNDEFINED> instruction: 0xf7fe2400
    d86c:			; <UNDEFINED> instruction: 0xe7daf8b1
    d870:	strdeq	r5, [r1], -r8
    d874:			; <UNDEFINED> instruction: 0x000161b6
    d878:	ldrdeq	r0, [r0], -ip
    d87c:	andeq	r4, r0, r2, asr r3
    d880:	strdeq	r4, [r0], -r2
    d884:	andeq	r2, r0, r2, lsr #1
    d888:	andeq	r3, r0, r8, ror #30
    d88c:			; <UNDEFINED> instruction: 0xf7fdb508
    d890:	ldrdlt	pc, [r0, -r5]
    d894:	stclt	8, cr6, [r8, #-512]	; 0xfffffe00
    d898:			; <UNDEFINED> instruction: 0xf5adb5f0
    d89c:	svcmi	0x00265d80
    d8a0:			; <UNDEFINED> instruction: 0xf8dfb085
    d8a4:	stcge	0, cr14, [r3], {152}	; 0x98
    d8a8:			; <UNDEFINED> instruction: 0xf50d447f
    d8ac:			; <UNDEFINED> instruction: 0xf10c5c80
    d8b0:	movwcs	r0, #3084	; 0xc0c
    d8b4:	and	pc, lr, r7, asr r8	; <UNPREDICTABLE>
    d8b8:	ldrmi	r4, [r6], -sp, lsl #12
    d8bc:			; <UNDEFINED> instruction: 0xf6404621
    d8c0:			; <UNDEFINED> instruction: 0xf8de72ff
    d8c4:			; <UNDEFINED> instruction: 0xf8cce000
    d8c8:			; <UNDEFINED> instruction: 0xf04fe000
    d8cc:			; <UNDEFINED> instruction: 0xf7fe0e00
    d8d0:	cdpne	13, 0, cr15, cr3, cr15, {0}
    d8d4:	strtmi	sp, [r0], -fp, lsr #22
    d8d8:	andcs	r2, r0, #-1073741813	; 0xc000000b
    d8dc:			; <UNDEFINED> instruction: 0xf7f554e2
    d8e0:			; <UNDEFINED> instruction: 0xb320e9e2
    d8e4:	tstls	r1, r1, asr #24
    d8e8:			; <UNDEFINED> instruction: 0xf7f54608
    d8ec:	mcrrne	8, 13, lr, r2, cr2
    d8f0:	ldmdale	ip, {r1, r4, r5, r7, r9, lr}
    d8f4:	strtmi	r9, [r8], -r1, lsl #18
    d8f8:			; <UNDEFINED> instruction: 0xf7f4242f
    d8fc:	and	lr, r0, r0, asr pc
    d900:			; <UNDEFINED> instruction: 0x21217004
    d904:			; <UNDEFINED> instruction: 0xf7f54628
    d908:	stmdacs	r0, {r4, r6, r7, fp, sp, lr, pc}
    d90c:	stmdbmi	ip, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    d910:	orrpl	pc, r0, #54525952	; 0x3400000
    d914:	movwcc	r4, #51721	; 0xca09
    d918:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    d91c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    d920:	qaddle	r4, r1, r6
    d924:			; <UNDEFINED> instruction: 0xf50d4628
    d928:	andlt	r5, r5, r0, lsl #27
    d92c:	strcs	fp, [r0, #-3568]	; 0xfffff210
    d930:			; <UNDEFINED> instruction: 0xf7f4e7ed
    d934:	svclt	0x0000ef72
    d938:	andeq	r5, r1, r0, asr r4
    d93c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d940:	andeq	r5, r1, r0, ror #7
    d944:			; <UNDEFINED> instruction: 0x460db570
    d948:	ldrmi	r7, [r4], -fp, lsl #25
    d94c:	sbclt	r4, r6, r4, lsr r9
    d950:	ldrbtmi	r4, [r9], #-2612	; 0xfffff5cc
    d954:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    d958:			; <UNDEFINED> instruction: 0xf04f9245
    d95c:			; <UNDEFINED> instruction: 0xf0030200
    d960:	blcs	28e554 <__assert_fail@plt+0x28b760>
    d964:	bcs	3d5cc <__assert_fail@plt+0x3a7d8>
    d968:	orrslt	sp, r4, #-1073741821	; 0xc0000003
    d96c:	mulne	r0, r4, r9
    d970:	eorle	r2, r7, pc, lsr #18
    d974:			; <UNDEFINED> instruction: 0xf1054620
    d978:			; <UNDEFINED> instruction: 0xf7f50613
    d97c:	strmi	lr, [r5], -sl, lsl #17
    d980:			; <UNDEFINED> instruction: 0xf7f54630
    d984:	addmi	lr, r5, #8781824	; 0x860000
    d988:	andcs	sp, r0, sl, lsl #6
    d98c:	blmi	96022c <__assert_fail@plt+0x95d438>
    d990:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d994:	blls	1167a04 <__assert_fail@plt+0x1164c10>
    d998:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
    d99c:	ldcllt	0, cr11, [r0, #-280]!	; 0xfffffee8
    d9a0:	strtmi	r4, [sl], -r0, lsr #12
    d9a4:			; <UNDEFINED> instruction: 0xf7f54631
    d9a8:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    d9ac:			; <UNDEFINED> instruction: 0xf7f5d1ed
    d9b0:	ldrbpl	lr, [r4, -r4, asr #16]!
    d9b4:	stmdavs	r3, {r4, r5, r6, sl, fp, sp}
    d9b8:			; <UNDEFINED> instruction: 0xf833d026
    d9bc:	vmov.i32	d16, #132	; 0x00000084
    d9c0:	strb	r2, [r3, r0, asr #1]!
    d9c4:			; <UNDEFINED> instruction: 0xf7f54620
    d9c8:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    d9cc:	mcrrne	0, 13, sp, r4, cr14
    d9d0:			; <UNDEFINED> instruction: 0xf105e7d0
    d9d4:	bmi	54de28 <__assert_fail@plt+0x54b034>
    d9d8:			; <UNDEFINED> instruction: 0xf44fad03
    d9dc:	ldrbtmi	r7, [sl], #-899	; 0xfffffc7d
    d9e0:	stmib	sp, {r1, r2, r9, sl, lr}^
    d9e4:	strtmi	r2, [r8], -r0, lsl #2
    d9e8:	andcs	r4, r1, #26214400	; 0x1900000
    d9ec:	ldmib	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d9f0:			; <UNDEFINED> instruction: 0xf7f54630
    d9f4:			; <UNDEFINED> instruction: 0x4623e994
    d9f8:	andcs	r4, r4, #42991616	; 0x2900000
    d9fc:	mcr	7, 5, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
    da00:			; <UNDEFINED> instruction: 0xf080fab0
    da04:	strb	r0, [r1, r0, asr #18]
    da08:			; <UNDEFINED> instruction: 0xf9954435
    da0c:			; <UNDEFINED> instruction: 0xf8332001
    da10:	ldreq	r2, [r2, #-18]	; 0xffffffee
    da14:	andcs	fp, r1, r8, asr #30
    da18:			; <UNDEFINED> instruction: 0xe7ced4b8
    da1c:	mrc	7, 7, APSR_nzcv, cr12, cr4, {7}
    da20:	andeq	r5, r1, r6, lsr #7
    da24:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    da28:	andeq	r5, r1, r8, ror #6
    da2c:	andeq	r4, r0, sl, lsr r2
    da30:			; <UNDEFINED> instruction: 0x460eb5f8
    da34:	strcs	r2, [r0, -r0, lsl #2]
    da38:	blx	ff24ba3a <__assert_fail@plt+0xff248c46>
    da3c:	cmplt	r8, #5242880	; 0x500000
    da40:			; <UNDEFINED> instruction: 0xf7f54628
    da44:			; <UNDEFINED> instruction: 0x4632e954
    da48:	strtmi	r4, [r8], -r3, lsl #12
    da4c:	ldreq	pc, [r3], #-259	; 0xfffffefd
    da50:	mvnlt	r4, r9, lsl r6
    da54:	mulsgt	r3, r3, r8
    da58:	svceq	0x002ef1bc
    da5c:	ldclvc	0, cr13, [fp], {8}
    da60:	andle	r2, sp, lr, lsr #22
    da64:			; <UNDEFINED> instruction: 0xff6ef7ff
    da68:	rscle	r2, r9, r0, lsl #16
    da6c:	strb	r3, [r7, r1, lsl #14]!
    da70:	mulgt	r1, r4, r8
    da74:	svceq	0x0000f1bc
    da78:	ldclvc	0, cr13, [fp], {226}	; 0xe2
    da7c:	mvnsle	r2, lr, lsr #22
    da80:	strcc	r7, [r1], #-2147	; 0xfffff79d
    da84:	mvnle	r2, lr, lsr #22
    da88:	blcs	2bc1c <__assert_fail@plt+0x28e28>
    da8c:	ubfx	sp, r8, #1, #10
    da90:	ldmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da94:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
    da98:	ldrtmi	r4, [r8], -r7, lsl #12
    da9c:	svclt	0x0000bdf8
    daa0:	blmi	11603b8 <__assert_fail@plt+0x115d5c4>
    daa4:	push	{r1, r3, r4, r5, r6, sl, lr}
    daa8:	strdlt	r4, [r8], r0
    daac:			; <UNDEFINED> instruction: 0x460e58d3
    dab0:	strmi	r2, [r5], -r0, lsl #2
    dab4:	movwls	r6, #30747	; 0x781b
    dab8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dabc:	stmib	sp, {r0, r3, r7, r9, sl, lr}^
    dac0:			; <UNDEFINED> instruction: 0xf7fe1104
    dac4:			; <UNDEFINED> instruction: 0xf8dffb83
    dac8:	ldrbtmi	r8, [r8], #244	; 0xf4
    dacc:	rsble	r2, fp, r0, lsl #16
    dad0:			; <UNDEFINED> instruction: 0x46044f3b
    dad4:	ldrdls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    dad8:	ldrbtmi	r4, [r9], #1151	; 0x47f
    dadc:			; <UNDEFINED> instruction: 0xf7f54620
    dae0:	strmi	lr, [r1], -r6, lsl #18
    dae4:	stclvc	3, cr11, [fp], {0}
    dae8:	beq	509ef4 <__assert_fail@plt+0x507100>
    daec:	eorsle	r2, r0, lr, lsr #22
    daf0:	blcs	bace24 <__assert_fail@plt+0xbaa030>
    daf4:	andcs	sp, r0, #52	; 0x34
    daf8:			; <UNDEFINED> instruction: 0xf7ff4620
    dafc:	stmdacs	r0, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    db00:	stmdbge	r3, {r2, r3, r5, r6, r7, ip, lr, pc}
    db04:			; <UNDEFINED> instruction: 0x463a4653
    db08:			; <UNDEFINED> instruction: 0xf7fe4628
    db0c:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    db10:	blls	1022a8 <__assert_fail@plt+0xff4b4>
    db14:	strhle	r4, [r1, #35]!	; 0x23
    db18:	ldrbmi	sl, [r3], -r4, lsl #18
    db1c:	strtmi	r4, [r8], -sl, asr #12
    db20:			; <UNDEFINED> instruction: 0xf888f7ff
    db24:	bicsle	r2, r9, r0, lsl #16
    db28:			; <UNDEFINED> instruction: 0xf7f54620
    db2c:	blmi	9c804c <__assert_fail@plt+0x9c5258>
    db30:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    db34:	ldrle	r0, [ip], #-1883	; 0xfffff8a5
    db38:	ldrdeq	lr, [r4, -sp]
    db3c:	blmi	7a03d0 <__assert_fail@plt+0x79d5dc>
    db40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    db44:	blls	1e7bb4 <__assert_fail@plt+0x1e4dc0>
    db48:	teqle	r0, sl, asr r0
    db4c:	pop	{r3, ip, sp, pc}
    db50:			; <UNDEFINED> instruction: 0xf89a87f0
    db54:	blcs	19b60 <__assert_fail@plt+0x16d6c>
    db58:	stclvc	0, cr13, [fp], {192}	; 0xc0
    db5c:	bicle	r2, sl, lr, lsr #22
    db60:	mulcc	r1, sl, r8
    db64:	bicle	r2, r6, lr, lsr #22
    db68:	mulcc	r2, sl, r8
    db6c:	adcsle	r2, r5, r0, lsl #22
    db70:	blmi	607a7c <__assert_fail@plt+0x604c88>
    db74:			; <UNDEFINED> instruction: 0xf8584c17
    db78:	ldrbtmi	r3, [ip], #-3
    db7c:			; <UNDEFINED> instruction: 0xf7f4681f
    db80:	ldmdbmi	r5, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    db84:	ldrbtmi	r4, [r9], #-2581	; 0xfffff5eb
    db88:	tstls	r1, r0, lsl #8
    db8c:	tstcs	r1, sl, ror r4
    db90:	ldrtmi	r4, [r8], -r3, lsl #12
    db94:	stmda	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db98:	blls	11ffe4 <__assert_fail@plt+0x11d1f0>
    db9c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    dba0:			; <UNDEFINED> instruction: 0xf7ff4628
    dba4:			; <UNDEFINED> instruction: 0xe7c7fb3d
    dba8:	strbmi	r4, [r9], -r8, asr #12
    dbac:			; <UNDEFINED> instruction: 0xf7f4e7c6
    dbb0:	svclt	0x0000ee34
    dbb4:	andeq	r5, r1, r4, asr r2
    dbb8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    dbbc:	andeq	r5, r1, lr, lsr #4
    dbc0:	andeq	r4, r0, ip, asr #2
    dbc4:	andeq	r4, r0, sl, ror #4
    dbc8:	andeq	r5, r1, r4, lsr #29
    dbcc:			; <UNDEFINED> instruction: 0x000151b8
    dbd0:	ldrdeq	r0, [r0], -ip
    dbd4:	andeq	r4, r0, lr
    dbd8:	andeq	r3, r0, lr, lsr #29
    dbdc:	andeq	r1, r0, ip, asr sp
    dbe0:	muleq	r0, r6, r0
    dbe4:	ldrlt	r4, [r8, #-2335]!	; 0xfffff6e1
    dbe8:			; <UNDEFINED> instruction: 0xf7fe4479
    dbec:	strmi	pc, [r5], -pc, ror #21
    dbf0:	eorsle	r2, r5, r0, lsl #16
    dbf4:	strtmi	r2, [r8], -r0, lsl #8
    dbf8:	ldmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbfc:	andseq	pc, r3, #0, 2
    dc00:	orrslt	r4, r0, r3, lsl #12
    dc04:			; <UNDEFINED> instruction: 0x46107cd9
    dc08:	eorle	r2, r5, lr, lsr #18
    dc0c:	blcs	bacf80 <__assert_fail@plt+0xbaa18c>
    dc10:	stmiblt	r4, {r4, ip, lr, pc}^
    dc14:	ldcl	7, cr15, [sl, #976]!	; 0x3d0
    dc18:	strtmi	r4, [r8], -r4, lsl #12
    dc1c:	stmda	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc20:	andseq	pc, r3, #0, 2
    dc24:	stmdacs	r0, {r0, r1, r9, sl, lr}
    dc28:	strtmi	sp, [r8], -ip, ror #3
    dc2c:	stmia	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc30:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    dc34:	andcc	r7, r1, #5439488	; 0x530000
    dc38:	mvnle	r2, lr, lsr #22
    dc3c:	blcs	2bd90 <__assert_fail@plt+0x28f9c>
    dc40:	stccs	0, cr13, [r0], {217}	; 0xd9
    dc44:	strtmi	sp, [r0], -r6, ror #1
    dc48:			; <UNDEFINED> instruction: 0xf7f42400
    dc4c:			; <UNDEFINED> instruction: 0x4628ed58
    dc50:	ldm	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc54:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    dc58:	stmdbcs	r0, {r0, r4, r6, fp, ip, sp, lr}
    dc5c:	ldrb	sp, [r5, fp, asr #1]
    dc60:	strb	r4, [r5, r4, lsl #12]!
    dc64:	muleq	r0, r0, lr
    dc68:	movwcs	fp, #1528	; 0x5f8
    dc6c:	strmi	r4, [ip], -r6, lsl #12
    dc70:			; <UNDEFINED> instruction: 0xf7fe4615
    dc74:	vmovne.16	d3[0], pc
    dc78:			; <UNDEFINED> instruction: 0xf103dd26
    dc7c:	adcmi	r0, sl, #16, 4
    dc80:	andcs	sp, r0, #2228224	; 0x220000
    dc84:	strbtpl	r4, [r2], #1584	; 0x630
    dc88:			; <UNDEFINED> instruction: 0xf7fd1c5d
    dc8c:	strmi	pc, [r7], -r7, asr #26
    dc90:			; <UNDEFINED> instruction: 0xf7f4b1e8
    dc94:			; <UNDEFINED> instruction: 0x462aeefe
    dc98:	strmi	r4, [r6], -r1, lsr #12
    dc9c:	strtmi	r3, [r0], #-15
    dca0:	stc	7, cr15, [r4, #-976]!	; 0xfffffc30
    dca4:			; <UNDEFINED> instruction: 0x46394632
    dca8:			; <UNDEFINED> instruction: 0xf7f44620
    dcac:	stmibne	r3!, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    dcb0:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
    dcb4:	stmdahi	lr!, {r0, r1, r2, r8, sl, fp, lr, pc}
    dcb8:	andsvs	r7, r8, sp, lsr #17
    dcbc:	subsvs	r4, r9, r0, lsr #12
    dcc0:			; <UNDEFINED> instruction: 0x819e609a
    dcc4:	ldcllt	3, cr7, [r8, #628]!	; 0x274
    dcc8:	strtmi	r2, [r0], -r0, lsl #8
    dccc:			; <UNDEFINED> instruction: 0xf104bdf8
    dcd0:	strtmi	r0, [sl], -pc
    dcd4:			; <UNDEFINED> instruction: 0xf7f44621
    dcd8:	strtmi	lr, [r3], -sl, lsl #26
    dcdc:	svclt	0x0000e7e8
    dce0:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    dce4:	ldrbmi	lr, [r0, sp, lsr #18]!
    dce8:			; <UNDEFINED> instruction: 0xf381fab1
    dcec:			; <UNDEFINED> instruction: 0xf5ad4d39
    dcf0:	ldcmi	13, cr5, [r9], #-512	; 0xfffffe00
    dcf4:	ldrbtmi	fp, [sp], #-130	; 0xffffff7e
    dcf8:			; <UNDEFINED> instruction: 0xf50d095b
    dcfc:	stmdbpl	ip!, {r7, ip, lr}
    dd00:	svclt	0x00142a00
    dd04:	strcs	r4, [r1, #-1565]	; 0xfffff9e3
    dd08:	stmdavs	r4!, {r2, ip, sp}
    dd0c:			; <UNDEFINED> instruction: 0xf04f6004
    dd10:	cfstrscs	mvf0, [r0, #-0]
    dd14:	andsvs	sp, r5, r8, asr r1
    dd18:			; <UNDEFINED> instruction: 0xf9914617
    dd1c:	strmi	r3, [lr], -r0
    dd20:	suble	r2, pc, r0, lsl #22
    dd24:			; <UNDEFINED> instruction: 0xf7f44608
    dd28:			; <UNDEFINED> instruction: 0xf100eeb4
    dd2c:	strmi	r0, [r4], -fp, lsl #6
    dd30:	svcpl	0x0080f5b3
    dd34:			; <UNDEFINED> instruction: 0xf8dfd846
    dd38:			; <UNDEFINED> instruction: 0xf10d80a4
    dd3c:	ldrbtmi	r0, [r8], #2308	; 0x904
    dd40:	bl	19f654 <__assert_fail@plt+0x19c860>
    dd44:	blgt	d0d5c <__assert_fail@plt+0xcdf68>
    dd48:	rscsvc	pc, pc, #64, 12	; 0x4000000
    dd4c:	ldmdahi	r8, {r4, r5, r8, ip, lr}
    dd50:			; <UNDEFINED> instruction: 0xf8cc789b
    dd54:	strbmi	r1, [r9], -r4
    dd58:	andeq	pc, r8, ip, lsr #17
    dd5c:			; <UNDEFINED> instruction: 0xf88c4630
    dd60:			; <UNDEFINED> instruction: 0xf7f4300a
    dd64:			; <UNDEFINED> instruction: 0x212fed92
    dd68:			; <UNDEFINED> instruction: 0x46825535
    dd6c:			; <UNDEFINED> instruction: 0xf7f44630
    dd70:			; <UNDEFINED> instruction: 0xb320ef9a
    dd74:	svceq	0x0000f1ba
    dd78:	streq	lr, [r6], #-2976	; 0xfffff460
    dd7c:	ldclle	0, cr7, [pc, #20]	; dd98 <__assert_fail@plt+0xafa4>
    dd80:	movwcs	r4, #1608	; 0x648
    dd84:	andcc	pc, sl, r9, lsl #16
    dd88:	svc	0x000ef7f4
    dd8c:			; <UNDEFINED> instruction: 0xf7f4b1d0
    dd90:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    dd94:	svclt	0x00146038
    dd98:			; <UNDEFINED> instruction: 0xf06f2000
    dd9c:	ldmdbmi	r0, {r0, r1, r3}
    dda0:	orrpl	pc, r0, #54525952	; 0x3400000
    dda4:	movwcc	r4, #18956	; 0x4a0c
    dda8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    ddac:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    ddb0:	qaddle	r4, r1, ip
    ddb4:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    ddb8:	pop	{r1, ip, sp, pc}
    ddbc:			; <UNDEFINED> instruction: 0xf1ba87f0
    ddc0:	ldclle	15, cr0, [sp], {0}
    ddc4:	strb	r2, [sl, r1]!
    ddc8:	andseq	pc, r5, pc, rrx
    ddcc:			; <UNDEFINED> instruction: 0xf7f4e7e7
    ddd0:	svclt	0x0000ed24
    ddd4:	andeq	r5, r1, r2
    ddd8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    dddc:	andeq	r3, r0, r2, lsr #30
    dde0:	andeq	r4, r1, r0, asr pc
    dde4:	svcmi	0x00f0e92d
    dde8:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    ddec:	addlt	r4, r7, r5, lsr sp
    ddf0:			; <UNDEFINED> instruction: 0xac064935
    ddf4:			; <UNDEFINED> instruction: 0xf50d447d
    ddf8:	strls	r5, [r1], #-896	; 0xfffffc80
    ddfc:	stmdaeq	r8, {r2, r5, r7, r8, ip, sp, lr, pc}
    de00:	tstcc	r4, #6881280	; 0x690000
    de04:			; <UNDEFINED> instruction: 0x46064a31
    de08:	andsvs	r6, r9, r9, lsl #16
    de0c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    de10:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
    de14:			; <UNDEFINED> instruction: 0xf8442300
    de18:			; <UNDEFINED> instruction: 0xf7fe3c08
    de1c:	ldmdblt	r8, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    de20:	stceq	8, cr15, [r8], {84}	; 0x54
    de24:	eorsle	r2, r3, r1, lsl #16
    de28:			; <UNDEFINED> instruction: 0xf44f9b01
    de2c:	ldrtmi	r5, [r0], -r0, lsl #5
    de30:			; <UNDEFINED> instruction: 0xf7ff1f19
    de34:			; <UNDEFINED> instruction: 0x4607ff19
    de38:			; <UNDEFINED> instruction: 0xf8dfb338
    de3c:	stcge	0, cr9, [r3, #-592]	; 0xfffffdb0
    de40:	ldrbtmi	r4, [r9], #2852	; 0xb24
    de44:	ldreq	pc, [r4], #-265	; 0xfffffef7
    de48:	movwls	r4, #1147	; 0x47b
    de4c:	ldrtmi	r4, [r9], -sl, lsr #12
    de50:			; <UNDEFINED> instruction: 0xf7ff4630
    de54:	stmiblt	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    de58:	ldrdlt	pc, [r0], -r5
    de5c:	beq	14a288 <__assert_fail@plt+0x147494>
    de60:	ldrbmi	r9, [r8], -r0, lsl #18
    de64:	bl	ff74be3c <__assert_fail@plt+0xff749048>
    de68:	strmi	fp, [r2, #320]!	; 0x140
    de6c:			; <UNDEFINED> instruction: 0xf85ad020
    de70:	ldrbmi	r1, [r8], -r4, lsl #22
    de74:	bl	ff54be4c <__assert_fail@plt+0xff549058>
    de78:	mvnsle	r2, r0, lsl #16
    de7c:	ldrbmi	r9, [r8], -r1, lsl #20
    de80:			; <UNDEFINED> instruction: 0xf8422301
    de84:			; <UNDEFINED> instruction: 0xf7f43c08
    de88:	blls	88f78 <__assert_fail@plt+0x86184>
    de8c:	stceq	8, cr15, [r8], {83}	; 0x53
    de90:			; <UNDEFINED> instruction: 0xf50d4911
    de94:	bmi	322c9c <__assert_fail@plt+0x31fea8>
    de98:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    de9c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    dea0:	subsmi	r6, r1, sl, lsl r8
    dea4:			; <UNDEFINED> instruction: 0xf50dd10b
    dea8:	andlt	r5, r7, r0, lsl #27
    deac:	svchi	0x00f0e8bd
    deb0:	movwcs	r4, #1624	; 0x658
    deb4:	andcc	pc, r0, r8, asr #17
    deb8:	stc	7, cr15, [r0], #-976	; 0xfffffc30
    debc:			; <UNDEFINED> instruction: 0xf7f4e7c6
    dec0:	svclt	0x0000ecac
    dec4:	andeq	r4, r1, r4, lsl #30
    dec8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    decc:	ldrdeq	r1, [r0], -sl
    ded0:	andeq	r4, r1, r2, lsl #27
    ded4:	andeq	r1, r0, ip, asr pc
    ded8:	andeq	r4, r1, lr, asr lr
    dedc:	movwcs	fp, #1392	; 0x570
    dee0:	addlt	r4, r2, r8, lsr #26
    dee4:	ldrmi	r4, [r6], -r8, lsr #24
    dee8:			; <UNDEFINED> instruction: 0x461a447d
    deec:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    def0:			; <UNDEFINED> instruction: 0xf04f9401
    def4:	movwls	r0, #1024	; 0x400
    def8:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    defc:	movwlt	r4, #34308	; 0x8604
    df00:	strbtmi	r4, [r9], -r2, lsr #20
    df04:			; <UNDEFINED> instruction: 0xf7fe447a
    df08:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    df0c:	stcls	13, cr13, [r0, #-104]	; 0xffffff98
    df10:	ldmdbmi	pc, {r0, r2, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    df14:	strtmi	r2, [r8], -r4, lsl #4
    df18:			; <UNDEFINED> instruction: 0xf7f44479
    df1c:	bllt	849be4 <__assert_fail@plt+0x846df0>
    df20:			; <UNDEFINED> instruction: 0x212d1d28
    df24:	mrc	7, 5, APSR_nzcv, cr14, cr4, {7}
    df28:			; <UNDEFINED> instruction: 0xf990b160
    df2c:	strtmi	r5, [r0], -r1
    df30:	svclt	0x00183d00
    df34:			; <UNDEFINED> instruction: 0xf7fd2501
    df38:	stmdblt	lr, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
    df3c:			; <UNDEFINED> instruction: 0xf7f49800
    df40:	ldrd	lr, [r7], -lr	; <UNPREDICTABLE>
    df44:	strtmi	r2, [r0], -r0, lsl #10
    df48:	stc2l	7, cr15, [r2, #-1012]	; 0xfffffc0c
    df4c:	rscsle	r2, r5, r0, lsl #28
    df50:	eorsvs	r9, r3, r0, lsl #22
    df54:	blmi	320798 <__assert_fail@plt+0x31d9a4>
    df58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    df5c:	blls	67fcc <__assert_fail@plt+0x651d8>
    df60:	qaddle	r4, sl, ip
    df64:	andlt	r4, r2, r8, lsr #12
    df68:	stmdbmi	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    df6c:	andscs	r4, r1, #40, 12	; 0x2800000
    df70:			; <UNDEFINED> instruction: 0xf7f44479
    df74:	blx	fec49b8c <__assert_fail@plt+0xfec46d98>
    df78:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    df7c:			; <UNDEFINED> instruction: 0xf7f4e7e3
    df80:	svclt	0x0000ec4c
    df84:	andeq	r4, r1, r0, lsl lr
    df88:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    df8c:	andeq	r2, r0, r4, lsr r0
    df90:	andeq	r3, r0, r4, asr sp
    df94:	andeq	r4, r1, r0, lsr #27
    df98:	andeq	r3, r0, r4, lsl #26
    df9c:	svcmi	0x00f0e92d
    dfa0:	ldmdbmi	lr!, {r3, r7, r9, sl, lr}
    dfa4:	bmi	f9f808 <__assert_fail@plt+0xf9ca14>
    dfa8:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    dfac:	addlt	r4, r7, r9, ror r4
    dfb0:			; <UNDEFINED> instruction: 0xf50d461e
    dfb4:	stmpl	sl, {r7, r8, r9, ip, lr}
    dfb8:	pkhbtmi	r3, r1, r4, lsl #6
    dfbc:	andsvs	r6, sl, r2, lsl r8
    dfc0:	andeq	pc, r0, #79	; 0x4f
    dfc4:	orrpl	pc, r2, #54525952	; 0x3400000
    dfc8:	ldrdge	pc, [r0], -r3
    dfcc:	ldc2	7, cr15, [r6], #-1012	; 0xfffffc0c
    dfd0:	subsle	r2, sl, r0, lsl #16
    dfd4:	strmi	r7, [r4], -r5, lsl #30
    dfd8:	ldrble	r0, [r6], #-1963	; 0xfffff855
    dfdc:	bleq	8a038 <__assert_fail@plt+0x87244>
    dfe0:			; <UNDEFINED> instruction: 0xf1b8d027
    dfe4:	andle	r0, r2, r0, lsl #30
    dfe8:			; <UNDEFINED> instruction: 0xf8c868e3
    dfec:	mrslt	r3, CPSR
    dff0:	eorsvs	r6, fp, r3, lsr #18
    dff4:	stmdbvs	r3!, {r1, r2, r3, r8, ip, sp, pc}^
    dff8:			; <UNDEFINED> instruction: 0xf1ba6033
    dffc:	andle	r0, r2, r0, lsl #30
    e000:			; <UNDEFINED> instruction: 0xf8ca69a3
    e004:	svcvc	0x00223000
    e008:	vcgt.u32	d18, d15, d0
    e00c:	strvc	r0, [r2, -r1, asr #4]!
    e010:			; <UNDEFINED> instruction: 0xf50d4824
    e014:	stmdbmi	r2!, {r7, r9, ip, lr}
    e018:	ldrbtmi	r3, [r8], #-532	; 0xfffffdec
    e01c:	stmdavs	r8, {r0, r6, fp, ip, lr}
    e020:	submi	r6, r8, r1, lsl r8
    e024:			; <UNDEFINED> instruction: 0x4618d137
    e028:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    e02c:	pop	{r0, r1, r2, ip, sp, pc}
    e030:	blmi	771ff8 <__assert_fail@plt+0x76f204>
    e034:			; <UNDEFINED> instruction: 0xf045a905
    e038:	strbmi	r0, [r8], -r2, lsl #10
    e03c:			; <UNDEFINED> instruction: 0xf640447b
    e040:			; <UNDEFINED> instruction: 0x772572ff
    e044:			; <UNDEFINED> instruction: 0xf7fe9103
    e048:			; <UNDEFINED> instruction: 0x1e03f953
    e04c:	stmdbls	r3, {r5, r6, r7, r8, r9, fp, ip, lr, pc}
    e050:			; <UNDEFINED> instruction: 0xf8014608
    e054:			; <UNDEFINED> instruction: 0x212fb003
    e058:	mcr	7, 1, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    e05c:	ldmdbmi	r3, {r6, r7, r8, ip, sp, pc}
    e060:	andseq	pc, r8, #4, 2
    e064:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    e068:	stmib	sp, {r0, ip, sp}^
    e06c:	ldrbtmi	r3, [r9], #-512	; 0xfffffe00
    e070:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
    e074:	andeq	pc, ip, #4, 2
    e078:	ldcl	7, cr15, [ip, #-976]	; 0xfffffc30
    e07c:	tstle	r7, r4, lsl #16
    e080:			; <UNDEFINED> instruction: 0xf0437f23
    e084:	strvc	r0, [r3, -r1, lsl #6]!
    e088:			; <UNDEFINED> instruction: 0xf06fe7ab
    e08c:			; <UNDEFINED> instruction: 0xe7bf0315
    e090:	mvnscc	pc, #79	; 0x4f
    e094:			; <UNDEFINED> instruction: 0xf7f4e7bc
    e098:	svclt	0x0000ebc0
    e09c:	andeq	r4, r1, ip, asr #26
    e0a0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e0a4:	ldrdeq	r4, [r1], -lr
    e0a8:			; <UNDEFINED> instruction: 0x00002eb0
    e0ac:	andeq	r3, r0, sl, lsl ip
    e0b0:	mvnsmi	lr, sp, lsr #18
    e0b4:	strcs	fp, [r0, -r8, lsl #1]
    e0b8:	ldrdgt	pc, [r4], #143	; 0x8f
    e0bc:	ldrmi	r9, [r4], -r0, lsl #14
    e0c0:			; <UNDEFINED> instruction: 0x463a461d
    e0c4:	svcmi	0x002f463b
    e0c8:			; <UNDEFINED> instruction: 0x460e44fc
    e0cc:			; <UNDEFINED> instruction: 0xf8dda906
    e0d0:			; <UNDEFINED> instruction: 0xf85c8038
    e0d4:	ldmdavs	pc!, {r0, r1, r2, ip, sp, lr}	; <UNPREDICTABLE>
    e0d8:			; <UNDEFINED> instruction: 0xf04f9707
    e0dc:	strmi	r0, [r7], -r0, lsl #14
    e0e0:			; <UNDEFINED> instruction: 0xff5cf7ff
    e0e4:	ldrtmi	fp, [r8], -r0, lsr #22
    e0e8:	blx	64c0e6 <__assert_fail@plt+0x6492f2>
    e0ec:	bls	1bae74 <__assert_fail@plt+0x1b8080>
    e0f0:	svceq	0x0000f1b8
    e0f4:			; <UNDEFINED> instruction: 0xf8dfd02e
    e0f8:			; <UNDEFINED> instruction: 0xf04fc090
    e0fc:	svcmi	0x002333ff
    e100:	ldrbtmi	r4, [ip], #1577	; 0x629
    e104:	stmdacs	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    e108:	andls	r4, r1, pc, ror r4
    e10c:	strtmi	r2, [r0], -r1, lsl #4
    e110:			; <UNDEFINED> instruction: 0xf8cd9603
    e114:	strls	ip, [r0, -r8]
    e118:	mrc	7, 2, APSR_nzcv, cr10, cr4, {7}
    e11c:	b	1bdebc4 <__assert_fail@plt+0x1bdbdd0>
    e120:	b	13ced28 <__assert_fail@plt+0x13cbf34>
    e124:	svclt	0x002873d3
    e128:	mrslt	r2, (UNDEF: 59)
    e12c:	and	r4, r0, r0, lsr #12
    e130:	bmi	5d6138 <__assert_fail@plt+0x5d3344>
    e134:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    e138:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e13c:	subsmi	r9, sl, r7, lsl #22
    e140:	andlt	sp, r8, fp, lsl r1
    e144:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e148:	bls	1a0198 <__assert_fail@plt+0x19d3a4>
    e14c:			; <UNDEFINED> instruction: 0xf1b84478
    e150:	bicsle	r0, r0, r0, lsl #30
    e154:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    e158:	mvnscc	pc, #79	; 0x4f
    e15c:	strtmi	r4, [r9], -pc, lsl #30
    e160:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    e164:	ldrbtmi	r6, [pc], #-515	; e16c <__assert_fail@plt+0xb378>
    e168:	andcs	r9, r1, #1
    e16c:			; <UNDEFINED> instruction: 0xf8cd4620
    e170:	strls	ip, [r0, -r8]
    e174:	mcr	7, 1, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    e178:			; <UNDEFINED> instruction: 0xf7f4e7d0
    e17c:	svclt	0x0000eb4e
    e180:	andeq	r4, r1, r0, lsr ip
    e184:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e188:	muleq	r0, r2, fp
    e18c:	muleq	r0, r8, fp
    e190:	andeq	r4, r1, r2, asr #23
    e194:	andeq	r2, r0, ip, ror #10
    e198:	andeq	r3, r0, r4, lsr fp
    e19c:	andeq	r3, r0, r2, asr fp
    e1a0:	strdlt	fp, [pc], r0
    e1a4:	sasxmi	r4, r5, r0
    e1a8:	bge	321a70 <__assert_fail@plt+0x31ec7c>
    e1ac:	andls	r4, r0, #2130706432	; 0x7f000000
    e1b0:	blge	2df9e8 <__assert_fail@plt+0x2dcbf4>
    e1b4:	bge	2a48b4 <__assert_fail@plt+0x2a1ac0>
    e1b8:	ldmdavs	r6!, {r0, r3, r8, fp, sp, pc}
    e1bc:			; <UNDEFINED> instruction: 0xf04f960d
    e1c0:	strmi	r0, [r6], -r0, lsl #12
    e1c4:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    e1c8:	ldrtmi	fp, [r0], -r0, lsr #22
    e1cc:	blx	fe9cc1c8 <__assert_fail@plt+0xfe9c93d4>
    e1d0:	cmplt	r0, #6291456	; 0x600000
    e1d4:	ldrdeq	lr, [r9, -sp]
    e1d8:	movwcs	lr, #47581	; 0xb9dd
    e1dc:			; <UNDEFINED> instruction: 0xf8dfb36d
    e1e0:	svcmi	0x0024c090
    e1e4:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    e1e8:	ldrbtmi	r3, [pc], #-1286	; e1f0 <__assert_fail@plt+0xb3fc>
    e1ec:	tstls	r4, r5, lsl #4
    e1f0:	mvnscc	pc, #79	; 0x4f
    e1f4:	andcs	r9, r1, #3
    e1f8:	orrpl	pc, r0, pc, asr #8
    e1fc:	strls	r4, [r1], -r0, lsr #12
    e200:	andgt	pc, r8, sp, asr #17
    e204:			; <UNDEFINED> instruction: 0xf7f49700
    e208:			; <UNDEFINED> instruction: 0xf5b0ede4
    e20c:	andle	r5, r1, #128, 30	; 0x200
    e210:	and	r4, r0, r0, lsr #12
    e214:	bmi	61621c <__assert_fail@plt+0x613428>
    e218:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    e21c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e220:	subsmi	r9, sl, sp, lsl #22
    e224:	andlt	sp, pc, sp, lsl r1	; <UNPREDICTABLE>
    e228:	mrcmi	13, 0, fp, cr4, cr0, {7}
    e22c:	ldrdeq	lr, [r9, -sp]
    e230:	movwcs	lr, #47581	; 0xb9dd
    e234:	cfstrscs	mvf4, [r0, #-504]	; 0xfffffe08
    e238:	svcmi	0x0011d1d1
    e23c:	stmib	sp, {r0, r4, r8, sl, fp, lr}^
    e240:	ldrbtmi	r2, [pc], #-773	; e248 <__assert_fail@plt+0xb454>
    e244:	tstls	r4, sp, ror r4
    e248:			; <UNDEFINED> instruction: 0xf04f9003
    e24c:	andcs	r3, r1, #-67108861	; 0xfc000003
    e250:	orrpl	pc, r0, pc, asr #8
    e254:	strls	r4, [r1], -r0, lsr #12
    e258:	strls	r9, [r0, #-1794]	; 0xfffff8fe
    e25c:	ldc	7, cr15, [r8, #976]!	; 0x3d0
    e260:			; <UNDEFINED> instruction: 0xf7f4e7d3
    e264:	svclt	0x0000eada
    e268:	andeq	r4, r1, ip, asr #22
    e26c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e270:	andeq	r3, r0, r8, ror #21
    e274:	strdeq	r3, [r0], -r2
    e278:	ldrdeq	r4, [r1], -lr
    e27c:	andeq	r2, r0, r4, lsl #9
    e280:	andeq	r3, r0, sl, lsl #21
    e284:			; <UNDEFINED> instruction: 0x00003ab4
    e288:	stmdbcs	r0, {r4, r5, r8, sl, ip, sp, pc}
    e28c:	bcs	3def4 <__assert_fail@plt+0x3b100>
    e290:	vcvt.f16.s16	d4, d12, #19
    e294:	blmi	7216ec <__assert_fail@plt+0x71e8f8>
    e298:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    e29c:			; <UNDEFINED> instruction: 0xf8cd681b
    e2a0:			; <UNDEFINED> instruction: 0xf04f340c
    e2a4:	andsle	r0, sl, r0, lsl #6
    e2a8:	andls	sl, r0, #3, 26	; 0xc0
    e2ac:	orrvs	pc, r0, #1325400064	; 0x4f000000
    e2b0:			; <UNDEFINED> instruction: 0xf7ff462a
    e2b4:			; <UNDEFINED> instruction: 0xb190fefd
    e2b8:			; <UNDEFINED> instruction: 0x46284914
    e2bc:			; <UNDEFINED> instruction: 0xf7f44479
    e2c0:			; <UNDEFINED> instruction: 0x4604ed3a
    e2c4:	ldmdbmi	r2, {r3, r4, r6, r8, ip, sp, pc}
    e2c8:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    e2cc:	ldmib	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e2d0:	strtmi	r4, [r0], -r3, lsl #12
    e2d4:			; <UNDEFINED> instruction: 0xf7f4461c
    e2d8:	stccs	12, cr14, [r1], {176}	; 0xb0
    e2dc:	andcs	sp, r0, ip
    e2e0:	blmi	260b18 <__assert_fail@plt+0x25dd24>
    e2e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e2e8:			; <UNDEFINED> instruction: 0xf8dd681a
    e2ec:	subsmi	r3, sl, ip, lsl #8
    e2f0:	vrhadd.s8	d13, d13, d6
    e2f4:	ldclt	13, cr4, [r0, #-80]!	; 0xffffffb0
    e2f8:			; <UNDEFINED> instruction: 0xf7f44628
    e2fc:	strb	lr, [pc, r8, lsl #21]!
    e300:	b	fe2cc2d8 <__assert_fail@plt+0xfe2c94e4>
    e304:	andeq	r4, r1, r0, ror #20
    e308:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e30c:	muleq	r0, r4, r7
    e310:	andeq	r3, r0, sl, asr #20
    e314:	andeq	r4, r1, r4, lsl sl
    e318:			; <UNDEFINED> instruction: 0xf5adb530
    e31c:	ldcmi	13, cr5, [fp], {131}	; 0x83
    e320:	bmi	6fa544 <__assert_fail@plt+0x6f7750>
    e324:	orrpl	pc, r3, #54525952	; 0x3400000
    e328:	tstcc	r4, #124, 8	; 0x7c000000
    e32c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    e330:			; <UNDEFINED> instruction: 0xf04f601a
    e334:			; <UNDEFINED> instruction: 0xb1b90200
    e338:	movwcs	sl, #3101	; 0xc1d
    e33c:	vst2.8	{d25-d28}, [pc], r0
    e340:	strtmi	r5, [r2], -r0, lsl #7
    e344:	mrc2	7, 5, pc, cr4, cr15, {7}
    e348:	stfged	f3, [r2, #-448]	; 0xfffffe40
    e34c:	andcs	r4, r3, r1, lsr #12
    e350:			; <UNDEFINED> instruction: 0xf7f4462a
    e354:	ldmdblt	r8!, {r3, r8, sl, fp, sp, lr, pc}
    e358:	vst2.8	{d6,d8}, [r3 :128], fp
    e35c:			; <UNDEFINED> instruction: 0xf5b34370
    e360:	svclt	0x00084f80
    e364:	andle	r2, r0, r1
    e368:	stmdbmi	sl, {sp}
    e36c:	orrpl	pc, r3, #54525952	; 0x3400000
    e370:	tstcc	r4, #28672	; 0x7000
    e374:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    e378:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    e37c:	qaddle	r4, r1, r3
    e380:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    e384:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    e388:	b	11cc360 <__assert_fail@plt+0x11c956c>
    e38c:	ldrdeq	r4, [r1], -r0
    e390:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e394:	andeq	r4, r1, r4, lsl #19
    e398:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e39c:	ldmdbmi	r7, {r1, r3, r9, sl, lr}
    e3a0:	ldrbtmi	fp, [ip], #1296	; 0x510
    e3a4:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
    e3a8:			; <UNDEFINED> instruction: 0xf85cb084
    e3ac:			; <UNDEFINED> instruction: 0xf50d1001
    e3b0:	ldcge	3, cr5, [fp], {131}	; 0x83
    e3b4:	sbcsvs	r6, r9, r9, lsl #16
    e3b8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    e3bc:	strtmi	r3, [r1], -ip, lsl #6
    e3c0:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    e3c4:			; <UNDEFINED> instruction: 0x4621b138
    e3c8:	andcs	r4, r3, sl, ror #12
    e3cc:	stcl	7, cr15, [sl], {244}	; 0xf4
    e3d0:			; <UNDEFINED> instruction: 0xf080fab0
    e3d4:	stmdbmi	sl, {r6, r8, fp}
    e3d8:	orrpl	pc, r3, #54525952	; 0x3400000
    e3dc:	movwcc	r4, #51719	; 0xca07
    e3e0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    e3e4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    e3e8:	qaddle	r4, r1, r3
    e3ec:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    e3f0:	ldclt	0, cr11, [r0, #-16]
    e3f4:	b	44c3cc <__assert_fail@plt+0x4495d8>
    e3f8:	andeq	r4, r1, r6, asr r9
    e3fc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e400:	andeq	r4, r1, r8, lsl r9
    e404:			; <UNDEFINED> instruction: 0xf5adb5f0
    e408:	svcmi	0x00205d01
    e40c:	cdpmi	0, 2, cr11, cr0, cr13, {4}
    e410:	ldrbtmi	sl, [pc], #-3355	; e418 <__assert_fail@plt+0xb624>
    e414:	movwpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
    e418:	strmi	r3, [ip], -ip, lsr #6
    e41c:	andcs	r5, r0, #3112960	; 0x2f8000
    e420:	ldmdavs	r6!, {r0, r3, r5, r9, sl, lr}
    e424:			; <UNDEFINED> instruction: 0xf04f601e
    e428:			; <UNDEFINED> instruction: 0xf7ff0600
    e42c:	teqlt	r0, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
    e430:	strtmi	r4, [r9], -sl, ror #12
    e434:			; <UNDEFINED> instruction: 0xf7f42003
    e438:			; <UNDEFINED> instruction: 0x4606ec96
    e43c:	andcs	fp, r0, r8, ror r1
    e440:			; <UNDEFINED> instruction: 0xf50d4914
    e444:	bmi	4a3050 <__assert_fail@plt+0x4a025c>
    e448:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
    e44c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    e450:	subsmi	r6, r1, sl, lsl r8
    e454:			; <UNDEFINED> instruction: 0xf50dd117
    e458:	andlt	r5, sp, r1, lsl #26
    e45c:			; <UNDEFINED> instruction: 0xf50dbdf0
    e460:	strtmi	r5, [r8], -r3, lsl #15
    e464:			; <UNDEFINED> instruction: 0xf640370c
    e468:			; <UNDEFINED> instruction: 0x463972ff
    e46c:	b	34c444 <__assert_fail@plt+0x349650>
    e470:	blle	ff915c84 <__assert_fail@plt+0xff912e90>
    e474:	ldrtmi	r4, [r8], -r1, lsr #12
    e478:			; <UNDEFINED> instruction: 0xf7f454fe
    e47c:	stmdacc	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
    e480:	andcs	fp, r1, r8, lsl pc
    e484:			; <UNDEFINED> instruction: 0xf7f4e7dc
    e488:	svclt	0x0000e9c8
    e48c:	andeq	r4, r1, r6, ror #17
    e490:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e494:	andeq	r4, r1, lr, lsr #17
    e498:	mvnsmi	lr, #737280	; 0xb4000
    e49c:	stmdbmi	r4!, {r0, r2, r3, r9, sl, lr}^
    e4a0:	bmi	191fd04 <__assert_fail@plt+0x191cf10>
    e4a4:	cfstr32pl	mvfx15, [r4, #692]	; 0x2b4
    e4a8:	addlt	r4, r1, r9, ror r4
    e4ac:	orrpl	pc, r3, #54525952	; 0x3400000
    e4b0:	stmpl	sl, {r1, r2, r9, sl, lr}
    e4b4:	ldmdavs	r2, {r2, r3, r4, r8, r9, ip, sp}
    e4b8:			; <UNDEFINED> instruction: 0xf04f601a
    e4bc:	stmdacs	r0, {r9}
    e4c0:	adchi	pc, r0, r0
    e4c4:			; <UNDEFINED> instruction: 0xf0002d00
    e4c8:	ldmdami	fp, {r1, r2, r5, r7, pc}^
    e4cc:	strtmi	r2, [r9], -r5, lsl #4
    e4d0:			; <UNDEFINED> instruction: 0xf7f44478
    e4d4:	stmdacs	r0, {r2, r4, r6, sl, fp, sp, lr, pc}
    e4d8:	addhi	pc, r5, r0
    e4dc:			; <UNDEFINED> instruction: 0xf7f44628
    e4e0:			; <UNDEFINED> instruction: 0x4604e996
    e4e4:			; <UNDEFINED> instruction: 0xf04fb398
    e4e8:	and	r0, r1, r1, lsr #16
    e4ec:	andhi	pc, r0, r0, lsl #17
    e4f0:	strtmi	r2, [r0], -pc, lsr #2
    e4f4:	b	ff64c4cc <__assert_fail@plt+0xff6496d8>
    e4f8:	mvnsle	r2, r0, lsl #16
    e4fc:	suble	r2, r5, r0, lsl #30
    e500:	blcs	192c5b4 <__assert_fail@plt+0x19297c0>
    e504:			; <UNDEFINED> instruction: 0x4638d03c
    e508:	stmib	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e50c:	mvnslt	r4, r5, lsl #12
    e510:	and	r2, r0, r1, lsr #14
    e514:			; <UNDEFINED> instruction: 0x212f7007
    e518:			; <UNDEFINED> instruction: 0xf7f44628
    e51c:	stmdacs	r0, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
    e520:	bmi	11c2d08 <__assert_fail@plt+0x11bff14>
    e524:			; <UNDEFINED> instruction: 0xf44faf1f
    e528:	stmib	sp, {r7, r8, r9, ip, lr}^
    e52c:	ldrmi	r5, [r9], -r2, lsl #8
    e530:			; <UNDEFINED> instruction: 0x4638447a
    e534:	strls	r9, [r1], -r0, lsl #4
    e538:			; <UNDEFINED> instruction: 0xf7f42201
    e53c:	strmi	lr, [r3], -sl, asr #24
    e540:	ldrmi	r4, [sp], -r8, lsr #12
    e544:	ldm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e548:	svcpl	0x0080f5b5
    e54c:			; <UNDEFINED> instruction: 0xf04fd35d
    e550:			; <UNDEFINED> instruction: 0xf04f0800
    e554:	strtmi	r0, [r0], -r0, lsl #18
    e558:	ldm	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e55c:	bmi	d60a44 <__assert_fail@plt+0xd5dc50>
    e560:	orrpl	pc, r3, #54525952	; 0x3400000
    e564:	tstcc	ip, #2030043136	; 0x79000000
    e568:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    e56c:	subsmi	r6, r1, sl, lsl r8
    e570:			; <UNDEFINED> instruction: 0x4640d15b
    e574:			; <UNDEFINED> instruction: 0xf50d4649
    e578:	andlt	r5, r1, r4, lsl #27
    e57c:	mvnshi	lr, #12386304	; 0xbd0000
    e580:	blcs	1b6c734 <__assert_fail@plt+0x1b69940>
    e584:	stmiavc	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    e588:			; <UNDEFINED> instruction: 0xd1bc2b2d
    e58c:	vldrge	s8, [pc, #-180]	; e4e0 <__assert_fail@plt+0xb6ec>
    e590:	orrpl	pc, r0, #1325400064	; 0x4f000000
    e594:	strvs	lr, [r1], #-2509	; 0xfffff633
    e598:			; <UNDEFINED> instruction: 0x4628447a
    e59c:	ldrmi	r9, [r9], -r0, lsl #4
    e5a0:			; <UNDEFINED> instruction: 0xf7f42201
    e5a4:			; <UNDEFINED> instruction: 0xf5b0ec16
    e5a8:	sbcsle	r5, r0, #128, 30	; 0x200
    e5ac:			; <UNDEFINED> instruction: 0xf7fe4628
    e5b0:	strmi	pc, [r0], r7, asr #29
    e5b4:	b	161ffe0 <__assert_fail@plt+0x161d1ec>
    e5b8:	bicle	r0, ip, r9, lsl #6
    e5bc:	vst2.8	{d20-d21}, [pc :128], r2
    e5c0:	ldrmi	r5, [r9], -r0, lsl #7
    e5c4:	ldrbtmi	r2, [r8], #-513	; 0xfffffdff
    e5c8:	andls	r9, r0, r2, lsl #8
    e5cc:	strls	r4, [r1], -r8, lsr #12
    e5d0:	bl	fffcc5a8 <__assert_fail@plt+0xfffc97b4>
    e5d4:	svcpl	0x0080f5b0
    e5d8:			; <UNDEFINED> instruction: 0x4628d2bd
    e5dc:	mrc2	7, 5, pc, cr0, cr14, {7}
    e5e0:	strmi	r4, [r9], r0, lsl #13
    e5e4:			; <UNDEFINED> instruction: 0xf10de7b7
    e5e8:			; <UNDEFINED> instruction: 0x46290810
    e5ec:	strcc	r2, [r5, #-3]
    e5f0:			; <UNDEFINED> instruction: 0xf7f44642
    e5f4:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    e5f8:	svcge	0x0070f47f
    e5fc:	stmdbhi	r8, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    e600:	str	r4, [r8, r4, lsl #12]!
    e604:	ldrbtmi	r4, [lr], #-3601	; 0xfffff1ef
    e608:			; <UNDEFINED> instruction: 0x4638e75c
    e60c:	mrc2	7, 4, pc, cr8, cr14, {7}
    e610:	strmi	r4, [r9], r0, lsl #13
    e614:	blmi	3c8498 <__assert_fail@plt+0x3c56a4>
    e618:	subsvc	pc, r5, #1325400064	; 0x4f000000
    e61c:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    e620:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    e624:			; <UNDEFINED> instruction: 0xf7f44478
    e628:			; <UNDEFINED> instruction: 0xf7f4ebe6
    e62c:	svclt	0x0000e8f6
    e630:	andeq	r4, r1, r0, asr r8
    e634:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e638:	andeq	r3, r0, ip, asr r8
    e63c:	andeq	r3, r0, r4, lsl #16
    e640:	muleq	r1, r4, r7
    e644:			; <UNDEFINED> instruction: 0x000037b4
    e648:	muleq	r0, sl, r7
    e64c:	strheq	r2, [r0], -r2	; <UNPREDICTABLE>
    e650:	andeq	r3, r0, r4, lsl #15
    e654:	strdeq	r3, [r0], -lr
    e658:	andeq	r1, r0, r4, asr #13
    e65c:	strmi	r2, [r1], -r0, lsl #4
    e660:			; <UNDEFINED> instruction: 0xf7ff4610
    e664:	svclt	0x0000bf19
    e668:			; <UNDEFINED> instruction: 0xf7fdb508
    e66c:	ldmib	r0, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}^
    e670:	stflts	f0, [r8, #-0]
    e674:	svcmi	0x00f0e92d
    e678:	ldmdbmi	r2!, {r3, r7, r9, sl, lr}^
    e67c:	bmi	1ca00c8 <__assert_fail@plt+0x1c9d2d4>
    e680:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    e684:	addlt	r4, r5, r9, ror r4
    e688:			; <UNDEFINED> instruction: 0xf50d461f
    e68c:	stmpl	sl, {r7, r8, r9, ip, lr}
    e690:	ldmdavs	r2, {r2, r3, r8, r9, ip, sp}
    e694:			; <UNDEFINED> instruction: 0xf04f601a
    e698:	stmdacs	r0, {r9}
    e69c:	addshi	pc, r9, r0
    e6a0:	tstcs	r0, sl, ror #20
    e6a4:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    e6a8:	blx	ff5cc6a4 <__assert_fail@plt+0xff5c98b0>
    e6ac:	stmdacs	r0, {r2, r9, sl, lr}
    e6b0:	mvfgesm	f5, f7
    e6b4:			; <UNDEFINED> instruction: 0xf6404603
    e6b8:			; <UNDEFINED> instruction: 0x462872ff
    e6bc:			; <UNDEFINED> instruction: 0xf7fd4631
    e6c0:	mcrne	14, 0, pc, cr3, cr7, {0}	; <UNPREDICTABLE>
    e6c4:	addhi	pc, r5, r0, asr #5
    e6c8:	ldrbtpl	r4, [r4], #1584	; 0x630
    e6cc:	blx	feb4a6d4 <__assert_fail@plt+0xfeb478e0>
    e6d0:			; <UNDEFINED> instruction: 0xf0004630
    e6d4:	strmi	pc, [r3], r9, lsr #21
    e6d8:	rsbsle	r2, sl, r0, lsl #16
    e6dc:	beq	c0a820 <__assert_fail@plt+0xc07a2c>
    e6e0:			; <UNDEFINED> instruction: 0xf886e001
    e6e4:			; <UNDEFINED> instruction: 0x2121a000
    e6e8:			; <UNDEFINED> instruction: 0xf7f44658
    e6ec:			; <UNDEFINED> instruction: 0x4606e9de
    e6f0:	mvnsle	r2, r0, lsl #16
    e6f4:	svceq	0x0000f1b8
    e6f8:			; <UNDEFINED> instruction: 0xf1b9bf18
    e6fc:			; <UNDEFINED> instruction: 0xf0400f00
    e700:	cmnlt	r7, r3, lsl #1
    e704:			; <UNDEFINED> instruction: 0xf7fd4628
    e708:	andcs	pc, r0, #589824	; 0x90000
    e70c:			; <UNDEFINED> instruction: 0xf7ff4659
    e710:	strmi	pc, [r2], -r3, asr #29
    e714:	stmib	r7, {r0, r1, r3, r9, sl, lr}^
    e718:	tstmi	r3, #0, 6
    e71c:	stmdbmi	ip, {r0, r3, r4, r6, ip, lr, pc}^
    e720:	orrpl	pc, r0, #54525952	; 0x3400000
    e724:	movwcc	r4, #51784	; 0xca48
    e728:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    e72c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    e730:			; <UNDEFINED> instruction: 0xf0404051
    e734:	strtmi	r8, [r0], -r4, lsl #1
    e738:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    e73c:	pop	{r0, r2, ip, sp, pc}
    e740:	bmi	1132708 <__assert_fail@plt+0x112f914>
    e744:	stcge	14, cr10, [r4], {1}
    e748:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    e74c:	movwcs	r4, #1585	; 0x631
    e750:			; <UNDEFINED> instruction: 0xf7fd9301
    e754:			; <UNDEFINED> instruction: 0xf854ff11
    e758:			; <UNDEFINED> instruction: 0xf1a42c0c
    e75c:			; <UNDEFINED> instruction: 0xf8440008
    e760:	bcs	19788 <__assert_fail@plt+0x16994>
    e764:	ldmdbmi	ip!, {r0, r3, r4, r5, ip, lr, pc}
    e768:			; <UNDEFINED> instruction: 0xf7f44479
    e76c:	orrslt	lr, r8, #950272	; 0xe8000
    e770:	andcs	r4, r4, #950272	; 0xe8000
    e774:			; <UNDEFINED> instruction: 0xf7f44479
    e778:	ldmdavs	r2!, {r4, r6, r7, r8, fp, sp, lr, pc}
    e77c:	bllt	181ff94 <__assert_fail@plt+0x181d1a0>
    e780:			; <UNDEFINED> instruction: 0xf7f34610
    e784:			; <UNDEFINED> instruction: 0x4628efbc
    e788:	blx	b4c78c <__assert_fail@plt+0xb49998>
    e78c:	teqlt	r8, #6291456	; 0x600000
    e790:	svceq	0x0000f1b8
    e794:			; <UNDEFINED> instruction: 0xf1b9bf18
    e798:	cmple	r6, r0, lsl #30
    e79c:	suble	r2, r0, r0, lsl #30
    e7a0:			; <UNDEFINED> instruction: 0xf7fc4628
    e7a4:	andcs	pc, r0, #748	; 0x2ec
    e7a8:			; <UNDEFINED> instruction: 0xf7ff4631
    e7ac:			; <UNDEFINED> instruction: 0x4602fe75
    e7b0:	stmib	r7, {r0, r1, r3, r9, sl, lr}^
    e7b4:	tstmi	r3, #0, 6
    e7b8:	teqle	r3, r0, lsr r6
    e7bc:	svc	0x009ef7f3
    e7c0:	svceq	0x0000f1b8
    e7c4:			; <UNDEFINED> instruction: 0x464ad019
    e7c8:	strtmi	r4, [r8], -r1, asr #12
    e7cc:			; <UNDEFINED> instruction: 0xf864f7ff
    e7d0:			; <UNDEFINED> instruction: 0xf04fb998
    e7d4:			; <UNDEFINED> instruction: 0xe7a234ff
    e7d8:			; <UNDEFINED> instruction: 0x46106832
    e7dc:	svc	0x008ef7f3
    e7e0:	svceq	0x0000f1b8
    e7e4:	strbmi	sp, [sl], -r6
    e7e8:	strtmi	r4, [r8], -r1, asr #12
    e7ec:			; <UNDEFINED> instruction: 0xf854f7ff
    e7f0:	rscle	r2, lr, r0, lsl #16
    e7f4:	svccs	0x0000463c
    e7f8:			; <UNDEFINED> instruction: 0x4628d091
    e7fc:			; <UNDEFINED> instruction: 0xf7ff2400
    e800:	stmib	r7, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    e804:	str	r0, [sl, r0, lsl #2]
    e808:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    e80c:			; <UNDEFINED> instruction: 0x46404659
    e810:			; <UNDEFINED> instruction: 0xf7f4464a
    e814:			; <UNDEFINED> instruction: 0xf808e9c4
    e818:	svccs	0x00006009
    e81c:	svcge	0x0072f47f
    e820:			; <UNDEFINED> instruction: 0x4630e77d
    e824:	svc	0x006af7f3
    e828:			; <UNDEFINED> instruction: 0xf109e779
    e82c:			; <UNDEFINED> instruction: 0x46013aff
    e830:	ldrbmi	r4, [r2], -r0, asr #12
    e834:	ldmib	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e838:	andmi	pc, sl, r8, lsl #16
    e83c:			; <UNDEFINED> instruction: 0xf7f3e7ae
    e840:	svclt	0x0000efec
    e844:	andeq	r4, r1, r4, ror r6
    e848:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e84c:	ldrdeq	r3, [r0], -r6
    e850:	ldrdeq	r4, [r1], -r0
    e854:	andeq	r1, r0, lr, ror #15
    e858:	andeq	r1, r0, ip, ror r6
    e85c:			; <UNDEFINED> instruction: 0x000017bc
    e860:	cmnmi	r0, #737280	; 0xb4000
    e864:	strmi	r4, [r9], r0, lsl #13
    e868:	b	16200e8 <__assert_fail@plt+0x161d2f4>
    e86c:	andsle	r0, r3, r9, lsl #6
    e870:	ldrmi	r2, [r5], -r0, lsl #6
    e874:			; <UNDEFINED> instruction: 0xf7fe461a
    e878:			; <UNDEFINED> instruction: 0x4604ffb7
    e87c:	blls	1bae64 <__assert_fail@plt+0x1b8070>
    e880:			; <UNDEFINED> instruction: 0x46294632
    e884:	mrc2	7, 7, pc, cr6, cr15, {7}
    e888:	strtmi	r4, [r0], -r3, lsl #12
    e88c:			; <UNDEFINED> instruction: 0xf7fd461c
    e890:			; <UNDEFINED> instruction: 0x4620f89f
    e894:	cmnhi	r0, #12386304	; 0xbd0000
    e898:	ldreq	pc, [r5], #-111	; 0xffffff91
    e89c:			; <UNDEFINED> instruction: 0xf06fe7f9
    e8a0:	ldrb	r0, [r6, fp, lsl #8]!
    e8a4:	addlt	fp, r6, r0, ror r5
    e8a8:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e8ac:	strls	sl, [r0], -r2, lsl #28
    e8b0:	cdpmi	3, 1, cr2, cr3, cr0, {0}
    e8b4:			; <UNDEFINED> instruction: 0x461a44fc
    e8b8:	strmi	r4, [sp], -r4, lsl #12
    e8bc:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    e8c0:			; <UNDEFINED> instruction: 0x96056836
    e8c4:	streq	pc, [r0], -pc, asr #32
    e8c8:			; <UNDEFINED> instruction: 0xffcaf7ff
    e8cc:	ldmib	sp, {r7, r8, fp, ip, sp, pc}^
    e8d0:	adcmi	r2, fp, #134217728	; 0x8000000
    e8d4:	adcmi	fp, r2, #6, 30
    e8d8:	andcs	r2, r0, r1
    e8dc:	blmi	221108 <__assert_fail@plt+0x21e314>
    e8e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e8e4:	blls	168954 <__assert_fail@plt+0x165b60>
    e8e8:	qaddle	r4, sl, r4
    e8ec:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    e8f0:	rscscc	pc, pc, pc, asr #32
    e8f4:			; <UNDEFINED> instruction: 0xf7f3e7f2
    e8f8:	svclt	0x0000ef90
    e8fc:	andeq	r4, r1, r4, asr #8
    e900:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e904:	andeq	r4, r1, r8, lsl r4
    e908:			; <UNDEFINED> instruction: 0xb09db5f0
    e90c:	strmi	r4, [r7], -r1, lsr #24
    e910:	ldrmi	r4, [r6], -r1, lsr #22
    e914:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    e918:	ldmdavs	fp, {r2, r3, r9, sl, lr}
    e91c:			; <UNDEFINED> instruction: 0xf04f931b
    e920:			; <UNDEFINED> instruction: 0xf7fe0300
    e924:	strhlt	pc, [r0, #249]!	; 0xf9	; <UNPREDICTABLE>
    e928:			; <UNDEFINED> instruction: 0xf7f44605
    e92c:	stcne	8, cr14, [r3, #712]	; 0x2c8
    e930:	ldmdale	r6, {r0, r1, r4, r5, r7, r9, lr}
    e934:	strtmi	r1, [r9], -r2, asr #24
    e938:			; <UNDEFINED> instruction: 0xf7f31d60
    e93c:	blmi	60a4a4 <__assert_fail@plt+0x6076b0>
    e940:	strtmi	r4, [r1], -sl, ror #12
    e944:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    e948:	eorvs	r7, r0, fp, lsl r9
    e94c:			; <UNDEFINED> instruction: 0x71232003
    e950:	b	24c928 <__assert_fail@plt+0x249b34>
    e954:	blls	13cdfc <__assert_fail@plt+0x13a008>
    e958:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    e95c:	svcmi	0x00c0f5b3
    e960:	andcs	sp, r0, sl
    e964:	blmi	3211a4 <__assert_fail@plt+0x31e3b0>
    e968:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e96c:	blls	6e89dc <__assert_fail@plt+0x6e5be8>
    e970:	qaddle	r4, sl, ip
    e974:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    e978:	ldmib	sp, {r3, r4, r5, r9, sl, lr}^
    e97c:			; <UNDEFINED> instruction: 0xf7ff6708
    e980:	addmi	pc, pc, #1840	; 0x730
    e984:	addmi	fp, r6, #8, 30
    e988:	strtmi	sp, [r0], -fp, ror #3
    e98c:			; <UNDEFINED> instruction: 0xf7f3e7ea
    e990:	svclt	0x0000ef44
    e994:	andeq	r4, r1, r4, ror #7
    e998:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e99c:	andeq	r3, r0, r8, ror #7
    e9a0:	muleq	r1, r0, r3
    e9a4:			; <UNDEFINED> instruction: 0x461eb570
    e9a8:	ldrmi	r2, [r4], -r0, lsl #6
    e9ac:			; <UNDEFINED> instruction: 0x4625461a
    e9b0:			; <UNDEFINED> instruction: 0xff1af7fe
    e9b4:	cmplt	r0, r4, lsl #12
    e9b8:			; <UNDEFINED> instruction: 0x46294632
    e9bc:			; <UNDEFINED> instruction: 0xffa4f7ff
    e9c0:	strtmi	r4, [r0], -r3, lsl #12
    e9c4:			; <UNDEFINED> instruction: 0xf7fd461c
    e9c8:	strtmi	pc, [r0], -r3, lsl #16
    e9cc:	svclt	0x0000bd70
    e9d0:			; <UNDEFINED> instruction: 0x461eb570
    e9d4:	ldrmi	r2, [r4], -r0, lsl #6
    e9d8:			; <UNDEFINED> instruction: 0x4625461a
    e9dc:			; <UNDEFINED> instruction: 0xff04f7fe
    e9e0:	cmplt	r0, r4, lsl #12
    e9e4:			; <UNDEFINED> instruction: 0x46294632
    e9e8:			; <UNDEFINED> instruction: 0xff56f7fe
    e9ec:	strtmi	r4, [r0], -r3, lsl #12
    e9f0:			; <UNDEFINED> instruction: 0xf7fc461c
    e9f4:	strtmi	pc, [r0], -sp, ror #31
    e9f8:	svclt	0x0000bd70
    e9fc:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ea00:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
    ea04:	cfldrsmi	mvf4, [sl], {252}	; 0xfc
    ea08:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    ea0c:			; <UNDEFINED> instruction: 0xf50db082
    ea10:			; <UNDEFINED> instruction: 0xf85c5280
    ea14:	andcc	r4, r4, #4
    ea18:	andsvs	r6, r4, r4, lsr #16
    ea1c:	streq	pc, [r0], #-79	; 0xffffffb1
    ea20:			; <UNDEFINED> instruction: 0xf7fe461a
    ea24:	strmi	pc, [r4], -r1, ror #29
    ea28:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q0.5>, q12
    ea2c:	strbtmi	r0, [r9], -r1, lsl #4
    ea30:			; <UNDEFINED> instruction: 0xff32f7fe
    ea34:	strtmi	r4, [r0], -r1, lsl #12
    ea38:			; <UNDEFINED> instruction: 0xfffaf7fe
    ea3c:	strtmi	r4, [r0], -r3, lsl #12
    ea40:			; <UNDEFINED> instruction: 0xf7fc461c
    ea44:	stmdbmi	fp, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ea48:	orrpl	pc, r0, #54525952	; 0x3400000
    ea4c:	movwcc	r4, #18952	; 0x4a08
    ea50:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    ea54:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    ea58:	qaddle	r4, r1, r4
    ea5c:			; <UNDEFINED> instruction: 0xf50d4620
    ea60:	andlt	r5, r2, r0, lsl #27
    ea64:			; <UNDEFINED> instruction: 0xf7f3bd10
    ea68:	svclt	0x0000eed8
    ea6c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    ea70:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ea74:	andeq	r4, r1, r8, lsr #5
    ea78:	vmla.f<illegal width 8>	d18, d16, d2[0]
    ea7c:			; <UNDEFINED> instruction: 0xf7f30108
    ea80:	svclt	0x0000bf0f
    ea84:			; <UNDEFINED> instruction: 0x4614b570
    ea88:	addlt	r4, r4, r1, lsr #20
    ea8c:	strmi	r4, [r5], -r1, lsr #22
    ea90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ea94:	movwls	r6, #14363	; 0x381b
    ea98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ea9c:	tstlt	r1, #11534336	; 0xb00000
    eaa0:	stmdage	r2, {r0, r2, r3, r4, r9, fp, lr}
    eaa4:	strls	r2, [r0], #-257	; 0xfffffeff
    eaa8:			; <UNDEFINED> instruction: 0xf7f3447a
    eaac:	stmdacs	r0, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    eab0:	eorscs	sp, pc, r8, lsr #22
    eab4:	ldmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eab8:	stmdals	r2, {r1, r2, r9, sl, lr}
    eabc:			; <UNDEFINED> instruction: 0xffdcf7ff
    eac0:	ldrtmi	r4, [r0], -r4, lsl #12
    eac4:	stmdb	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eac8:	andsle	r1, r6, r3, ror #24
    eacc:	eorvs	r9, fp, r2, lsl #22
    ead0:	blmi	421320 <__assert_fail@plt+0x41e52c>
    ead4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ead8:	blls	e8b48 <__assert_fail@plt+0xe5d54>
    eadc:	tstle	r4, sl, asr r0
    eae0:	andlt	r4, r4, r0, lsr #12
    eae4:	stmdami	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    eae8:			; <UNDEFINED> instruction: 0xf7f34478
    eaec:			; <UNDEFINED> instruction: 0x4603ef36
    eaf0:	bicsle	r2, r5, r0, lsl #16
    eaf4:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    eaf8:	stmdals	r2, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    eafc:	ldcl	7, cr15, [lr, #972]!	; 0x3cc
    eb00:	strb	r2, [r4, r0, lsl #6]!
    eb04:	ldrbtcc	pc, [pc], #79	; eb0c <__assert_fail@plt+0xbd18>	; <UNPREDICTABLE>
    eb08:			; <UNDEFINED> instruction: 0xf7f3e7e2
    eb0c:	svclt	0x0000ee86
    eb10:	andeq	r4, r1, r8, ror #4
    eb14:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    eb18:	andeq	r3, r0, r8, lsr #6
    eb1c:	andeq	r4, r1, r4, lsr #4
    eb20:	andeq	r3, r0, r0, ror #5
    eb24:	andeq	r3, r0, sl, asr #5
    eb28:			; <UNDEFINED> instruction: 0x460ab570
    eb2c:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    eb30:			; <UNDEFINED> instruction: 0xf7f44605
    eb34:	mcrne	8, 0, lr, cr4, cr4, {4}
    eb38:	strtmi	sp, [r0], -r1, lsl #22
    eb3c:			; <UNDEFINED> instruction: 0x4628bd70
    eb40:	mrc	7, 3, APSR_nzcv, cr6, cr3, {7}
    eb44:	blle	ffe1635c <__assert_fail@plt+0xffe13568>
    eb48:			; <UNDEFINED> instruction: 0xf7f42101
    eb4c:	cdpne	8, 0, cr14, cr2, cr8, {4}
    eb50:			; <UNDEFINED> instruction: 0xf042db07
    eb54:	tstcs	r2, r1, lsl #4
    eb58:			; <UNDEFINED> instruction: 0xf7f44620
    eb5c:	stmdacs	r0, {r7, fp, sp, lr, pc}
    eb60:			; <UNDEFINED> instruction: 0xf7f3daeb
    eb64:	strmi	lr, [r5], -lr, asr #31
    eb68:	stmdavs	lr!, {r5, r9, sl, lr}
    eb6c:	ldrbtcc	pc, [pc], #79	; eb74 <__assert_fail@plt+0xbd80>	; <UNPREDICTABLE>
    eb70:	ldmdb	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eb74:	strb	r6, [r0, lr, lsr #32]!
    eb78:	svclt	0x0038f7f3
    eb7c:	mvnsmi	lr, #737280	; 0xb4000
    eb80:	suble	r2, fp, r0, lsl #16
    eb84:	mulcc	r0, r0, r9
    eb88:	suble	r2, r7, r0, lsl #22
    eb8c:			; <UNDEFINED> instruction: 0xf7f34689
    eb90:			; <UNDEFINED> instruction: 0x4607ee3e
    eb94:	suble	r2, r4, r0, lsl #16
    eb98:	mulcc	r0, r0, r9
    eb9c:	svclt	0x00062b2f
    eba0:			; <UNDEFINED> instruction: 0xf9901c45
    eba4:	strmi	r3, [r5], -r1
    eba8:			; <UNDEFINED> instruction: 0x262fb3b3
    ebac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ebb0:			; <UNDEFINED> instruction: 0xf880e00a
    ebb4:			; <UNDEFINED> instruction: 0xf9958000
    ebb8:	bllt	dabc0 <__assert_fail@plt+0xd7dcc>
    ebbc:			; <UNDEFINED> instruction: 0xf8054625
    ebc0:			; <UNDEFINED> instruction: 0xf9946b01
    ebc4:	teqlt	fp, #1
    ebc8:	strtmi	r2, [r8], -pc, lsr #2
    ebcc:	svc	0x006cf7f3
    ebd0:	stmdacs	r0, {r2, r9, sl, lr}
    ebd4:			; <UNDEFINED> instruction: 0xf995d1ed
    ebd8:	mvnlt	r3, r0
    ebdc:	ldrtmi	r4, [r8], -r9, asr #12
    ebe0:	svc	0x00b4f7f3
    ebe4:			; <UNDEFINED> instruction: 0xb1b84605
    ebe8:	svc	0x008af7f3
    ebec:	blcs	468c00 <__assert_fail@plt+0x465e0c>
    ebf0:			; <UNDEFINED> instruction: 0x4638d012
    ebf4:	stc	7, cr15, [r2, #972]	; 0x3cc
    ebf8:	pop	{r3, r5, r9, sl, lr}
    ebfc:			; <UNDEFINED> instruction: 0x464983f8
    ec00:			; <UNDEFINED> instruction: 0xf7f34638
    ec04:	strmi	lr, [r5], -r4, lsr #31
    ec08:	sbcsle	r2, r7, r0, lsl #16
    ec0c:	svc	0x0078f7f3
    ec10:	blcs	468c24 <__assert_fail@plt+0x465e30>
    ec14:	ubfx	sp, r2, #1, #13
    ec18:	strb	r2, [sl, r0, lsl #10]!
    ec1c:	ldreq	pc, [r5, #-111]	; 0xffffff91
    ec20:			; <UNDEFINED> instruction: 0xf06fe7ea
    ec24:	strb	r0, [r7, fp, lsl #10]!
    ec28:	teqlt	r0, r8, lsl #10
    ec2c:			; <UNDEFINED> instruction: 0xf7f4212f
    ec30:	tstlt	r0, sl, lsr r8
    ec34:			; <UNDEFINED> instruction: 0xf8002300
    ec38:	vstrlt	d3, [r8, #-4]
    ec3c:	mvnsmi	lr, sp, lsr #18
    ec40:	strmi	r4, [pc], -r4, lsl #12
    ec44:			; <UNDEFINED> instruction: 0xf7f34690
    ec48:	movwcs	lr, #3932	; 0xf5c
    ec4c:	bicslt	r6, ip, r3
    ec50:	mulvs	r0, r4, r9
    ec54:	strmi	fp, [r5], -r6, asr #3
    ec58:	mcr	7, 7, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
    ec5c:			; <UNDEFINED> instruction: 0xf8336803
    ec60:	ldreq	r3, [fp, #-22]	; 0xffffffea
    ec64:	andcs	sp, sl, #16, 10	; 0x4000000
    ec68:			; <UNDEFINED> instruction: 0x46204639
    ec6c:	svc	0x000af7f3
    ec70:	andeq	pc, r0, r8, asr #17
    ec74:	stmdblt	r0!, {r3, r5, fp, sp, lr}
    ec78:	adcmi	r6, r3, #3866624	; 0x3b0000
    ec7c:	pop	{r2, ip, lr, pc}
    ec80:	submi	r8, r0, #240, 2	; 0x3c
    ec84:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ec88:	andseq	pc, r5, pc, rrx
    ec8c:	svclt	0x0000e7f7
    ec90:			; <UNDEFINED> instruction: 0x460eb570
    ec94:			; <UNDEFINED> instruction: 0x46044615
    ec98:	svc	0x00b0f7f3
    ec9c:			; <UNDEFINED> instruction: 0xb126b150
    eca0:	tsteq	pc, #4, 2	; <UNPREDICTABLE>
    eca4:	addseq	r0, fp, fp, asr r9
    eca8:	tstlt	sp, r3, lsr r0
    ecac:			; <UNDEFINED> instruction: 0xf024341f
    ecb0:	eorvs	r0, ip, pc, lsl r4
    ecb4:	svclt	0x0000bd70
    ecb8:	svclt	0x0054f7f3
    ecbc:	andcs	r4, r0, #638976	; 0x9c000
    ecc0:			; <UNDEFINED> instruction: 0xf44f4b27
    ecc4:	ldrblt	r6, [r0, #0]!
    ecc8:	addlt	r4, r3, r9, ror r4
    eccc:	strvs	pc, [r0, -pc, asr #8]
    ecd0:	strbtmi	r5, [lr], -fp, asr #17
    ecd4:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    ecd8:			; <UNDEFINED> instruction: 0xf04f9301
    ecdc:			; <UNDEFINED> instruction: 0xf7ff0300
    ece0:			; <UNDEFINED> instruction: 0x4604ffd7
    ece4:	eors	fp, r4, r8, asr r9
    ece8:			; <UNDEFINED> instruction: 0x4620007f
    ecec:			; <UNDEFINED> instruction: 0xffe4f7ff
    ecf0:	ldrtmi	r2, [r8], -r0, lsl #4
    ecf4:			; <UNDEFINED> instruction: 0xf7ff4631
    ecf8:	strmi	pc, [r4], -fp, asr #31
    ecfc:	bls	3ba24 <__assert_fail@plt+0x38c30>
    ed00:	strtmi	r2, [r0], -r0, lsl #2
    ed04:	svc	0x0036f7f3
    ed08:	strtmi	r9, [r3], -r0, lsl #20
    ed0c:	rscscs	r2, r2, r0, lsl #2
    ed10:	mcr	7, 5, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
    ed14:	ble	396530 <__assert_fail@plt+0x39373c>
    ed18:	mrc	7, 7, APSR_nzcv, cr2, cr3, {7}
    ed1c:	svcne	0x0080f5b7
    ed20:			; <UNDEFINED> instruction: 0xf1a36803
    ed24:	blx	feccf984 <__assert_fail@plt+0xfecccb90>
    ed28:	b	140bb3c <__assert_fail@plt+0x1408d48>
    ed2c:	svclt	0x00a81353
    ed30:	blcs	17938 <__assert_fail@plt+0x14b44>
    ed34:			; <UNDEFINED> instruction: 0x4620d1d8
    ed38:			; <UNDEFINED> instruction: 0xffbef7ff
    ed3c:	bmi	24f0e4 <__assert_fail@plt+0x24c2f0>
    ed40:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    ed44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ed48:	subsmi	r9, sl, r1, lsl #22
    ed4c:	andlt	sp, r3, r4, lsl #2
    ed50:			; <UNDEFINED> instruction: 0xf04fbdf0
    ed54:	udf	#8975	; 0x230f
    ed58:	ldcl	7, cr15, [lr, #-972]	; 0xfffffc34
    ed5c:	andeq	r4, r1, r0, lsr r0
    ed60:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ed64:			; <UNDEFINED> instruction: 0x00013fb6
    ed68:	svcmi	0x00f0e92d
    ed6c:	stmibeq	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    ed70:	andls	fp, r4, r9, lsl #1
    ed74:	addhi	pc, r5, r0
    ed78:	blmi	10e05fc <__assert_fail@plt+0x10dd808>
    ed7c:	andcs	r4, r0, r2, lsl #13
    ed80:	movwls	r4, #25723	; 0x647b
    ed84:	strmi	r4, [fp], r1, asr #22
    ed88:			; <UNDEFINED> instruction: 0x46054690
    ed8c:	movwls	r4, #21627	; 0x547b
    ed90:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    ed94:	bl	fedf39b8 <__assert_fail@plt+0xfedf0bc4>
    ed98:			; <UNDEFINED> instruction: 0xf1050fd5
    ed9c:	stmdble	r8, {r0, sl}
    eda0:			; <UNDEFINED> instruction: 0xf005096a
    eda4:			; <UNDEFINED> instruction: 0xf858031f
    eda8:	blx	896e38 <__assert_fail@plt+0x894044>
    edac:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    edb0:	strtmi	sp, [r5], -fp, lsl #8
    edb4:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
    edb8:	beq	49c68 <__assert_fail@plt+0x46e74>
    edbc:	movwcs	r9, #2052	; 0x804
    edc0:	andcc	pc, r0, sl, lsl #17
    edc4:	pop	{r0, r3, ip, sp, pc}
    edc8:	strmi	r8, [r1, #4080]!	; 0xff0
    edcc:	bl	fee052cc <__assert_fail@plt+0xfee024d8>
    edd0:	ldmdble	fp!, {r2, r4, r6, r7, r8, r9, sl, fp}
    edd4:			; <UNDEFINED> instruction: 0xf0040963
    edd8:			; <UNDEFINED> instruction: 0xf858021f
    eddc:	blx	8dae70 <__assert_fail@plt+0x8d807c>
    ede0:			; <UNDEFINED> instruction: 0xf012f202
    ede4:	eorsle	r0, r1, r1, lsl #4
    ede8:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    edec:	and	r1, r9, r6, ror fp
    edf0:	svceq	0x00d3ebb7
    edf4:			; <UNDEFINED> instruction: 0xf858d90f
    edf8:	blx	8dae84 <__assert_fail@plt+0x8d8090>
    edfc:	ldrbeq	pc, [fp, ip, lsl #6]	; <UNPREDICTABLE>
    ee00:	strmi	sp, [r2], -r9, lsl #10
    ee04:	addsmi	r1, r6, #311296	; 0x4c000
    ee08:	ldceq	0, cr15, [pc], {3}
    ee0c:	andeq	pc, r1, r2, lsl #2
    ee10:	cmpne	r3, pc, asr #20
    ee14:	bcs	835cc <__assert_fail@plt+0x807d8>
    ee18:	stmiane	ip!, {r2, r5, ip, lr, pc}
    ee1c:			; <UNDEFINED> instruction: 0xf04f9a05
    ee20:			; <UNDEFINED> instruction: 0x465933ff
    ee24:	stmib	sp, {r4, r6, r9, sl, lr}^
    ee28:	andls	r5, r0, #16777216	; 0x1000000
    ee2c:			; <UNDEFINED> instruction: 0xf7f32201
    ee30:	ldrbmi	lr, [r8, #-4048]	; 0xfffff030
    ee34:	movwcs	fp, #3892	; 0xf34
    ee38:	b	14d7a44 <__assert_fail@plt+0x14d4c50>
    ee3c:			; <UNDEFINED> instruction: 0xd11c73d0
    ee40:	bl	feae0050 <__assert_fail@plt+0xfeadd25c>
    ee44:			; <UNDEFINED> instruction: 0x1c650b00
    ee48:	ldr	r2, [r3, r1]!
    ee4c:			; <UNDEFINED> instruction: 0xf04f9a06
    ee50:			; <UNDEFINED> instruction: 0x465933ff
    ee54:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    ee58:	andls	r4, r0, #44, 12	; 0x2c00000
    ee5c:			; <UNDEFINED> instruction: 0xf7f32201
    ee60:			; <UNDEFINED> instruction: 0xe7e6efb8
    ee64:			; <UNDEFINED> instruction: 0xf04f9907
    ee68:			; <UNDEFINED> instruction: 0x465033ff
    ee6c:	strpl	lr, [r1], #-2509	; 0xfffff633
    ee70:	ldrbmi	r9, [r9], -r0, lsl #2
    ee74:	svc	0x00acf7f3
    ee78:	ldrdcs	lr, [r0], -fp
    ee7c:	pop	{r0, r3, ip, sp, pc}
    ee80:			; <UNDEFINED> instruction: 0xf8dd8ff0
    ee84:			; <UNDEFINED> instruction: 0xe799a010
    ee88:	andeq	r3, r0, r4, rrx
    ee8c:	andeq	r3, r0, r0, rrx
    ee90:	andeq	r3, r0, lr, asr #32
    ee94:	mvnsmi	lr, sp, lsr #18
    ee98:	stccc	0, cr0, [r4], {220}	; 0xdc
    ee9c:	strmi	r4, [r4], r6, lsl #13
    eea0:	stmdbcs	r0, {r1, r3, r5, r6, sl, ip, lr, pc}
    eea4:	andcs	sp, r0, r8, rrx
    eea8:	b	1406f28 <__assert_fail@plt+0x1404134>
    eeac:			; <UNDEFINED> instruction: 0xf0071857
    eeb0:			; <UNDEFINED> instruction: 0xf852071f
    eeb4:	blx	a2ef5c <__assert_fail@plt+0xa2c168>
    eeb8:	ldrbeq	pc, [pc, r7, lsl #14]!	; <UNPREDICTABLE>
    eebc:			; <UNDEFINED> instruction: 0xf045d54a
    eec0:	stmdacs	r0, {r3, r9, sl}
    eec4:	strbtmi	fp, [r0], -r8, lsl #30
    eec8:	ldrtmi	r2, [r5], -r9, lsl #28
    eecc:			; <UNDEFINED> instruction: 0xf106bfc8
    eed0:	cfstr64le	mvdx0, [r5, #-348]	; 0xfffffea4
    eed4:	strbtmi	r3, [r6], -r4, lsl #24
    eed8:	blpl	8cef8 <__assert_fail@plt+0x8a104>
    eedc:	bl	fe9c4000 <__assert_fail@plt+0xfe9c120c>
    eee0:	addmi	r0, sp, #58720256	; 0x3800000
    eee4:	ldrtmi	sp, [r4], r3, asr #32
    eee8:	svceq	0x00d4ebb3
    eeec:	stmdbeq	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    eef0:	ldreq	pc, [pc, #-4]	; eef4 <__assert_fail@plt+0xc100>
    eef4:			; <UNDEFINED> instruction: 0xf8522500
    eef8:	svclt	0x00886026
    eefc:			; <UNDEFINED> instruction: 0xf505fa26
    ef00:	streq	pc, [r1], -r4, lsl #2
    ef04:			; <UNDEFINED> instruction: 0xf005bf88
    ef08:	bl	fecd0314 <__assert_fail@plt+0xfeccd520>
    ef0c:	stmdble	sl, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    ef10:			; <UNDEFINED> instruction: 0xf0060977
    ef14:			; <UNDEFINED> instruction: 0xf852061f
    ef18:	blx	9eafbc <__assert_fail@plt+0x9e81c8>
    ef1c:	ldrbeq	pc, [r7, r6, lsl #12]!	; <UNPREDICTABLE>
    ef20:			; <UNDEFINED> instruction: 0xf045bf48
    ef24:	cfstr32ne	mvfx0, [r6], #8
    ef28:	svceq	0x00d6ebb3
    ef2c:	ldmdbeq	r7!, {r1, r3, r8, fp, ip, lr, pc}^
    ef30:	ldreq	pc, [pc], -r6
    ef34:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    ef38:			; <UNDEFINED> instruction: 0xf606fa27
    ef3c:	svclt	0x004807f6
    ef40:	streq	pc, [r4, #-69]	; 0xffffffbb
    ef44:	blx	fec162e8 <__assert_fail@plt+0xfec134f4>
    ef48:	bl	fed0c950 <__assert_fail@plt+0xfed09b5c>
    ef4c:	b	13d2eb0 <__assert_fail@plt+0x13d00bc>
    ef50:	stmiale	sl!, {r1, r2, r4, r6, r9, sl, ip}
    ef54:	svclt	0x00082d00
    ef58:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    ef5c:	uqadd16mi	fp, r0, r8
    ef60:	strbtmi	r3, [r6], -r4, lsl #24
    ef64:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    ef68:	blpl	8cf88 <__assert_fail@plt+0x8a194>
    ef6c:	movwcs	sp, #1463	; 0x5b7
    ef70:			; <UNDEFINED> instruction: 0xb1207033
    ef74:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ef78:			; <UNDEFINED> instruction: 0xf80c2300
    ef7c:	strbtmi	r3, [r0], -r1, lsl #18
    ef80:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ef84:	ldrbmi	lr, [r0, sp, lsr #18]!
    ef88:	strmi	r4, [r9], r7, lsl #12
    ef8c:			; <UNDEFINED> instruction: 0xf7f34692
    ef90:	stmdacs	r1, {r7, r8, sl, fp, sp, lr, pc}
    ef94:	ldrbtcc	pc, [pc], #256	; ef9c <__assert_fail@plt+0xc1a8>	; <UNPREDICTABLE>
    ef98:	stmdble	r2, {r2, r3, r4, r5, sl, lr}
    ef9c:	blcs	c2d090 <__assert_fail@plt+0xc2a29c>
    efa0:	ldrbmi	sp, [r2], -r6, rrx
    efa4:	strbmi	r2, [r8], -r0, lsl #2
    efa8:	stcl	7, cr15, [r4, #972]!	; 0x3cc
    efac:	svclt	0x009c42a7
    efb0:			; <UNDEFINED> instruction: 0xf04f2500
    efb4:	ldmdale	r8, {r0, fp}^
    efb8:	mulvs	r0, r4, r9
    efbc:	svclt	0x00042e2c
    efc0:			; <UNDEFINED> instruction: 0x6c01f914
    efc4:	ldrbtcc	pc, [pc], #260	; efcc <__assert_fail@plt+0xc1d8>	; <UNPREDICTABLE>
    efc8:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    efcc:	stmdble	r9, {r0, r3, r8, r9, fp, sp}
    efd0:	stc	7, cr15, [r0, #-972]!	; 0xfffffc34
    efd4:			; <UNDEFINED> instruction: 0xf8536803
    efd8:			; <UNDEFINED> instruction: 0xf1a33026
    efdc:	bcs	14f968 <__assert_fail@plt+0x14cb74>
    efe0:	blcc	1605114 <__assert_fail@plt+0x1602320>
    efe4:	strle	r0, [ip, #-2010]	; 0xfffff826
    efe8:	svceq	0x00d5ebba
    efec:	stmdbeq	r8!, {r0, r3, r8, fp, ip, lr, pc}^
    eff0:	andseq	pc, pc, #5
    eff4:			; <UNDEFINED> instruction: 0xf102fa08
    eff8:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    effc:			; <UNDEFINED> instruction: 0xf849430a
    f000:	ldreq	r2, [lr, r0, lsr #32]
    f004:	cfstr64ne	mvdx13, [sl], #-52	; 0xffffffcc
    f008:	svceq	0x00d2ebba
    f00c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    f010:	andseq	pc, pc, #2
    f014:	vpmax.s8	d15, d2, d8
    f018:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    f01c:			; <UNDEFINED> instruction: 0xf849430a
    f020:	ldrbeq	r2, [r8, -r0, lsr #32]
    f024:	cfstr32ne	mvfx13, [sl], #52	; 0x34
    f028:	svceq	0x00d2ebba
    f02c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    f030:	andseq	pc, pc, #2
    f034:	vpmax.s8	d15, d2, d8
    f038:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    f03c:			; <UNDEFINED> instruction: 0xf849430a
    f040:	ldreq	r2, [r9, -r0, lsr #32]
    f044:	cfstr64ne	mvdx13, [fp], #52	; 0x34
    f048:	svceq	0x00d3ebba
    f04c:	ldmdbeq	r9, {r0, r3, r8, fp, ip, lr, pc}^
    f050:	tsteq	pc, #3	; <UNPREDICTABLE>
    f054:	vpmax.u8	d15, d3, d8
    f058:	eorcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    f05c:			; <UNDEFINED> instruction: 0xf8494313
    f060:	stccc	0, cr3, [r1], {33}	; 0x21
    f064:	adcmi	r3, r7, #4, 10	; 0x1000000
    f068:	andcs	sp, r0, r6, lsr #19
    f06c:			; <UNDEFINED> instruction: 0x87f0e8bd
    f070:	blcs	1e2d264 <__assert_fail@plt+0x1e2a470>
    f074:	strcc	fp, [r2, -r8, lsl #30]
    f078:			; <UNDEFINED> instruction: 0xf04fe793
    f07c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    f080:	svclt	0x000087f0
    f084:	svcmi	0x00f0e92d
    f088:	ldclmi	0, cr11, [r2, #-556]	; 0xfffffdd4
    f08c:	movwls	r4, #9743	; 0x260f
    f090:	blmi	1457498 <__assert_fail@plt+0x14546a4>
    f094:			; <UNDEFINED> instruction: 0x4616447d
    f098:	ldrtmi	r4, [r8], -r4, lsl #12
    f09c:	stmiaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    f0a0:			; <UNDEFINED> instruction: 0xf10d58eb
    f0a4:			; <UNDEFINED> instruction: 0xf10d0a18
    f0a8:	ldmdavs	fp, {r2, r4, r8, r9, fp}
    f0ac:			; <UNDEFINED> instruction: 0xf04f9309
    f0b0:	mrsls	r0, SP_abt
    f0b4:	ldcl	7, cr15, [lr, #-972]	; 0xfffffc34
    f0b8:	suble	r2, sl, r0, lsl #24
    f0bc:	strtmi	r2, [r0], -ip, lsr #2
    f0c0:	ldcl	7, cr15, [r2], #972	; 0x3cc
    f0c4:	smlabblt	r8, r1, r6, r4
    f0c8:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    f0cc:	ldrbmi	r4, [r2], -r0, lsr #12
    f0d0:			; <UNDEFINED> instruction: 0xf7ff4659
    f0d4:			; <UNDEFINED> instruction: 0x9003fdb3
    f0d8:	cmnle	r7, r0, lsl #16
    f0dc:	strcs	r9, [r1, #-3078]	; 0xfffff3fa
    f0e0:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    f0e4:			; <UNDEFINED> instruction: 0xb1a34507
    f0e8:	ldrmi	r2, [r8], -sp, lsr #2
    f0ec:			; <UNDEFINED> instruction: 0xf7f39301
    f0f0:			; <UNDEFINED> instruction: 0x4602ecdc
    f0f4:	blls	7b69c <__assert_fail@plt+0x788a8>
    f0f8:	strtmi	r2, [sl], #-300	; 0xfffffed4
    f0fc:	ldrmi	r9, [r8], -r1, lsl #4
    f100:	ldcl	7, cr15, [r2], {243}	; 0xf3
    f104:	strmi	r9, [r3], -r1, lsl #20
    f108:	eorsle	r2, r8, r0, lsl #16
    f10c:	addsmi	r4, r3, #721420288	; 0x2b000000
    f110:			; <UNDEFINED> instruction: 0x46a4d834
    f114:			; <UNDEFINED> instruction: 0xf04f9b02
    f118:	cdpne	14, 1, cr0, cr8, cr1, {0}
    f11c:	andcs	fp, r1, r8, lsl pc
    f120:	svclt	0x008c45a0
    f124:			; <UNDEFINED> instruction: 0xf0002300
    f128:	ldmiblt	fp, {r0, r8, r9}^
    f12c:	svceq	0x00d4ebb6
    f130:	stmdbeq	r1!, {r0, r3, r8, fp, ip, lr, pc}^
    f134:	tsteq	pc, #4	; <UNPREDICTABLE>
    f138:	vpmax.s8	d15, d3, d14
    f13c:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    f140:			; <UNDEFINED> instruction: 0xf8474313
    f144:	strtmi	r3, [ip], #-33	; 0xffffffdf
    f148:	stmible	r9!, {r2, r5, r6, r8, sl, lr}^
    f14c:	stccs	6, cr4, [r0], {76}	; 0x4c
    f150:	blls	183828 <__assert_fail@plt+0x180a34>
    f154:	teqlt	r3, r0, lsr #12
    f158:	muleq	r0, r3, r9
    f15c:	svclt	0x00183800
    f160:	and	r2, r0, r1
    f164:	bmi	757174 <__assert_fail@plt+0x754380>
    f168:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    f16c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f170:	subsmi	r9, sl, r9, lsl #22
    f174:	andlt	sp, fp, ip, lsr #2
    f178:	svchi	0x00f0e8bd
    f17c:	ldrmi	r9, [r0], -r3, lsl #26
    f180:	bge	1e0aec <__assert_fail@plt+0x1ddcf8>
    f184:			; <UNDEFINED> instruction: 0xf7ff9301
    f188:	blls	8e6f4 <__assert_fail@plt+0x8b900>
    f18c:	stmdals	r5, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
    f190:			; <UNDEFINED> instruction: 0xf990b170
    f194:	movwls	r2, #4096	; 0x1000
    f198:	teqcs	sl, r2, asr r1
    f19c:	stc	7, cr15, [r4], {243}	; 0xf3
    f1a0:	blls	7b668 <__assert_fail@plt+0x78874>
    f1a4:	addsmi	r3, r8, #1
    f1a8:			; <UNDEFINED> instruction: 0xf045bf38
    f1ac:	pushlt	{r0, r8, sl}
    f1b0:			; <UNDEFINED> instruction: 0x4c06e9dd
    f1b4:	stmdale	r9, {r2, r5, r6, r8, sl, lr}
    f1b8:	str	r9, [fp, r8, lsl #26]!
    f1bc:	ldrbmi	sl, [r9], -r8, lsl #20
    f1c0:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    f1c4:	blls	23d60c <__assert_fail@plt+0x23a818>
    f1c8:	mvnsle	r2, r0, lsl #22
    f1cc:	strb	r2, [sl, r1]
    f1d0:	bl	8cd1a4 <__assert_fail@plt+0x8ca3b0>
    f1d4:	andeq	r3, r1, r4, ror #24
    f1d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f1dc:	andeq	r3, r1, lr, lsl #23
    f1e0:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    f1e4:	svclt	0x0000e002
    f1e8:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    f1ec:	b	13fc6b4 <__assert_fail@plt+0x13f98c0>
    f1f0:	b	13d02fc <__assert_fail@plt+0x13cd508>
    f1f4:	b	fe510708 <__assert_fail@plt+0xfe50d914>
    f1f8:	svclt	0x00080f05
    f1fc:	svceq	0x0002ea90
    f200:	b	153ee84 <__assert_fail@plt+0x153c090>
    f204:	b	155220c <__assert_fail@plt+0x154f418>
    f208:	b	1fd2218 <__assert_fail@plt+0x1fcf424>
    f20c:	b	1fe63a4 <__assert_fail@plt+0x1fe35b0>
    f210:			; <UNDEFINED> instruction: 0xf0005c65
    f214:	b	13ef5a4 <__assert_fail@plt+0x13ec7b0>
    f218:	bl	ff524370 <__assert_fail@plt+0xff52157c>
    f21c:	svclt	0x00b85555
    f220:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    f224:	b	fe0202dc <__assert_fail@plt+0xfe01d4e8>
    f228:	b	fe04fa38 <__assert_fail@plt+0xfe04cc44>
    f22c:	b	fe08fe40 <__assert_fail@plt+0xfe08d04c>
    f230:	b	fe0cf238 <__assert_fail@plt+0xfe0cc444>
    f234:	b	fe00f640 <__assert_fail@plt+0xfe00c84c>
    f238:	b	fe04fa48 <__assert_fail@plt+0xfe04cc54>
    f23c:	ldccs	3, cr0, [r6, #-12]!
    f240:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    f244:	svcmi	0x0000f011
    f248:	tstcc	r1, pc, asr #20
    f24c:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    f250:	tstcc	r1, ip, asr #20
    f254:	submi	sp, r0, #2
    f258:	cmpeq	r1, r1, ror #22
    f25c:	svcmi	0x0000f013
    f260:	movwcc	lr, #14927	; 0x3a4f
    f264:	tstcc	r3, #76, 20	; 0x4c000
    f268:	subsmi	sp, r2, #2
    f26c:	movteq	lr, #15203	; 0x3b63
    f270:	svceq	0x0005ea94
    f274:	adchi	pc, r7, r0
    f278:	streq	pc, [r1], #-420	; 0xfffffe5c
    f27c:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    f280:	blx	c5ebc <__assert_fail@plt+0xc30c8>
    f284:	blx	8ce2c4 <__assert_fail@plt+0x8cb4d0>
    f288:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    f28c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    f290:	vpmax.s8	d15, d14, d3
    f294:	blx	10d549c <__assert_fail@plt+0x10d26a8>
    f298:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    f29c:			; <UNDEFINED> instruction: 0xf1a5e00e
    f2a0:			; <UNDEFINED> instruction: 0xf10e0520
    f2a4:	bcs	52b2c <__assert_fail@plt+0x4fd38>
    f2a8:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    f2ac:			; <UNDEFINED> instruction: 0xf04cbf28
    f2b0:	blx	10d22c0 <__assert_fail@plt+0x10cf4cc>
    f2b4:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    f2b8:	mvnvc	lr, r1, asr fp
    f2bc:	strmi	pc, [r0, #-1]
    f2c0:			; <UNDEFINED> instruction: 0xf04fd507
    f2c4:			; <UNDEFINED> instruction: 0xf1dc0e00
    f2c8:	bl	1f922d0 <__assert_fail@plt+0x1f8f4dc>
    f2cc:	bl	1b8f2d4 <__assert_fail@plt+0x1b8c4e0>
    f2d0:			; <UNDEFINED> instruction: 0xf5b10101
    f2d4:	tstle	fp, #128, 30	; 0x200
    f2d8:	svcne	0x0000f5b1
    f2dc:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    f2e0:	eorseq	lr, r0, pc, asr sl
    f2e4:			; <UNDEFINED> instruction: 0x0c3cea4f
    f2e8:	streq	pc, [r1], #-260	; 0xfffffefc
    f2ec:	subpl	lr, r4, #323584	; 0x4f000
    f2f0:	svceq	0x0080f512
    f2f4:	addshi	pc, sl, r0, lsl #1
    f2f8:	svcmi	0x0000f1bc
    f2fc:	b	17fef24 <__assert_fail@plt+0x17fc130>
    f300:			; <UNDEFINED> instruction: 0xf1500c50
    f304:	bl	104f30c <__assert_fail@plt+0x104c518>
    f308:	b	1063720 <__assert_fail@plt+0x106092c>
    f30c:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    f310:	mcrreq	10, 5, lr, ip, cr15
    f314:	bl	105f81c <__assert_fail@plt+0x105ca28>
    f318:	stfccs	f0, [r1], {1}
    f31c:			; <UNDEFINED> instruction: 0xf5b1bf28
    f320:	rscle	r1, r9, #128, 30	; 0x200
    f324:	svceq	0x0000f091
    f328:	strmi	fp, [r1], -r4, lsl #30
    f32c:	blx	fec57334 <__assert_fail@plt+0xfec54540>
    f330:	svclt	0x0008f381
    f334:			; <UNDEFINED> instruction: 0xf1a33320
    f338:			; <UNDEFINED> instruction: 0xf1b3030b
    f33c:	ble	30fbc4 <__assert_fail@plt+0x30cdd0>
    f340:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    f344:	ldfeqd	f7, [r4], {2}
    f348:	andeq	pc, ip, #-2147483600	; 0x80000030
    f34c:			; <UNDEFINED> instruction: 0xf00cfa01
    f350:			; <UNDEFINED> instruction: 0xf102fa21
    f354:			; <UNDEFINED> instruction: 0xf102e00c
    f358:	svclt	0x00d80214
    f35c:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    f360:			; <UNDEFINED> instruction: 0xf102fa01
    f364:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    f368:	b	107f2e0 <__assert_fail@plt+0x107c4ec>
    f36c:	addsmi	r0, r0, ip, lsl #2
    f370:	svclt	0x00a21ae4
    f374:	tstpl	r4, r1, lsl #22
    f378:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    f37c:	streq	lr, [r4], #-2671	; 0xfffff591
    f380:	ble	71e404 <__assert_fail@plt+0x71b610>
    f384:	cfstrsle	mvf3, [lr], {12}
    f388:	ldreq	pc, [r4], #-260	; 0xfffffefc
    f38c:	eoreq	pc, r0, #196, 2	; 0x31
    f390:			; <UNDEFINED> instruction: 0xf004fa20
    f394:	vpmax.u8	d15, d2, d1
    f398:	andeq	lr, r3, r0, asr #20
    f39c:	vpmax.u8	d15, d4, d17
    f3a0:	tsteq	r3, r5, asr #20
    f3a4:			; <UNDEFINED> instruction: 0xf1c4bd30
    f3a8:			; <UNDEFINED> instruction: 0xf1c4040c
    f3ac:	blx	80fc34 <__assert_fail@plt+0x80ce40>
    f3b0:	blx	8b3c0 <__assert_fail@plt+0x885cc>
    f3b4:	b	104bfcc <__assert_fail@plt+0x10491d8>
    f3b8:	strtmi	r0, [r9], -r3
    f3bc:	blx	87e884 <__assert_fail@plt+0x87ba90>
    f3c0:	strtmi	pc, [r9], -r4
    f3c4:			; <UNDEFINED> instruction: 0xf094bd30
    f3c8:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    f3cc:	svclt	0x00061380
    f3d0:	orrne	pc, r0, r1, lsl #9
    f3d4:	cfstrscc	mvf3, [r1, #-4]
    f3d8:	b	2009118 <__assert_fail@plt+0x2006324>
    f3dc:	svclt	0x00185c64
    f3e0:			; <UNDEFINED> instruction: 0x5c65ea7f
    f3e4:	b	fe543490 <__assert_fail@plt+0xfe54069c>
    f3e8:	svclt	0x00080f05
    f3ec:	svceq	0x0002ea90
    f3f0:	b	154340c <__assert_fail@plt+0x1540618>
    f3f4:	svclt	0x00040c00
    f3f8:			; <UNDEFINED> instruction: 0x46104619
    f3fc:	b	fe47e8c4 <__assert_fail@plt+0xfe47bad0>
    f400:	svclt	0x001e0f03
    f404:	andcs	r2, r0, r0, lsl #2
    f408:	b	17fe8d0 <__assert_fail@plt+0x17fbadc>
    f40c:	tstle	r5, r4, asr ip
    f410:	cmpmi	r9, r0, asr #32
    f414:			; <UNDEFINED> instruction: 0xf041bf28
    f418:	ldflts	f4, [r0, #-0]
    f41c:	streq	pc, [r0], #1300	; 0x514
    f420:			; <UNDEFINED> instruction: 0xf501bf3c
    f424:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    f428:	strmi	pc, [r0, #-1]
    f42c:	mvnsmi	pc, r5, asr #32
    f430:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    f434:	andeq	pc, r0, pc, asr #32
    f438:	b	1ffe900 <__assert_fail@plt+0x1ffbb0c>
    f43c:	svclt	0x001a5c64
    f440:			; <UNDEFINED> instruction: 0x46104619
    f444:			; <UNDEFINED> instruction: 0x5c65ea7f
    f448:			; <UNDEFINED> instruction: 0x460bbf1c
    f44c:	b	1420c5c <__assert_fail@plt+0x141de68>
    f450:	svclt	0x00063401
    f454:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    f458:	svceq	0x0003ea91
    f45c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    f460:	svclt	0x0000bd30
    f464:	svceq	0x0000f090
    f468:	tstcs	r0, r4, lsl #30
    f46c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    f470:	strvs	pc, [r0], #1103	; 0x44f
    f474:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    f478:	streq	pc, [r0, #-79]	; 0xffffffb1
    f47c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    f480:	svclt	0x0000e750
    f484:	svceq	0x0000f090
    f488:	tstcs	r0, r4, lsl #30
    f48c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    f490:	strvs	pc, [r0], #1103	; 0x44f
    f494:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    f498:	strmi	pc, [r0, #-16]
    f49c:	submi	fp, r0, #72, 30	; 0x120
    f4a0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    f4a4:	svclt	0x0000e73e
    f4a8:	b	13cf5b8 <__assert_fail@plt+0x13cc7c4>
    f4ac:	b	13cfc3c <__assert_fail@plt+0x13cce48>
    f4b0:	b	13cf97c <__assert_fail@plt+0x13ccb88>
    f4b4:	svclt	0x001f7002
    f4b8:	cmnmi	pc, #18	; <UNPREDICTABLE>
    f4bc:	svcmi	0x007ff093
    f4c0:	msrpl	SPSR_, r1, lsl #1
    f4c4:			; <UNDEFINED> instruction: 0xf0324770
    f4c8:	svclt	0x0008427f
    f4cc:			; <UNDEFINED> instruction: 0xf0934770
    f4d0:	svclt	0x00044f7f
    f4d4:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    f4d8:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    f4dc:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    f4e0:	strmi	pc, [r0, #-1]
    f4e4:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    f4e8:	svclt	0x0000e71c
    f4ec:	andeq	lr, r1, #80, 20	; 0x50000
    f4f0:	ldrbmi	fp, [r0, -r8, lsl #30]!
    f4f4:			; <UNDEFINED> instruction: 0xf04fb530
    f4f8:	and	r0, sl, r0, lsl #10
    f4fc:	andeq	lr, r1, #80, 20	; 0x50000
    f500:	ldrbmi	fp, [r0, -r8, lsl #30]!
    f504:			; <UNDEFINED> instruction: 0xf011b530
    f508:	strle	r4, [r2, #-1280]	; 0xfffffb00
    f50c:	bl	185fe14 <__assert_fail@plt+0x185d020>
    f510:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    f514:			; <UNDEFINED> instruction: 0xf1046480
    f518:	b	17d05e8 <__assert_fail@plt+0x17cd7f4>
    f51c:			; <UNDEFINED> instruction: 0xf43f5c91
    f520:			; <UNDEFINED> instruction: 0xf04faed8
    f524:	b	17cfd38 <__assert_fail@plt+0x17ccf44>
    f528:	svclt	0x00180cdc
    f52c:	b	17dbd40 <__assert_fail@plt+0x17d8f4c>
    f530:	svclt	0x00180cdc
    f534:	bl	9bd48 <__assert_fail@plt+0x98f54>
    f538:			; <UNDEFINED> instruction: 0xf1c202dc
    f53c:	blx	101c4 <__assert_fail@plt+0xd3d0>
    f540:	blx	84e554 <__assert_fail@plt+0x84b760>
    f544:	blx	8b554 <__assert_fail@plt+0x88760>
    f548:	b	104ed5c <__assert_fail@plt+0x104bf68>
    f54c:	blx	84f58c <__assert_fail@plt+0x84c798>
    f550:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    f554:	svclt	0x0000e6bd
    f558:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    f55c:	svclt	0x00be2900
    f560:			; <UNDEFINED> instruction: 0xf04f2000
    f564:	and	r4, r6, r0, lsl #2
    f568:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    f56c:			; <UNDEFINED> instruction: 0xf06fbf1c
    f570:			; <UNDEFINED> instruction: 0xf04f4100
    f574:			; <UNDEFINED> instruction: 0xf00030ff
    f578:			; <UNDEFINED> instruction: 0xf1adb857
    f57c:	stmdb	sp!, {r3, sl, fp}^
    f580:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    f584:	blcs	461b0 <__assert_fail@plt+0x433bc>
    f588:			; <UNDEFINED> instruction: 0xf000db1a
    f58c:			; <UNDEFINED> instruction: 0xf8ddf853
    f590:	ldmib	sp, {r2, sp, lr, pc}^
    f594:	andlt	r2, r4, r2, lsl #6
    f598:	submi	r4, r0, #112, 14	; 0x1c00000
    f59c:	cmpeq	r1, r1, ror #22
    f5a0:	blle	6da1a8 <__assert_fail@plt+0x6d73b4>
    f5a4:			; <UNDEFINED> instruction: 0xf846f000
    f5a8:	ldrd	pc, [r4], -sp
    f5ac:	movwcs	lr, #10717	; 0x29dd
    f5b0:	submi	fp, r0, #4
    f5b4:	cmpeq	r1, r1, ror #22
    f5b8:	bl	18dff08 <__assert_fail@plt+0x18dd114>
    f5bc:	ldrbmi	r0, [r0, -r3, asr #6]!
    f5c0:	bl	18dff10 <__assert_fail@plt+0x18dd11c>
    f5c4:			; <UNDEFINED> instruction: 0xf0000343
    f5c8:			; <UNDEFINED> instruction: 0xf8ddf835
    f5cc:	ldmib	sp, {r2, sp, lr, pc}^
    f5d0:	andlt	r2, r4, r2, lsl #6
    f5d4:	bl	185fedc <__assert_fail@plt+0x185d0e8>
    f5d8:	ldrbmi	r0, [r0, -r1, asr #2]!
    f5dc:	bl	18dff2c <__assert_fail@plt+0x18dd138>
    f5e0:			; <UNDEFINED> instruction: 0xf0000343
    f5e4:			; <UNDEFINED> instruction: 0xf8ddf827
    f5e8:	ldmib	sp, {r2, sp, lr, pc}^
    f5ec:	andlt	r2, r4, r2, lsl #6
    f5f0:	bl	18dff40 <__assert_fail@plt+0x18dd14c>
    f5f4:	ldrbmi	r0, [r0, -r3, asr #6]!
    f5f8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    f5fc:	svclt	0x00082900
    f600:	svclt	0x001c2800
    f604:	mvnscc	pc, pc, asr #32
    f608:	rscscc	pc, pc, pc, asr #32
    f60c:	stmdalt	ip, {ip, sp, lr, pc}
    f610:	stfeqd	f7, [r8], {173}	; 0xad
    f614:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    f618:			; <UNDEFINED> instruction: 0xf80cf000
    f61c:	ldrd	pc, [r4], -sp
    f620:	movwcs	lr, #10717	; 0x29dd
    f624:	ldrbmi	fp, [r0, -r4]!
    f628:			; <UNDEFINED> instruction: 0xf04fb502
    f62c:			; <UNDEFINED> instruction: 0xf7f20008
    f630:	stclt	15, cr14, [r2, #-896]	; 0xfffffc80
    f634:	svclt	0x00084299
    f638:	push	{r4, r7, r9, lr}
    f63c:			; <UNDEFINED> instruction: 0x46044ff0
    f640:	andcs	fp, r0, r8, lsr pc
    f644:			; <UNDEFINED> instruction: 0xf8dd460d
    f648:	svclt	0x0038c024
    f64c:	cmnle	fp, #1048576	; 0x100000
    f650:			; <UNDEFINED> instruction: 0x46994690
    f654:			; <UNDEFINED> instruction: 0xf283fab3
    f658:	rsbsle	r2, r0, r0, lsl #22
    f65c:			; <UNDEFINED> instruction: 0xf385fab5
    f660:	rsble	r2, r8, r0, lsl #26
    f664:			; <UNDEFINED> instruction: 0xf1a21ad2
    f668:	blx	252ef0 <__assert_fail@plt+0x2500fc>
    f66c:	blx	24e27c <__assert_fail@plt+0x24b488>
    f670:			; <UNDEFINED> instruction: 0xf1c2f30e
    f674:	b	12d12fc <__assert_fail@plt+0x12ce508>
    f678:	blx	a1228c <__assert_fail@plt+0xa0f498>
    f67c:	b	130c2a0 <__assert_fail@plt+0x13094ac>
    f680:	blx	212294 <__assert_fail@plt+0x20f4a0>
    f684:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    f688:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    f68c:	andcs	fp, r0, ip, lsr pc
    f690:	movwle	r4, #42497	; 0xa601
    f694:	bl	fed176a0 <__assert_fail@plt+0xfed148ac>
    f698:	blx	106c8 <__assert_fail@plt+0xd8d4>
    f69c:	blx	84badc <__assert_fail@plt+0x848ce8>
    f6a0:	bl	198c2c4 <__assert_fail@plt+0x19894d0>
    f6a4:	tstmi	r9, #46137344	; 0x2c00000
    f6a8:	bcs	1f8f0 <__assert_fail@plt+0x1cafc>
    f6ac:	b	14037a4 <__assert_fail@plt+0x14009b0>
    f6b0:	b	13d1820 <__assert_fail@plt+0x13cea2c>
    f6b4:	b	1211c28 <__assert_fail@plt+0x120ee34>
    f6b8:	ldrmi	r7, [r6], -fp, asr #17
    f6bc:	bl	fed476f0 <__assert_fail@plt+0xfed448fc>
    f6c0:	bl	19502e8 <__assert_fail@plt+0x194d4f4>
    f6c4:	ldmne	fp, {r0, r3, r9, fp}^
    f6c8:	beq	2ca3f8 <__assert_fail@plt+0x2c7604>
    f6cc:			; <UNDEFINED> instruction: 0xf14a1c5c
    f6d0:	cfsh32cc	mvfx0, mvfx1, #0
    f6d4:	strbmi	sp, [sp, #-7]
    f6d8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    f6dc:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    f6e0:	adfccsz	f4, f1, #5.0
    f6e4:	blx	183ec8 <__assert_fail@plt+0x1810d4>
    f6e8:	blx	94d30c <__assert_fail@plt+0x94a518>
    f6ec:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    f6f0:	vseleq.f32	s30, s28, s11
    f6f4:	blx	955afc <__assert_fail@plt+0x952d08>
    f6f8:	b	110d708 <__assert_fail@plt+0x110a914>
    f6fc:			; <UNDEFINED> instruction: 0xf1a2040e
    f700:			; <UNDEFINED> instruction: 0xf1c20720
    f704:	blx	210f8c <__assert_fail@plt+0x20e198>
    f708:	blx	14c318 <__assert_fail@plt+0x149524>
    f70c:	blx	14d330 <__assert_fail@plt+0x14a53c>
    f710:	b	110bf20 <__assert_fail@plt+0x110912c>
    f714:	blx	910338 <__assert_fail@plt+0x90d544>
    f718:	bl	118cf38 <__assert_fail@plt+0x118a144>
    f71c:	teqmi	r3, #1073741824	; 0x40000000
    f720:	strbmi	r1, [r5], -r0, lsl #21
    f724:	tsteq	r3, r1, ror #22
    f728:	svceq	0x0000f1bc
    f72c:	stmib	ip, {r0, ip, lr, pc}^
    f730:	pop	{r8, sl, lr}
    f734:	blx	fed336fc <__assert_fail@plt+0xfed30908>
    f738:	msrcc	CPSR_, #132, 6	; 0x10000002
    f73c:	blx	fee4958c <__assert_fail@plt+0xfee46798>
    f740:	blx	fed8c168 <__assert_fail@plt+0xfed89374>
    f744:	eorcc	pc, r0, #335544322	; 0x14000002
    f748:	orrle	r2, fp, r0, lsl #26
    f74c:	svclt	0x0000e7f3
    f750:	mvnsmi	lr, #737280	; 0xb4000
    f754:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    f758:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    f75c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    f760:	svc	0x0010f7f2
    f764:	blne	1da0960 <__assert_fail@plt+0x1d9db6c>
    f768:	strhle	r1, [sl], -r6
    f76c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    f770:	svccc	0x0004f855
    f774:	strbmi	r3, [sl], -r1, lsl #8
    f778:	ldrtmi	r4, [r8], -r1, asr #12
    f77c:	adcmi	r4, r6, #152, 14	; 0x2600000
    f780:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    f784:	svclt	0x000083f8
    f788:	andeq	r2, r1, r2, lsl ip
    f78c:	andeq	r2, r1, r8, lsl #24
    f790:	svclt	0x00004770
    f794:	tstcs	r0, r2, lsl #22
    f798:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    f79c:	stmiblt	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f7a0:	andeq	r3, r1, r8, ror #16

Disassembly of section .fini:

0000f7a4 <.fini>:
    f7a4:	push	{r3, lr}
    f7a8:	pop	{r3, pc}
