Riviera-PRO 2017.02.99.6498(Linux64) 2020-03-19 20:14:55

Elaboration top modules:
Architecture                  tb(testbench)


---------------------------------------------------------------------------------------
Entity    | Architecture | Library | Info | Compiler Version     | Compilation Options
---------------------------------------------------------------------------------------
testbench | tb           | work    |      | 2017.02.99 (Linux64) |  -2008
stopwatch | Behavioral   | work    |      | 2017.02.99 (Linux64) |  -2008
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
VHDL Package             | Library | Info | Compiler Version     | Compilation Options
---------------------------------------------------------------------------------------
standard                 | std     |      |                      | <unavailable>
TEXTIO                   | std     |      | 2017.02.99 (Linux64) |  -2008
std_logic_1164           | ieee    |      | 2017.02.99 (Linux64) |  -2008
NUMERIC_STD              | ieee    |      | 2017.02.99 (Linux64) |  -2008
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Library                  | Comment
---------------------------------------------------------------------------------------
ieee                     | Standard IEEE packages library
std                      | Standard VHDL library
work                     | None
---------------------------------------------------------------------------------------


Simulation Options: asim testbench

License to run VHDL performance optimized simulation unavailable.

The performance of simulation is reduced. Version EDU Edition
