$date
	Sat Oct 22 20:55:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#526089
b11010 !
1"
#526090
b11010 &
b11010 %
1$
#526091
0"
#526094
b1101 &
b1101 %
#526098
b101000 &
b101000 %
#526102
b10100 &
b10100 %
#526106
b1010 &
b1010 %
#526110
b101 &
b101 %
#526114
b10000 &
b10000 %
#526118
b1000 &
b1000 %
#526122
b100 &
b100 %
#526126
b10 &
b10 %
#526130
b1 &
b1 %
1#
#526134
b0 &
0#
b0 %
0$
#1477353
b1010 !
1"
#1477354
b1010 &
b1010 %
1$
#1477355
0"
#1477358
b101 &
b101 %
#1477362
b10000 &
b10000 %
#1477366
b1000 &
b1000 %
#1477370
b100 &
b100 %
#1477374
b10 &
b10 %
#1477378
b1 &
b1 %
1#
#1477382
b0 &
0#
b0 %
0$
#2520951
b11000 !
1"
#2520954
b11000 &
b11000 %
1$
#2520955
0"
#2520958
b1100 &
b1100 %
#2520962
b110 &
b110 %
#2520966
b11 &
b11 %
#2520970
b1010 &
b1010 %
#2520974
b101 &
b101 %
#2520978
b10000 &
b10000 %
#2520982
b1000 &
b1000 %
#2520986
b100 &
b100 %
#2520990
b10 &
b10 %
#2520994
b1 &
b1 %
1#
#2520998
b0 &
0#
b0 %
0$
#4500012
