/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     sfi51_rx_18x_serdes_glue block
 *****************************************************************************/
#ifndef _SFI51_RX_18X_SERDES_GLUE_REGS_H
#define _SFI51_RX_18X_SERDES_GLUE_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL       0x00000000
#define PMC_SFI51_RX_18X_GLUE_REG_INT_REG             0x00000004
#define PMC_SFI51_RX_18X_GLUE_REG_INT_EN_REG          0x00000008
#define PMC_SFI51_RX_18X_GLUE_REG_INT_STAT_REG        0x0000000c
#define PMC_SFI51_RX_18X_GLUE_REG_HRCLKDIV4_DIV_CFG   0x00000010
#define PMC_SFI51_RX_18X_GLUE_REG_EFUSE_REFCLK_CFG    0x00000014
#define PMC_SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG   0x00000018
#define PMC_SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG      0x0000001c
#define PMC_SFI51_RX_18X_GLUE_REG_LOS_STAT_REG        0x00000020
#define PMC_SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG   0x00000024
#define PMC_SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG     0x00000028
#define PMC_SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG     0x0000002c
#define PMC_SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG 0x00000030

/*------------------------------------.
 | Register 0x00000000 SW_RESET_CTRL  |
 +------------------------------------+
 | bit  5 R/W  EFUSE_INT_RSTB         |
 | bit  4 R/W  REFCLK_DIVIDER_RSTB    |
 | bit  3 R/W  EFUSE_CTRL_RSTB        |
 | bit  2 R/W  HRCLKDIV4_DIVIDER_RSTB |
 | bit  1 R/W  DIGITAL_RSTB           |
 | bit  0 R/W  SW_RESET               |
 +-----------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_UNUSED_MASK                0xffffffc0
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_EFUSE_INT_RSTB_MSK         0x00000020
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_EFUSE_INT_RSTB_OFF         5
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_REFCLK_DIVIDER_RSTB_MSK    0x00000010
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_REFCLK_DIVIDER_RSTB_OFF    4
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_EFUSE_CTRL_RSTB_MSK        0x00000008
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_EFUSE_CTRL_RSTB_OFF        3
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_HRCLKDIV4_DIVIDER_RSTB_MSK 0x00000004
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_HRCLKDIV4_DIVIDER_RSTB_OFF 2
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_DIGITAL_RSTB_MSK           0x00000002
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_DIGITAL_RSTB_OFF           1
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_SW_RESET_MSK               0x00000001
#define SFI51_RX_18X_GLUE_REG_SW_RESET_CTRL_BIT_SW_RESET_OFF               0

/*-----------------------------.
 | Register 0x00000004 INT_REG |
 +-----------------------------+
 | bit  1 R/W  TX_SFI_LOS_I    |
 | bit  0 R/W  FUSE_FAIL_OUT_I |
 +----------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_INT_REG_UNUSED_MASK         0xfffffffc
#define SFI51_RX_18X_GLUE_REG_INT_REG_BIT_TX_SFI_LOS_I_MSK    0x00000002
#define SFI51_RX_18X_GLUE_REG_INT_REG_BIT_TX_SFI_LOS_I_OFF    1
#define SFI51_RX_18X_GLUE_REG_INT_REG_BIT_FUSE_FAIL_OUT_I_MSK 0x00000001
#define SFI51_RX_18X_GLUE_REG_INT_REG_BIT_FUSE_FAIL_OUT_I_OFF 0

/*--------------------------------.
 | Register 0x00000008 INT_EN_REG |
 +--------------------------------+
 | bit  1 R/W  TX_SFI_LOS_E       |
 | bit  0 R/W  FUSE_FAIL_OUT_E    |
 +-------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_INT_EN_REG_UNUSED_MASK         0xfffffffc
#define SFI51_RX_18X_GLUE_REG_INT_EN_REG_BIT_TX_SFI_LOS_E_MSK    0x00000002
#define SFI51_RX_18X_GLUE_REG_INT_EN_REG_BIT_TX_SFI_LOS_E_OFF    1
#define SFI51_RX_18X_GLUE_REG_INT_EN_REG_BIT_FUSE_FAIL_OUT_E_MSK 0x00000001
#define SFI51_RX_18X_GLUE_REG_INT_EN_REG_BIT_FUSE_FAIL_OUT_E_OFF 0

/*----------------------------------.
 | Register 0x0000000c INT_STAT_REG |
 +----------------------------------+
 | bit  1 R  TX_SFI_LOS_V           |
 | bit  0 R  FUSE_FAIL_OUT_V        |
 +---------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_INT_STAT_REG_UNUSED_MASK         0xfffffffc
#define SFI51_RX_18X_GLUE_REG_INT_STAT_REG_BIT_TX_SFI_LOS_V_MSK    0x00000002
#define SFI51_RX_18X_GLUE_REG_INT_STAT_REG_BIT_TX_SFI_LOS_V_OFF    1
#define SFI51_RX_18X_GLUE_REG_INT_STAT_REG_BIT_FUSE_FAIL_OUT_V_MSK 0x00000001
#define SFI51_RX_18X_GLUE_REG_INT_STAT_REG_BIT_FUSE_FAIL_OUT_V_OFF 0

/*---------------------------------------.
 | Register 0x00000010 HRCLKDIV4_DIV_CFG |
 +---------------------------------------+
 | bit  0 R/W  HRCLKDIV4_DIV_EN          |
 +--------------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_HRCLKDIV4_DIV_CFG_UNUSED_MASK          0xffffff0e
#define SFI51_RX_18X_GLUE_REG_HRCLKDIV4_DIV_CFG_BIT_HRCLKDIV4_DIV_EN_MSK 0x00000001
#define SFI51_RX_18X_GLUE_REG_HRCLKDIV4_DIV_CFG_BIT_HRCLKDIV4_DIV_EN_OFF 0

/*--------------------------------------.
 | Register 0x00000014 EFUSE_REFCLK_CFG |
 +--------------------------------------+
 | bit  0 R/W  EFUSE_REFCLK_DIV_EN      |
 +-------------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_EFUSE_REFCLK_CFG_UNUSED_MASK             0xffffff0e
#define SFI51_RX_18X_GLUE_REG_EFUSE_REFCLK_CFG_BIT_EFUSE_REFCLK_DIV_EN_MSK 0x00000001
#define SFI51_RX_18X_GLUE_REG_EFUSE_REFCLK_CFG_BIT_EFUSE_REFCLK_DIV_EN_OFF 0

/*---------------------------------------.
 | Register 0x00000018 EFUSE_INT_CFG_REG |
 +---------------------------------------+
 | bit  29:24 R/W  RAMS_ADDR             |
 | bit  23:16 R    RAMS_DATA_RD          |
 | bit  15:8  R/W  RAMS_DATA_WR          |
 | bit  4     R/W  RAMS_RD_EN            |
 | bit  3     R/W  RAMS_WR_EN            |
 | bit  2     R/W  PCLK_EN               |
 | bit  1:0   R/W  RAM_EXT_INT_SEL       |
 +--------------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_UNUSED_MASK         0xc00000e0
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_ADDR_MSK       0x3f000000
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_ADDR_OFF       24
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_DATA_RD_MSK    0x00ff0000
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_DATA_RD_OFF    16
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_DATA_WR_MSK    0x0000ff00
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_DATA_WR_OFF    8
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_RD_EN_MSK      0x00000010
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_RD_EN_OFF      4
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_WR_EN_MSK      0x00000008
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAMS_WR_EN_OFF      3
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_PCLK_EN_MSK         0x00000004
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_PCLK_EN_OFF         2
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAM_EXT_INT_SEL_MSK 0x00000003
#define SFI51_RX_18X_GLUE_REG_EFUSE_INT_CFG_REG_BIT_RAM_EXT_INT_SEL_OFF 0

/*------------------------------------.
 | Register 0x0000001c GLUE_LOGIC_CFG |
 +------------------------------------+
 | bit  7   R/W  TX_SFI_LOS_POL       |
 | bit  6   R/W  TX_SFI_OOA_LOF_POL   |
 | bit  5   R/W  TXDCK_SLICE_EN       |
 | bit  2:0 R/W  REFCLK_SEL           |
 +-----------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG_UNUSED_MASK            0xffffff18
#define SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG_BIT_TX_SFI_LOS_POL_MSK     0x00000080
#define SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG_BIT_TX_SFI_LOS_POL_OFF     7
#define SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG_BIT_TX_SFI_OOA_LOF_POL_MSK 0x00000040
#define SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG_BIT_TX_SFI_OOA_LOF_POL_OFF 6
#define SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG_BIT_TXDCK_SLICE_EN_MSK     0x00000020
#define SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG_BIT_TXDCK_SLICE_EN_OFF     5
#define SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG_BIT_REFCLK_SEL_MSK         0x00000007
#define SFI51_RX_18X_GLUE_REG_GLUE_LOGIC_CFG_BIT_REFCLK_SEL_OFF         0

/*----------------------------------.
 | Register 0x00000020 LOS_STAT_REG |
 +----------------------------------+
 | bit  17 R  LOS_17                |
 | bit  16 R  LOS_16                |
 | bit  15 R  LOS_15                |
 | bit  14 R  LOS_14                |
 | bit  13 R  LOS_13                |
 | bit  12 R  LOS_12                |
 | bit  11 R  LOS_11                |
 | bit  10 R  LOS_10                |
 | bit  9  R  LOS_9                 |
 | bit  8  R  LOS_8                 |
 | bit  7  R  LOS_7                 |
 | bit  6  R  LOS_6                 |
 | bit  5  R  LOS_5                 |
 | bit  4  R  LOS_4                 |
 | bit  3  R  LOS_3                 |
 | bit  2  R  LOS_2                 |
 | bit  1  R  LOS_1                 |
 | bit  0  R  LOS_0                 |
 +---------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_UNUSED_MASK 0xfffc0000
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_17_MSK  0x00020000
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_17_OFF  17
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_16_MSK  0x00010000
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_16_OFF  16
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_15_MSK  0x00008000
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_15_OFF  15
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_14_MSK  0x00004000
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_14_OFF  14
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_13_MSK  0x00002000
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_13_OFF  13
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_12_MSK  0x00001000
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_12_OFF  12
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_11_MSK  0x00000800
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_11_OFF  11
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_10_MSK  0x00000400
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_10_OFF  10
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_9_MSK   0x00000200
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_9_OFF   9
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_8_MSK   0x00000100
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_8_OFF   8
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_7_MSK   0x00000080
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_7_OFF   7
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_6_MSK   0x00000040
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_6_OFF   6
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_5_MSK   0x00000020
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_5_OFF   5
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_4_MSK   0x00000010
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_4_OFF   4
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_3_MSK   0x00000008
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_3_OFF   3
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_2_MSK   0x00000004
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_2_OFF   2
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_1_MSK   0x00000002
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_1_OFF   1
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_0_MSK   0x00000001
#define SFI51_RX_18X_GLUE_REG_LOS_STAT_REG_BIT_LOS_0_OFF   0

/*---------------------------------------.
 | Register 0x00000024 DEVICE_INT_EN_REG |
 +---------------------------------------+
 | bit  10 R/W  RX_18X_GLUE_INT_DEV_E    |
 | bit  9  R/W  RX_2X_SLICE8_INT_DEV_E   |
 | bit  8  R/W  RX_2X_SLICE7_INT_DEV_E   |
 | bit  7  R/W  RX_2X_SLICE6_INT_DEV_E   |
 | bit  6  R/W  RX_2X_SLICE5_INT_DEV_E   |
 | bit  5  R/W  RX_2X_SLICE4_INT_DEV_E   |
 | bit  4  R/W  RX_2X_SLICE3_INT_DEV_E   |
 | bit  3  R/W  RX_2X_SLICE2_INT_DEV_E   |
 | bit  2  R/W  RX_2X_SLICE1_INT_DEV_E   |
 | bit  1  R/W  RX_2X_SLICE0_INT_DEV_E   |
 | bit  0  R/W  CSU_INT_DEV_E            |
 +--------------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_UNUSED_MASK                0xfffff800
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_18X_GLUE_INT_DEV_E_MSK  0x00000400
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_18X_GLUE_INT_DEV_E_OFF  10
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE8_INT_DEV_E_MSK 0x00000200
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE8_INT_DEV_E_OFF 9
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE7_INT_DEV_E_MSK 0x00000100
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE7_INT_DEV_E_OFF 8
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE6_INT_DEV_E_MSK 0x00000080
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE6_INT_DEV_E_OFF 7
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE5_INT_DEV_E_MSK 0x00000040
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE5_INT_DEV_E_OFF 6
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE4_INT_DEV_E_MSK 0x00000020
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE4_INT_DEV_E_OFF 5
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE3_INT_DEV_E_MSK 0x00000010
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE3_INT_DEV_E_OFF 4
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE2_INT_DEV_E_MSK 0x00000008
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE2_INT_DEV_E_OFF 3
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE1_INT_DEV_E_MSK 0x00000004
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE1_INT_DEV_E_OFF 2
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE0_INT_DEV_E_MSK 0x00000002
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_RX_2X_SLICE0_INT_DEV_E_OFF 1
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_CSU_INT_DEV_E_MSK          0x00000001
#define SFI51_RX_18X_GLUE_REG_DEVICE_INT_EN_REG_BIT_CSU_INT_DEV_E_OFF          0

/*-------------------------------------.
 | Register 0x00000028 MIPS_INT_EN_REG |
 +-------------------------------------+
 | bit  10 R/W  RX_18X_GLUE_INT_MIP_E  |
 | bit  9  R/W  RX_2X_SLICE8_INT_MIP_E |
 | bit  8  R/W  RX_2X_SLICE7_INT_MIP_E |
 | bit  7  R/W  RX_2X_SLICE6_INT_MIP_E |
 | bit  6  R/W  RX_2X_SLICE5_INT_MIP_E |
 | bit  5  R/W  RX_2X_SLICE4_INT_MIP_E |
 | bit  4  R/W  RX_2X_SLICE3_INT_MIP_E |
 | bit  3  R/W  RX_2X_SLICE2_INT_MIP_E |
 | bit  2  R/W  RX_2X_SLICE1_INT_MIP_E |
 | bit  1  R/W  RX_2X_SLICE0_INT_MIP_E |
 | bit  0  R/W  CSU_INT_MIP_E          |
 +------------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_UNUSED_MASK                0xfffff800
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_18X_GLUE_INT_MIP_E_MSK  0x00000400
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_18X_GLUE_INT_MIP_E_OFF  10
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE8_INT_MIP_E_MSK 0x00000200
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE8_INT_MIP_E_OFF 9
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE7_INT_MIP_E_MSK 0x00000100
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE7_INT_MIP_E_OFF 8
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE6_INT_MIP_E_MSK 0x00000080
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE6_INT_MIP_E_OFF 7
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE5_INT_MIP_E_MSK 0x00000040
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE5_INT_MIP_E_OFF 6
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE4_INT_MIP_E_MSK 0x00000020
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE4_INT_MIP_E_OFF 5
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE3_INT_MIP_E_MSK 0x00000010
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE3_INT_MIP_E_OFF 4
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE2_INT_MIP_E_MSK 0x00000008
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE2_INT_MIP_E_OFF 3
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE1_INT_MIP_E_MSK 0x00000004
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE1_INT_MIP_E_OFF 2
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE0_INT_MIP_E_MSK 0x00000002
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_RX_2X_SLICE0_INT_MIP_E_OFF 1
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_CSU_INT_MIP_E_MSK          0x00000001
#define SFI51_RX_18X_GLUE_REG_MIPS_INT_EN_REG_BIT_CSU_INT_MIP_E_OFF          0

/*-------------------------------------.
 | Register 0x0000002c PCIE_INT_EN_REG |
 +-------------------------------------+
 | bit  10 R/W  RX_18X_GLUE_INT_PCI_E  |
 | bit  9  R/W  RX_2X_SLICE8_INT_PCI_E |
 | bit  8  R/W  RX_2X_SLICE7_INT_PCI_E |
 | bit  7  R/W  RX_2X_SLICE6_INT_PCI_E |
 | bit  6  R/W  RX_2X_SLICE5_INT_PCI_E |
 | bit  5  R/W  RX_2X_SLICE4_INT_PCI_E |
 | bit  4  R/W  RX_2X_SLICE3_INT_PCI_E |
 | bit  3  R/W  RX_2X_SLICE2_INT_PCI_E |
 | bit  2  R/W  RX_2X_SLICE1_INT_PCI_E |
 | bit  1  R/W  RX_2X_SLICE0_INT_PCI_E |
 | bit  0  R/W  CSU_INT_PCI_E          |
 +------------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_UNUSED_MASK                0xfffff800
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_18X_GLUE_INT_PCI_E_MSK  0x00000400
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_18X_GLUE_INT_PCI_E_OFF  10
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE8_INT_PCI_E_MSK 0x00000200
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE8_INT_PCI_E_OFF 9
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE7_INT_PCI_E_MSK 0x00000100
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE7_INT_PCI_E_OFF 8
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE6_INT_PCI_E_MSK 0x00000080
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE6_INT_PCI_E_OFF 7
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE5_INT_PCI_E_MSK 0x00000040
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE5_INT_PCI_E_OFF 6
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE4_INT_PCI_E_MSK 0x00000020
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE4_INT_PCI_E_OFF 5
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE3_INT_PCI_E_MSK 0x00000010
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE3_INT_PCI_E_OFF 4
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE2_INT_PCI_E_MSK 0x00000008
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE2_INT_PCI_E_OFF 3
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE1_INT_PCI_E_MSK 0x00000004
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE1_INT_PCI_E_OFF 2
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE0_INT_PCI_E_MSK 0x00000002
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_RX_2X_SLICE0_INT_PCI_E_OFF 1
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_CSU_INT_PCI_E_MSK          0x00000001
#define SFI51_RX_18X_GLUE_REG_PCIE_INT_EN_REG_BIT_CSU_INT_PCI_E_OFF          0

/*-----------------------------------------.
 | Register 0x00000030 GLOBAL_INT_STAT_REG |
 +-----------------------------------------+
 | bit  10 R  RX_18X_GLUE_INT_V            |
 | bit  9  R  RX_2X_SLICE8_INT_V           |
 | bit  8  R  RX_2X_SLICE7_INT_V           |
 | bit  7  R  RX_2X_SLICE6_INT_V           |
 | bit  6  R  RX_2X_SLICE5_INT_V           |
 | bit  5  R  RX_2X_SLICE4_INT_V           |
 | bit  4  R  RX_2X_SLICE3_INT_V           |
 | bit  3  R  RX_2X_SLICE2_INT_V           |
 | bit  2  R  RX_2X_SLICE1_INT_V           |
 | bit  1  R  RX_2X_SLICE0_INT_V           |
 | bit  0  R  CSU_INT_V                    |
 +----------------------------------------*/
#define PMC_SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_UNUSED_MASK            0xfffff800
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_18X_GLUE_INT_V_MSK  0x00000400
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_18X_GLUE_INT_V_OFF  10
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE8_INT_V_MSK 0x00000200
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE8_INT_V_OFF 9
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE7_INT_V_MSK 0x00000100
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE7_INT_V_OFF 8
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE6_INT_V_MSK 0x00000080
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE6_INT_V_OFF 7
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE5_INT_V_MSK 0x00000040
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE5_INT_V_OFF 6
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE4_INT_V_MSK 0x00000020
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE4_INT_V_OFF 5
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE3_INT_V_MSK 0x00000010
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE3_INT_V_OFF 4
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE2_INT_V_MSK 0x00000008
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE2_INT_V_OFF 3
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE1_INT_V_MSK 0x00000004
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE1_INT_V_OFF 2
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE0_INT_V_MSK 0x00000002
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_RX_2X_SLICE0_INT_V_OFF 1
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_CSU_INT_V_MSK          0x00000001
#define SFI51_RX_18X_GLUE_REG_GLOBAL_INT_STAT_REG_BIT_CSU_INT_V_OFF          0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _SFI51_RX_18X_SERDES_GLUE_REGS_H */
