The Blinking Led Project
========================

The objectives of this project is to design, implement and simulate an fpga virtual composant in
differents languages and platorms to compare performance of each.

Languages/Simulator
===============
VHDL
----
Simulate with [GHDL](http://ghdl.free.fr/) or/and [NVC](https://github.com/nickg/nvc).

Verilog
-------
Simulate with [icarus](http://iverilog.icarus.com/) or/and [Verilator](https://www.veripool.org/wiki/verilator).

Migen
-----

Simulate with same tools than for verilog.

Chisel
------

Simulate in [scala Chisel](https://chisel.eecs.berkeley.edu/) and/or Verilator

Clash (TODO)
-------

Simulate in [Haskell clash](http://www.clash-lang.org/) language.

MyHDL (TODO)
------------

Simulate in Python Based HDL.

Platform
========

APF6_SP (TODO)
--------------

i.MX6 + CycloneV board from Armadeus System.

ZC702
------------

[Zynq developpement kit](https://www.xilinx.com/products/boards-and-kits/ek-z7-zc702-g.html)

IceStick (TODO)
---------------

Ice40 little dev kit (usb key)

Colorlight 5A-75B
-----------------

A lowcost ECP5 kit.
