sim_build
fpga_build
test/__pycache__
results.xml
runs
zero2asic.vcd

