# About
16-bit Slansky Adder design using verilog HDL

# Reference Circuit
<img width="699" alt="Screenshot 2021-05-14 at 17 36 36" src="https://user-images.githubusercontent.com/60811574/118268388-f7e85200-b4da-11eb-9e32-28921671158c.png">

# Output
- Test Bench
<img width="1571" alt="TestBenchOutput" src="https://user-images.githubusercontent.com/60811574/118268138-a17b1380-b4da-11eb-8375-d230a6293f50.png">

- GTK Waveform
<img width="1571" alt="GTKWave" src="https://user-images.githubusercontent.com/60811574/118268173-af309900-b4da-11eb-927b-10b0df8f6a5e.png">
