-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_1_p_ZL9golden_w2_3_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 6; 
             AddressRange    : integer := 64
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_1_p_ZL9golden_w2_3_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "01001101101100000100100000001111", 1 => "01001101100101001100111111000110", 2 => "10111010101011100011001111100110", 3 => "10010010111000101000111101100100", 
    4 => "11110100101000010011010100111001", 5 => "01010000110101011001100001110011", 6 => "01010001110101110101110000000010", 7 => "10010001010100110100100001101101", 
    8 => "01101110000110100010110110010111", 9 => "00111011010011010111010110010011", 10 => "01000011111011110001001110111000", 11 => "11111000100100110011110100010111", 
    12 => "11011110010000100110001110010001", 13 => "10000011001101011101110011100010", 14 => "10111111111110010101011010011001", 15 => "01011100000001011001100000000011", 
    16 => "01001101110101010001010111010000", 17 => "10111101111010000010010111101011", 18 => "00111100101001001110001001000110", 19 => "01100000110101001000000101111100", 
    20 => "01000010001010011100001011110100", 21 => "01000011101101100000101001010010", 22 => "00010100011110011000101001010101", 23 => "00101111000001011101111001101000", 
    24 => "11000110111001110101011111001000", 25 => "00000011001111001100011111010000", 26 => "01000000101111111100011111111011", 27 => "01101110001000100111010111011011", 
    28 => "11100000010111011001000011100000", 29 => "10110010101100011001010100110000", 30 => "11101001000011001110100001101010", 31 => "00100000110001011101000000110010", 
    32 => "10011111011011011011001001000000", 33 => "00110001101000011000100101100111", 34 => "11101101001001010100000000100111", 35 => "11110001001000110010110100110101", 
    36 => "10111000111100110001011110010011", 37 => "11001101101011001101011111000010", 38 => "01010100010000011010001000001001", 39 => "11110100111011001101011001000110", 
    40 => "10100001010100000100001111011011", 41 => "10111011001101010111001010111010", 42 => "00011110110010100010001100111101", 43 => "00001101111111001000000110111111", 
    44 => "01101110011000101000100101111111", 45 => "11110100010100011001100101010101", 46 => "00001101111110011001011111011010", 47 => "10100010010110000100100011111100", 
    48 => "00001111000001001110000001001001", 49 => "01101110110101010101011101000010", 50 => "01111100000000100011110110000101", 51 => "01100010000011110010000100111101", 
    52 => "00100100111111101010010100000111", 53 => "00000110100111010000100001010010", 54 => "11101111001100110110001000010010", 55 => "11101111110110110010001111111111", 
    56 => "11100100110011010110101010110011", 57 => "11101001110010110110110111001101", 58 => "01000000010111111100000000110011", 59 => "00101000100101110100001000000110", 
    60 => "10111001000101011101001011100011", 61 => "01000000111111011000000111101110", 62 => "00100110110000101101010110001111", 63 => "00001000000011101100011011001011");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

