/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [14:0] _01_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_35z;
  wire [20:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [16:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_3z[2:0], celloutsig_0_1z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 15'h0000;
    else _01_ <= { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_35z = { celloutsig_0_25z[3:1], celloutsig_0_2z, celloutsig_0_24z } & { celloutsig_0_20z[14:10], celloutsig_0_5z, celloutsig_0_32z };
  assign celloutsig_0_4z = celloutsig_0_3z & { in_data[88:86], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z } & { celloutsig_0_4z[2:0], celloutsig_0_4z };
  assign celloutsig_0_14z = _00_[2:0] & celloutsig_0_3z[2:0];
  assign celloutsig_0_0z = in_data[82:63] || in_data[80:61];
  assign celloutsig_1_3z = celloutsig_1_1z[8:0] || celloutsig_1_1z[10:2];
  assign celloutsig_1_4z = in_data[116:112] || { in_data[154:153], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } || celloutsig_1_1z[4:0];
  assign celloutsig_0_7z = { in_data[18:15], celloutsig_0_2z, celloutsig_0_0z } || celloutsig_0_6z[6:1];
  assign celloutsig_0_15z = { _01_[12:10], celloutsig_0_12z } || { celloutsig_0_9z[15:13], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_6z[6:4] || celloutsig_0_17z[4:2];
  assign celloutsig_0_2z = { in_data[44:43], celloutsig_0_0z, celloutsig_0_0z } || { in_data[50:49], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_18z[5:3] || celloutsig_0_18z[4:2];
  assign celloutsig_1_13z = { celloutsig_1_10z[8:5], celloutsig_1_11z } < { celloutsig_1_0z[1:0], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_3z[2:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } < in_data[33:25];
  assign celloutsig_0_13z = celloutsig_0_9z[5:3] < in_data[93:91];
  assign celloutsig_0_21z = { celloutsig_0_9z[12:6], celloutsig_0_5z } < { in_data[59:57], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[112:107] % { 1'h1, in_data[131:127] };
  assign celloutsig_1_1z = { in_data[129:124], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z[4:0], celloutsig_1_0z[5:1], in_data[96] };
  assign celloutsig_1_2z = in_data[109:107] % { 1'h1, celloutsig_1_1z[2:1] };
  assign celloutsig_1_10z = in_data[118:104] % { 1'h1, celloutsig_1_6z[8:5], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_20z = celloutsig_0_18z[18:0] % { 1'h1, celloutsig_0_6z[3:2], _01_, celloutsig_0_15z };
  assign celloutsig_0_23z = in_data[56:40] % { 1'h1, celloutsig_0_17z[8:4], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_19z };
  assign celloutsig_0_24z = in_data[78:76] % { 1'h1, in_data[29:28] };
  assign celloutsig_0_3z = { in_data[39:37], celloutsig_0_0z } % { 1'h1, in_data[27:26], celloutsig_0_2z };
  assign celloutsig_0_36z = - { celloutsig_0_30z[12:7], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_1_6z = - { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = - { in_data[36:24], _00_ };
  assign celloutsig_0_12z = - { _01_[11:8], celloutsig_0_1z };
  assign celloutsig_1_14z = ^ celloutsig_1_6z[16:6];
  assign celloutsig_0_1z = ^ in_data[5:2];
  assign celloutsig_0_22z = ^ { celloutsig_0_6z[1:0], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[112:106] >> in_data[170:164];
  assign celloutsig_1_8z = { celloutsig_1_6z[16:11], celloutsig_1_2z } >> celloutsig_1_6z[10:2];
  assign celloutsig_1_11z = celloutsig_1_8z[5:1] >> { celloutsig_1_8z[6:4], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_15z = celloutsig_1_6z[15:12] >> celloutsig_1_11z[4:1];
  assign celloutsig_1_19z = { celloutsig_1_15z[1:0], celloutsig_1_3z } >> celloutsig_1_1z[3:1];
  assign celloutsig_0_16z = { celloutsig_0_6z[5:1], celloutsig_0_3z } >> _01_[13:5];
  assign celloutsig_0_25z = { celloutsig_0_14z[1:0], celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_2z } >> celloutsig_0_6z[6:2];
  assign celloutsig_1_18z = { celloutsig_1_0z[4:0], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_15z } << { celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_17z = { in_data[29:25], celloutsig_0_5z, celloutsig_0_4z } << { _01_[12:10], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_18z = { _01_[10:4], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, _00_ } << in_data[31:12];
  assign celloutsig_0_30z = { celloutsig_0_18z[13:3], celloutsig_0_2z, celloutsig_0_25z } << celloutsig_0_23z;
  assign { out_data[144:128], out_data[98:96], out_data[38:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
