;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 10
	ADD 210, 30
	SUB @-127, 100
	DJN -1, @-20
	SUB @121, 106
	CMP -207, <-120
	ADD 210, 30
	SUB @127, 106
	JMN @12, #209
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 106
	JMP -7, @-20
	SPL 0, <-7
	DJN -1, @-0
	DJN -1, @-0
	JMP @12, #200
	SUB <800, @0
	SUB -207, <-120
	CMP <800, @0
	SUB -207, <-120
	JMP -1, @-20
	JMP -1, @-20
	JMP -1, @-20
	SUB 210, 30
	CMP 12, @10
	JMZ 300, 90
	JMZ 300, 90
	SUB <0, @2
	SUB 600, 632
	SUB @-127, 100
	DJN -1, @-20
	SUB @127, 106
	SUB @121, 106
	DAT #130, #9
	SPL 0, <402
	JMZ 300, 90
	SUB #1, <-1
	SPL @300, 90
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, <402
	SUB #72, @200
	SPL 0, <402
	SUB #72, @200
	DJN -1, @-20
