// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Tue Mar 12 14:24:38 2024
// Host        : RaijinPC running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               C:/Users/D4nny/Documents/RISCV-Pipeline-FPGA/vivado_2023.2/vivado_2023.2.sim/sim_1/impl/func/xsim/test_pipeline_func_impl.v
// Design      : OTTER_Wrapper
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module ALU
   (data0,
    CO,
    i__carry__2_i_8,
    O,
    \DE_EX_reg[alu_fun][1] ,
    \DE_EX_reg[alu_fun][1]_0 ,
    \DE_EX_reg[alu_fun][1]_1 ,
    \DE_EX_reg[alu_fun][1]_2 ,
    \DE_EX_reg[alu_fun][1]_3 ,
    \DE_EX_reg[alu_fun][1]_4 ,
    \DE_EX_reg[alu_fun][1]_5 ,
    \DE_EX_reg[alu_fun][1]_6 ,
    \DE_EX_reg[alu_fun][1]_7 ,
    \DE_EX_reg[alu_fun][1]_8 ,
    \DE_EX_reg[alu_fun][1]_9 ,
    \DE_EX_reg[alu_fun][1]_10 ,
    \DE_EX_reg[alu_fun][1]_11 ,
    \DE_EX_reg[alu_fun][1]_12 ,
    \DE_EX_reg[alu_fun][1]_13 ,
    \DE_EX_reg[alu_fun][1]_14 ,
    \DE_EX_reg[alu_fun][1]_15 ,
    \DE_EX_reg[alu_fun][1]_16 ,
    \DE_EX_reg[alu_fun][0] ,
    \DE_EX_reg[alu_fun][0]_0 ,
    \DE_EX_reg[alu_fun][0]_1 ,
    \DE_EX_reg[alu_fun][0]_2 ,
    \DE_EX_reg[alu_fun][0]_3 ,
    \DE_EX_reg[alu_fun][0]_4 ,
    \DE_EX_reg[alu_fun][0]_5 ,
    \DE_EX_reg[alu_fun][1]_17 ,
    \DE_EX_reg[alu_fun][1]_18 ,
    \DE_EX_reg[alu_fun][0]_6 ,
    ALU_forward_muxA,
    S,
    \EX_MEM[ALU_result][4]_i_4 ,
    \EX_MEM[ALU_result][8]_i_4 ,
    \EX_MEM[ALU_result][12]_i_5 ,
    \EX_MEM[ALU_result][16]_i_5 ,
    \EX_MEM[ALU_result][20]_i_4 ,
    \EX_MEM[ALU_result][24]_i_5 ,
    \EX_MEM[ALU_result][28]_i_6 ,
    DI,
    \result0_inferred__1/i__carry__0_0 ,
    \result0_inferred__1/i__carry__1_0 ,
    \result0_inferred__1/i__carry__1_1 ,
    \result0_inferred__1/i__carry__2_0 ,
    \result0_inferred__1/i__carry__2_1 ,
    \EX_MEM[ALU_result][0]_i_5 ,
    \EX_MEM[ALU_result][0]_i_5_0 ,
    \result0_inferred__2/i__carry__0_0 ,
    \result0_inferred__2/i__carry__0_1 ,
    \result0_inferred__2/i__carry__1_0 ,
    \result0_inferred__2/i__carry__1_1 ,
    \result0_inferred__2/i__carry__2_0 ,
    \result0_inferred__2/i__carry__2_1 ,
    \EX_MEM[ALU_result][0]_i_5_1 ,
    \EX_MEM[ALU_result][0]_i_5_2 ,
    \EX_MEM[ALU_result][0]_i_8_0 ,
    \EX_MEM[ALU_result][4]_i_12_0 ,
    \EX_MEM[ALU_result][8]_i_10_0 ,
    \EX_MEM[ALU_result][12]_i_7_0 ,
    \EX_MEM[ALU_result][16]_i_7_0 ,
    \EX_MEM[ALU_result][20]_i_10_0 ,
    \EX_MEM[ALU_result][24]_i_10_0 ,
    \EX_MEM[ALU_result][28]_i_7 ,
    Q,
    ALU_srcB);
  output [31:0]data0;
  output [0:0]CO;
  output [0:0]i__carry__2_i_8;
  output [3:0]O;
  output \DE_EX_reg[alu_fun][1] ;
  output \DE_EX_reg[alu_fun][1]_0 ;
  output \DE_EX_reg[alu_fun][1]_1 ;
  output \DE_EX_reg[alu_fun][1]_2 ;
  output \DE_EX_reg[alu_fun][1]_3 ;
  output \DE_EX_reg[alu_fun][1]_4 ;
  output \DE_EX_reg[alu_fun][1]_5 ;
  output \DE_EX_reg[alu_fun][1]_6 ;
  output \DE_EX_reg[alu_fun][1]_7 ;
  output \DE_EX_reg[alu_fun][1]_8 ;
  output \DE_EX_reg[alu_fun][1]_9 ;
  output \DE_EX_reg[alu_fun][1]_10 ;
  output \DE_EX_reg[alu_fun][1]_11 ;
  output \DE_EX_reg[alu_fun][1]_12 ;
  output \DE_EX_reg[alu_fun][1]_13 ;
  output \DE_EX_reg[alu_fun][1]_14 ;
  output \DE_EX_reg[alu_fun][1]_15 ;
  output \DE_EX_reg[alu_fun][1]_16 ;
  output \DE_EX_reg[alu_fun][0] ;
  output \DE_EX_reg[alu_fun][0]_0 ;
  output \DE_EX_reg[alu_fun][0]_1 ;
  output \DE_EX_reg[alu_fun][0]_2 ;
  output \DE_EX_reg[alu_fun][0]_3 ;
  output \DE_EX_reg[alu_fun][0]_4 ;
  output \DE_EX_reg[alu_fun][0]_5 ;
  output \DE_EX_reg[alu_fun][1]_17 ;
  output \DE_EX_reg[alu_fun][1]_18 ;
  output \DE_EX_reg[alu_fun][0]_6 ;
  input [30:0]ALU_forward_muxA;
  input [3:0]S;
  input [3:0]\EX_MEM[ALU_result][4]_i_4 ;
  input [3:0]\EX_MEM[ALU_result][8]_i_4 ;
  input [3:0]\EX_MEM[ALU_result][12]_i_5 ;
  input [3:0]\EX_MEM[ALU_result][16]_i_5 ;
  input [3:0]\EX_MEM[ALU_result][20]_i_4 ;
  input [3:0]\EX_MEM[ALU_result][24]_i_5 ;
  input [3:0]\EX_MEM[ALU_result][28]_i_6 ;
  input [3:0]DI;
  input [3:0]\result0_inferred__1/i__carry__0_0 ;
  input [3:0]\result0_inferred__1/i__carry__1_0 ;
  input [3:0]\result0_inferred__1/i__carry__1_1 ;
  input [3:0]\result0_inferred__1/i__carry__2_0 ;
  input [3:0]\result0_inferred__1/i__carry__2_1 ;
  input [3:0]\EX_MEM[ALU_result][0]_i_5 ;
  input [3:0]\EX_MEM[ALU_result][0]_i_5_0 ;
  input [3:0]\result0_inferred__2/i__carry__0_0 ;
  input [3:0]\result0_inferred__2/i__carry__0_1 ;
  input [3:0]\result0_inferred__2/i__carry__1_0 ;
  input [3:0]\result0_inferred__2/i__carry__1_1 ;
  input [3:0]\result0_inferred__2/i__carry__2_0 ;
  input [3:0]\result0_inferred__2/i__carry__2_1 ;
  input [3:0]\EX_MEM[ALU_result][0]_i_5_1 ;
  input [3:0]\EX_MEM[ALU_result][0]_i_5_2 ;
  input [3:0]\EX_MEM[ALU_result][0]_i_8_0 ;
  input [3:0]\EX_MEM[ALU_result][4]_i_12_0 ;
  input [3:0]\EX_MEM[ALU_result][8]_i_10_0 ;
  input [3:0]\EX_MEM[ALU_result][12]_i_7_0 ;
  input [3:0]\EX_MEM[ALU_result][16]_i_7_0 ;
  input [3:0]\EX_MEM[ALU_result][20]_i_10_0 ;
  input [3:0]\EX_MEM[ALU_result][24]_i_10_0 ;
  input [3:0]\EX_MEM[ALU_result][28]_i_7 ;
  input [2:0]Q;
  input [26:0]ALU_srcB;

  wire [30:0]ALU_forward_muxA;
  wire [26:0]ALU_srcB;
  wire [0:0]CO;
  wire \DE_EX_reg[alu_fun][0] ;
  wire \DE_EX_reg[alu_fun][0]_0 ;
  wire \DE_EX_reg[alu_fun][0]_1 ;
  wire \DE_EX_reg[alu_fun][0]_2 ;
  wire \DE_EX_reg[alu_fun][0]_3 ;
  wire \DE_EX_reg[alu_fun][0]_4 ;
  wire \DE_EX_reg[alu_fun][0]_5 ;
  wire \DE_EX_reg[alu_fun][0]_6 ;
  wire \DE_EX_reg[alu_fun][1] ;
  wire \DE_EX_reg[alu_fun][1]_0 ;
  wire \DE_EX_reg[alu_fun][1]_1 ;
  wire \DE_EX_reg[alu_fun][1]_10 ;
  wire \DE_EX_reg[alu_fun][1]_11 ;
  wire \DE_EX_reg[alu_fun][1]_12 ;
  wire \DE_EX_reg[alu_fun][1]_13 ;
  wire \DE_EX_reg[alu_fun][1]_14 ;
  wire \DE_EX_reg[alu_fun][1]_15 ;
  wire \DE_EX_reg[alu_fun][1]_16 ;
  wire \DE_EX_reg[alu_fun][1]_17 ;
  wire \DE_EX_reg[alu_fun][1]_18 ;
  wire \DE_EX_reg[alu_fun][1]_2 ;
  wire \DE_EX_reg[alu_fun][1]_3 ;
  wire \DE_EX_reg[alu_fun][1]_4 ;
  wire \DE_EX_reg[alu_fun][1]_5 ;
  wire \DE_EX_reg[alu_fun][1]_6 ;
  wire \DE_EX_reg[alu_fun][1]_7 ;
  wire \DE_EX_reg[alu_fun][1]_8 ;
  wire \DE_EX_reg[alu_fun][1]_9 ;
  wire [3:0]DI;
  wire [3:0]\EX_MEM[ALU_result][0]_i_5 ;
  wire [3:0]\EX_MEM[ALU_result][0]_i_5_0 ;
  wire [3:0]\EX_MEM[ALU_result][0]_i_5_1 ;
  wire [3:0]\EX_MEM[ALU_result][0]_i_5_2 ;
  wire [3:0]\EX_MEM[ALU_result][0]_i_8_0 ;
  wire [3:0]\EX_MEM[ALU_result][12]_i_5 ;
  wire [3:0]\EX_MEM[ALU_result][12]_i_7_0 ;
  wire [3:0]\EX_MEM[ALU_result][16]_i_5 ;
  wire [3:0]\EX_MEM[ALU_result][16]_i_7_0 ;
  wire [3:0]\EX_MEM[ALU_result][20]_i_10_0 ;
  wire [3:0]\EX_MEM[ALU_result][20]_i_4 ;
  wire [3:0]\EX_MEM[ALU_result][24]_i_10_0 ;
  wire [3:0]\EX_MEM[ALU_result][24]_i_5 ;
  wire [3:0]\EX_MEM[ALU_result][28]_i_6 ;
  wire [3:0]\EX_MEM[ALU_result][28]_i_7 ;
  wire [3:0]\EX_MEM[ALU_result][4]_i_12_0 ;
  wire [3:0]\EX_MEM[ALU_result][4]_i_4 ;
  wire [3:0]\EX_MEM[ALU_result][8]_i_10_0 ;
  wire [3:0]\EX_MEM[ALU_result][8]_i_4 ;
  wire [3:0]O;
  wire [2:0]Q;
  wire [3:0]S;
  wire [31:0]data0;
  wire [27:0]data8;
  wire [0:0]i__carry__2_i_8;
  wire result0_carry__0_n_0;
  wire result0_carry__1_n_0;
  wire result0_carry__2_n_0;
  wire result0_carry__3_n_0;
  wire result0_carry__4_n_0;
  wire result0_carry__5_n_0;
  wire result0_carry_n_0;
  wire [3:0]\result0_inferred__1/i__carry__0_0 ;
  wire \result0_inferred__1/i__carry__0_n_0 ;
  wire [3:0]\result0_inferred__1/i__carry__1_0 ;
  wire [3:0]\result0_inferred__1/i__carry__1_1 ;
  wire \result0_inferred__1/i__carry__1_n_0 ;
  wire [3:0]\result0_inferred__1/i__carry__2_0 ;
  wire [3:0]\result0_inferred__1/i__carry__2_1 ;
  wire \result0_inferred__1/i__carry_n_0 ;
  wire [3:0]\result0_inferred__2/i__carry__0_0 ;
  wire [3:0]\result0_inferred__2/i__carry__0_1 ;
  wire \result0_inferred__2/i__carry__0_n_0 ;
  wire [3:0]\result0_inferred__2/i__carry__1_0 ;
  wire [3:0]\result0_inferred__2/i__carry__1_1 ;
  wire \result0_inferred__2/i__carry__1_n_0 ;
  wire [3:0]\result0_inferred__2/i__carry__2_0 ;
  wire [3:0]\result0_inferred__2/i__carry__2_1 ;
  wire \result0_inferred__2/i__carry_n_0 ;
  wire \result0_inferred__7/i__carry__0_n_0 ;
  wire \result0_inferred__7/i__carry__1_n_0 ;
  wire \result0_inferred__7/i__carry__2_n_0 ;
  wire \result0_inferred__7/i__carry__3_n_0 ;
  wire \result0_inferred__7/i__carry__4_n_0 ;
  wire \result0_inferred__7/i__carry__5_n_0 ;
  wire \result0_inferred__7/i__carry_n_0 ;
  wire [2:0]NLW_result0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_result0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_result0_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_result0_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_result0_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_result0_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_result0_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_result0_carry__6_CO_UNCONNECTED;
  wire [2:0]\NLW_result0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__2/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__2/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__2/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__2/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__7/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__7/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__7/i__carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__7/i__carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__7/i__carry__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__7/i__carry__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_result0_inferred__7/i__carry__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_result0_inferred__7/i__carry__6_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hF4)) 
    \EX_MEM[ALU_result][0]_i_8 
       (.I0(Q[0]),
        .I1(data8[0]),
        .I2(Q[1]),
        .O(\DE_EX_reg[alu_fun][0]_6 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][10]_i_7 
       (.I0(Q[1]),
        .I1(data8[10]),
        .I2(ALU_srcB[9]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_10 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][11]_i_7 
       (.I0(Q[1]),
        .I1(data8[11]),
        .I2(ALU_srcB[10]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_11 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][12]_i_7 
       (.I0(Q[1]),
        .I1(data8[12]),
        .I2(ALU_srcB[11]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_12 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][13]_i_7 
       (.I0(Q[1]),
        .I1(data8[13]),
        .I2(ALU_srcB[12]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_6 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][14]_i_10 
       (.I0(data8[14]),
        .I1(ALU_srcB[13]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\DE_EX_reg[alu_fun][0]_3 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][15]_i_7 
       (.I0(Q[1]),
        .I1(data8[15]),
        .I2(ALU_srcB[14]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_7 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][16]_i_7 
       (.I0(Q[1]),
        .I1(data8[16]),
        .I2(ALU_srcB[15]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_8 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][17]_i_10 
       (.I0(data8[17]),
        .I1(ALU_srcB[16]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\DE_EX_reg[alu_fun][0]_1 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][18]_i_7 
       (.I0(Q[1]),
        .I1(data8[18]),
        .I2(ALU_srcB[17]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_4 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][19]_i_7 
       (.I0(Q[1]),
        .I1(data8[19]),
        .I2(ALU_srcB[18]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_5 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][1]_i_6 
       (.I0(Q[1]),
        .I1(data8[1]),
        .I2(ALU_srcB[0]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_18 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][20]_i_10 
       (.I0(data8[20]),
        .I1(ALU_srcB[19]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\DE_EX_reg[alu_fun][0]_2 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][21]_i_7 
       (.I0(Q[1]),
        .I1(data8[21]),
        .I2(ALU_srcB[20]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_2 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][22]_i_10 
       (.I0(data8[22]),
        .I1(ALU_srcB[21]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\DE_EX_reg[alu_fun][0] ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][23]_i_7 
       (.I0(Q[1]),
        .I1(data8[23]),
        .I2(ALU_srcB[22]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_3 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][24]_i_10 
       (.I0(data8[24]),
        .I1(ALU_srcB[23]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\DE_EX_reg[alu_fun][0]_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][25]_i_7 
       (.I0(Q[1]),
        .I1(data8[25]),
        .I2(ALU_srcB[24]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1] ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][26]_i_7 
       (.I0(Q[1]),
        .I1(data8[26]),
        .I2(ALU_srcB[25]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][27]_i_7 
       (.I0(Q[1]),
        .I1(data8[27]),
        .I2(ALU_srcB[26]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_1 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][2]_i_6 
       (.I0(Q[1]),
        .I1(data8[2]),
        .I2(ALU_srcB[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_17 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][3]_i_6 
       (.I0(Q[1]),
        .I1(data8[3]),
        .I2(ALU_srcB[2]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_16 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][4]_i_12 
       (.I0(data8[4]),
        .I1(ALU_srcB[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\DE_EX_reg[alu_fun][0]_5 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][5]_i_7 
       (.I0(Q[1]),
        .I1(data8[5]),
        .I2(ALU_srcB[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_13 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][6]_i_7 
       (.I0(Q[1]),
        .I1(data8[6]),
        .I2(ALU_srcB[5]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_14 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][7]_i_7 
       (.I0(Q[1]),
        .I1(data8[7]),
        .I2(ALU_srcB[6]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_15 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][8]_i_10 
       (.I0(data8[8]),
        .I1(ALU_srcB[7]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\DE_EX_reg[alu_fun][0]_4 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][9]_i_7 
       (.I0(Q[1]),
        .I1(data8[9]),
        .I2(ALU_srcB[8]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\DE_EX_reg[alu_fun][1]_9 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry
       (.CI(1'b0),
        .CO({result0_carry_n_0,NLW_result0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[3:0]),
        .O(data0[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__0
       (.CI(result0_carry_n_0),
        .CO({result0_carry__0_n_0,NLW_result0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[7:4]),
        .O(data0[7:4]),
        .S(\EX_MEM[ALU_result][4]_i_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__1
       (.CI(result0_carry__0_n_0),
        .CO({result0_carry__1_n_0,NLW_result0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[11:8]),
        .O(data0[11:8]),
        .S(\EX_MEM[ALU_result][8]_i_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__2
       (.CI(result0_carry__1_n_0),
        .CO({result0_carry__2_n_0,NLW_result0_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[15:12]),
        .O(data0[15:12]),
        .S(\EX_MEM[ALU_result][12]_i_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__3
       (.CI(result0_carry__2_n_0),
        .CO({result0_carry__3_n_0,NLW_result0_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[19:16]),
        .O(data0[19:16]),
        .S(\EX_MEM[ALU_result][16]_i_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__4
       (.CI(result0_carry__3_n_0),
        .CO({result0_carry__4_n_0,NLW_result0_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[23:20]),
        .O(data0[23:20]),
        .S(\EX_MEM[ALU_result][20]_i_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__5
       (.CI(result0_carry__4_n_0),
        .CO({result0_carry__5_n_0,NLW_result0_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[27:24]),
        .O(data0[27:24]),
        .S(\EX_MEM[ALU_result][24]_i_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 result0_carry__6
       (.CI(result0_carry__5_n_0),
        .CO(NLW_result0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,ALU_forward_muxA[30:28]}),
        .O(data0[31:28]),
        .S(\EX_MEM[ALU_result][28]_i_6 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\result0_inferred__1/i__carry_n_0 ,\NLW_result0_inferred__1/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\NLW_result0_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__1/i__carry__0_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result0_inferred__1/i__carry__0 
       (.CI(\result0_inferred__1/i__carry_n_0 ),
        .CO({\result0_inferred__1/i__carry__0_n_0 ,\NLW_result0_inferred__1/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\result0_inferred__1/i__carry__1_0 ),
        .O(\NLW_result0_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__1/i__carry__1_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result0_inferred__1/i__carry__1 
       (.CI(\result0_inferred__1/i__carry__0_n_0 ),
        .CO({\result0_inferred__1/i__carry__1_n_0 ,\NLW_result0_inferred__1/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\result0_inferred__1/i__carry__2_0 ),
        .O(\NLW_result0_inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__1/i__carry__2_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result0_inferred__1/i__carry__2 
       (.CI(\result0_inferred__1/i__carry__1_n_0 ),
        .CO({CO,\NLW_result0_inferred__1/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\EX_MEM[ALU_result][0]_i_5 ),
        .O(\NLW_result0_inferred__1/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\EX_MEM[ALU_result][0]_i_5_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result0_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\result0_inferred__2/i__carry_n_0 ,\NLW_result0_inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\result0_inferred__2/i__carry__0_0 ),
        .O(\NLW_result0_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__2/i__carry__0_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result0_inferred__2/i__carry__0 
       (.CI(\result0_inferred__2/i__carry_n_0 ),
        .CO({\result0_inferred__2/i__carry__0_n_0 ,\NLW_result0_inferred__2/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\result0_inferred__2/i__carry__1_0 ),
        .O(\NLW_result0_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__2/i__carry__1_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result0_inferred__2/i__carry__1 
       (.CI(\result0_inferred__2/i__carry__0_n_0 ),
        .CO({\result0_inferred__2/i__carry__1_n_0 ,\NLW_result0_inferred__2/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\result0_inferred__2/i__carry__2_0 ),
        .O(\NLW_result0_inferred__2/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\result0_inferred__2/i__carry__2_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \result0_inferred__2/i__carry__2 
       (.CI(\result0_inferred__2/i__carry__1_n_0 ),
        .CO({i__carry__2_i_8,\NLW_result0_inferred__2/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\EX_MEM[ALU_result][0]_i_5_1 ),
        .O(\NLW_result0_inferred__2/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\EX_MEM[ALU_result][0]_i_5_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__7/i__carry 
       (.CI(1'b0),
        .CO({\result0_inferred__7/i__carry_n_0 ,\NLW_result0_inferred__7/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(ALU_forward_muxA[3:0]),
        .O(data8[3:0]),
        .S(\EX_MEM[ALU_result][0]_i_8_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__7/i__carry__0 
       (.CI(\result0_inferred__7/i__carry_n_0 ),
        .CO({\result0_inferred__7/i__carry__0_n_0 ,\NLW_result0_inferred__7/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[7:4]),
        .O(data8[7:4]),
        .S(\EX_MEM[ALU_result][4]_i_12_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__7/i__carry__1 
       (.CI(\result0_inferred__7/i__carry__0_n_0 ),
        .CO({\result0_inferred__7/i__carry__1_n_0 ,\NLW_result0_inferred__7/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[11:8]),
        .O(data8[11:8]),
        .S(\EX_MEM[ALU_result][8]_i_10_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__7/i__carry__2 
       (.CI(\result0_inferred__7/i__carry__1_n_0 ),
        .CO({\result0_inferred__7/i__carry__2_n_0 ,\NLW_result0_inferred__7/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[15:12]),
        .O(data8[15:12]),
        .S(\EX_MEM[ALU_result][12]_i_7_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__7/i__carry__3 
       (.CI(\result0_inferred__7/i__carry__2_n_0 ),
        .CO({\result0_inferred__7/i__carry__3_n_0 ,\NLW_result0_inferred__7/i__carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[19:16]),
        .O(data8[19:16]),
        .S(\EX_MEM[ALU_result][16]_i_7_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__7/i__carry__4 
       (.CI(\result0_inferred__7/i__carry__3_n_0 ),
        .CO({\result0_inferred__7/i__carry__4_n_0 ,\NLW_result0_inferred__7/i__carry__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[23:20]),
        .O(data8[23:20]),
        .S(\EX_MEM[ALU_result][20]_i_10_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__7/i__carry__5 
       (.CI(\result0_inferred__7/i__carry__4_n_0 ),
        .CO({\result0_inferred__7/i__carry__5_n_0 ,\NLW_result0_inferred__7/i__carry__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(ALU_forward_muxA[27:24]),
        .O(data8[27:24]),
        .S(\EX_MEM[ALU_result][24]_i_10_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \result0_inferred__7/i__carry__6 
       (.CI(\result0_inferred__7/i__carry__5_n_0 ),
        .CO(\NLW_result0_inferred__7/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,ALU_forward_muxA[30:28]}),
        .O(O),
        .S(\EX_MEM[ALU_result][28]_i_7 ));
endmodule

module BranchCondGen
   (CO,
    i__carry__2_i_8__0,
    i__carry__1_i_3__0,
    forwardB_E,
    \DE_EX_reg[rs2_addr][2] ,
    DI,
    S,
    branch2_carry__1_0,
    branch2_carry__1_1,
    branch2_carry__2_0,
    branch2_carry__2_1,
    \IF_DE[IR][31]_i_8 ,
    \IF_DE[IR][31]_i_8_0 ,
    \branch2_inferred__0/i__carry__0_0 ,
    \branch2_inferred__0/i__carry__0_1 ,
    \branch2_inferred__0/i__carry__1_0 ,
    \branch2_inferred__0/i__carry__1_1 ,
    \branch2_inferred__0/i__carry__2_0 ,
    \branch2_inferred__0/i__carry__2_1 ,
    \IF_DE[IR][31]_i_8_1 ,
    \IF_DE[IR][31]_i_8_2 ,
    \branch2_inferred__1/i__carry__0_0 ,
    \branch2_inferred__1/i__carry__1_0 ,
    \IF_DE[IR][31]_i_8_3 ,
    \EX_MEM_reg[write_data][30] ,
    \EX_MEM_reg[write_data][30]_0 ,
    \EX_MEM_reg[write_data][30]_1 ,
    \EX_MEM_reg[write_data][30]_2 ,
    forwardB_E2__3,
    \EX_MEM_reg[write_data][30]_3 ,
    Q,
    \EX_MEM[write_data][31]_i_3_0 ,
    \EX_MEM[write_data][31]_i_3_1 );
  output [0:0]CO;
  output [0:0]i__carry__2_i_8__0;
  output [0:0]i__carry__1_i_3__0;
  output [0:0]forwardB_E;
  output \DE_EX_reg[rs2_addr][2] ;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]branch2_carry__1_0;
  input [3:0]branch2_carry__1_1;
  input [3:0]branch2_carry__2_0;
  input [3:0]branch2_carry__2_1;
  input [3:0]\IF_DE[IR][31]_i_8 ;
  input [3:0]\IF_DE[IR][31]_i_8_0 ;
  input [3:0]\branch2_inferred__0/i__carry__0_0 ;
  input [3:0]\branch2_inferred__0/i__carry__0_1 ;
  input [3:0]\branch2_inferred__0/i__carry__1_0 ;
  input [3:0]\branch2_inferred__0/i__carry__1_1 ;
  input [3:0]\branch2_inferred__0/i__carry__2_0 ;
  input [3:0]\branch2_inferred__0/i__carry__2_1 ;
  input [3:0]\IF_DE[IR][31]_i_8_1 ;
  input [3:0]\IF_DE[IR][31]_i_8_2 ;
  input [3:0]\branch2_inferred__1/i__carry__0_0 ;
  input [3:0]\branch2_inferred__1/i__carry__1_0 ;
  input [2:0]\IF_DE[IR][31]_i_8_3 ;
  input \EX_MEM_reg[write_data][30] ;
  input \EX_MEM_reg[write_data][30]_0 ;
  input \EX_MEM_reg[write_data][30]_1 ;
  input \EX_MEM_reg[write_data][30]_2 ;
  input forwardB_E2__3;
  input \EX_MEM_reg[write_data][30]_3 ;
  input [2:0]Q;
  input \EX_MEM[write_data][31]_i_3_0 ;
  input \EX_MEM[write_data][31]_i_3_1 ;

  wire [0:0]CO;
  wire \DE_EX_reg[rs2_addr][2] ;
  wire [3:0]DI;
  wire \EX_MEM[write_data][31]_i_3_0 ;
  wire \EX_MEM[write_data][31]_i_3_1 ;
  wire \EX_MEM[write_data][31]_i_9_n_0 ;
  wire \EX_MEM_reg[write_data][30] ;
  wire \EX_MEM_reg[write_data][30]_0 ;
  wire \EX_MEM_reg[write_data][30]_1 ;
  wire \EX_MEM_reg[write_data][30]_2 ;
  wire \EX_MEM_reg[write_data][30]_3 ;
  wire [3:0]\IF_DE[IR][31]_i_8 ;
  wire [3:0]\IF_DE[IR][31]_i_8_0 ;
  wire [3:0]\IF_DE[IR][31]_i_8_1 ;
  wire [3:0]\IF_DE[IR][31]_i_8_2 ;
  wire [2:0]\IF_DE[IR][31]_i_8_3 ;
  wire [2:0]Q;
  wire [3:0]S;
  wire branch2_carry__0_n_0;
  wire [3:0]branch2_carry__1_0;
  wire [3:0]branch2_carry__1_1;
  wire branch2_carry__1_n_0;
  wire [3:0]branch2_carry__2_0;
  wire [3:0]branch2_carry__2_1;
  wire branch2_carry_n_0;
  wire [3:0]\branch2_inferred__0/i__carry__0_0 ;
  wire [3:0]\branch2_inferred__0/i__carry__0_1 ;
  wire \branch2_inferred__0/i__carry__0_n_0 ;
  wire [3:0]\branch2_inferred__0/i__carry__1_0 ;
  wire [3:0]\branch2_inferred__0/i__carry__1_1 ;
  wire \branch2_inferred__0/i__carry__1_n_0 ;
  wire [3:0]\branch2_inferred__0/i__carry__2_0 ;
  wire [3:0]\branch2_inferred__0/i__carry__2_1 ;
  wire \branch2_inferred__0/i__carry_n_0 ;
  wire [3:0]\branch2_inferred__1/i__carry__0_0 ;
  wire \branch2_inferred__1/i__carry__0_n_0 ;
  wire [3:0]\branch2_inferred__1/i__carry__1_0 ;
  wire \branch2_inferred__1/i__carry_n_0 ;
  wire [0:0]forwardB_E;
  wire forwardB_E2__3;
  wire [0:0]i__carry__1_i_3__0;
  wire [0:0]i__carry__2_i_8__0;
  wire [2:0]NLW_branch2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_branch2_carry_O_UNCONNECTED;
  wire [2:0]NLW_branch2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_branch2_carry__0_O_UNCONNECTED;
  wire [2:0]NLW_branch2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_branch2_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_branch2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_branch2_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_branch2_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_branch2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_branch2_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch2_inferred__0/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_branch2_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch2_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_branch2_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch2_inferred__1/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_branch2_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch2_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_branch2_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch2_inferred__1/i__carry__1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h08880000)) 
    \EX_MEM[write_data][31]_i_2 
       (.I0(\EX_MEM_reg[write_data][30] ),
        .I1(\EX_MEM_reg[write_data][30]_0 ),
        .I2(\EX_MEM_reg[write_data][30]_1 ),
        .I3(\EX_MEM_reg[write_data][30]_2 ),
        .I4(forwardB_E2__3),
        .O(forwardB_E));
  LUT5 #(
    .INIT(32'h80080000)) 
    \EX_MEM[write_data][31]_i_3 
       (.I0(forwardB_E2__3),
        .I1(\EX_MEM_reg[write_data][30]_2 ),
        .I2(\EX_MEM_reg[write_data][30]_3 ),
        .I3(Q[0]),
        .I4(\EX_MEM[write_data][31]_i_9_n_0 ),
        .O(\DE_EX_reg[rs2_addr][2] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \EX_MEM[write_data][31]_i_9 
       (.I0(Q[1]),
        .I1(\EX_MEM[write_data][31]_i_3_0 ),
        .I2(Q[2]),
        .I3(\EX_MEM[write_data][31]_i_3_1 ),
        .O(\EX_MEM[write_data][31]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 branch2_carry
       (.CI(1'b0),
        .CO({branch2_carry_n_0,NLW_branch2_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_branch2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 branch2_carry__0
       (.CI(branch2_carry_n_0),
        .CO({branch2_carry__0_n_0,NLW_branch2_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(branch2_carry__1_0),
        .O(NLW_branch2_carry__0_O_UNCONNECTED[3:0]),
        .S(branch2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 branch2_carry__1
       (.CI(branch2_carry__0_n_0),
        .CO({branch2_carry__1_n_0,NLW_branch2_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(branch2_carry__2_0),
        .O(NLW_branch2_carry__1_O_UNCONNECTED[3:0]),
        .S(branch2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 branch2_carry__2
       (.CI(branch2_carry__1_n_0),
        .CO({CO,NLW_branch2_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\IF_DE[IR][31]_i_8 ),
        .O(NLW_branch2_carry__2_O_UNCONNECTED[3:0]),
        .S(\IF_DE[IR][31]_i_8_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \branch2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\branch2_inferred__0/i__carry_n_0 ,\NLW_branch2_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\branch2_inferred__0/i__carry__0_0 ),
        .O(\NLW_branch2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\branch2_inferred__0/i__carry__0_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \branch2_inferred__0/i__carry__0 
       (.CI(\branch2_inferred__0/i__carry_n_0 ),
        .CO({\branch2_inferred__0/i__carry__0_n_0 ,\NLW_branch2_inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\branch2_inferred__0/i__carry__1_0 ),
        .O(\NLW_branch2_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\branch2_inferred__0/i__carry__1_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \branch2_inferred__0/i__carry__1 
       (.CI(\branch2_inferred__0/i__carry__0_n_0 ),
        .CO({\branch2_inferred__0/i__carry__1_n_0 ,\NLW_branch2_inferred__0/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\branch2_inferred__0/i__carry__2_0 ),
        .O(\NLW_branch2_inferred__0/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\branch2_inferred__0/i__carry__2_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \branch2_inferred__0/i__carry__2 
       (.CI(\branch2_inferred__0/i__carry__1_n_0 ),
        .CO({i__carry__2_i_8__0,\NLW_branch2_inferred__0/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\IF_DE[IR][31]_i_8_1 ),
        .O(\NLW_branch2_inferred__0/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\IF_DE[IR][31]_i_8_2 ));
  CARRY4 \branch2_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\branch2_inferred__1/i__carry_n_0 ,\NLW_branch2_inferred__1/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_branch2_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S(\branch2_inferred__1/i__carry__0_0 ));
  CARRY4 \branch2_inferred__1/i__carry__0 
       (.CI(\branch2_inferred__1/i__carry_n_0 ),
        .CO({\branch2_inferred__1/i__carry__0_n_0 ,\NLW_branch2_inferred__1/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_branch2_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\branch2_inferred__1/i__carry__1_0 ));
  CARRY4 \branch2_inferred__1/i__carry__1 
       (.CI(\branch2_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_branch2_inferred__1/i__carry__1_CO_UNCONNECTED [3],i__carry__1_i_3__0,\NLW_branch2_inferred__1/i__carry__1_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_branch2_inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\IF_DE[IR][31]_i_8_3 }));
endmodule

module Memory
   (memory_reg_mux_sel_a_pos_0_0,
    memory_reg_mux_sel_a_pos_0_1,
    memory_reg_mux_sel_a_pos_0_2,
    memory_reg_mux_sel_a_pos_0_3,
    memory_reg_mux_sel_a_pos_0_4,
    memory_reg_mux_sel_a_pos_0_5,
    memory_reg_mux_sel_a_pos_0_6,
    memory_reg_mux_sel_a_pos_0_7,
    memory_reg_mux_sel_a_pos_0_8,
    memory_reg_mux_sel_a_pos_0_9,
    memory_reg_mux_sel_a_pos_0_10,
    memory_reg_mux_sel_a_pos_0_11,
    memory_reg_mux_sel_a_pos_0_12,
    memory_reg_mux_sel_a_pos_0_13,
    memory_reg_mux_sel_a_pos_0_14,
    memory_reg_mux_sel_a_pos_0_15,
    memory_reg_mux_sel_a_pos_0_16,
    memory_reg_mux_sel_a_pos_0_17,
    memory_reg_mux_sel_a_pos_0_18,
    memory_reg_mux_sel_a_pos_0_19,
    memory_reg_mux_sel_a_pos_0_20,
    memory_reg_mux_sel_a_pos_0_21,
    memory_reg_mux_sel_a_pos_0_22,
    memory_reg_mux_sel_a_pos_0_23,
    memory_reg_mux_sel_a_pos_0_24,
    memory_reg_mux_sel_a_pos_0_25,
    memory_reg_mux_sel_a_pos_0_26,
    memory_reg_mux_sel_a_pos_0_27,
    memory_reg_mux_sel_a_pos_0_28,
    memory_reg_mux_sel_a_pos_0_29,
    memory_reg_mux_sel_a_pos_0_30,
    memory_reg_mux_sel_a_pos_0_31,
    IR,
    D,
    \EX_MEM_reg[ALU_result][18] ,
    \EX_MEM_reg[ALU_result][1] ,
    \EX_MEM_reg[ALU_result][18]_0 ,
    \EX_MEM_reg[ALU_result][6] ,
    \EX_MEM_reg[ALU_result][10] ,
    \EX_MEM_reg[ALU_result][26] ,
    \EX_MEM_reg[ALU_result][30] ,
    \EX_MEM_reg[ALU_result][22] ,
    Q,
    memory_reg_mux_sel_a_pos_3_0,
    PC,
    memory_reg_bram_0_0,
    memory_reg_bram_0_1,
    memory_reg_bram_1_0,
    memory_reg_bram_2_0,
    memory_reg_bram_3_0,
    memory_reg_bram_4_0,
    memory_reg_bram_5_0,
    memory_reg_bram_6_0,
    memory_reg_bram_7_0,
    memory_reg_bram_8_0,
    memory_reg_bram_9_0,
    memory_reg_bram_10_0,
    memory_reg_bram_11_0,
    memory_reg_bram_12_0,
    memory_reg_bram_13_0,
    memory_reg_bram_14_0,
    memory_reg_bram_15_0,
    \MEM_WB_reg[memRead_data][31] ,
    \MEM_WB[memRead_data][31]_i_2_0 ,
    \MEM_WB[memRead_data][0]_i_2_0 ,
    \MEM_WB[memRead_data][1]_i_2_0 ,
    \MEM_WB[memRead_data][2]_i_2_0 ,
    \MEM_WB[memRead_data][3]_i_2_0 ,
    \MEM_WB[memRead_data][4]_i_2_0 ,
    \MEM_WB[memRead_data][5]_i_2_0 ,
    \MEM_WB[memRead_data][6]_i_2_0 ,
    \MEM_WB[memRead_data][31]_i_2_1 ,
    \MEM_WB_reg[memRead_data][16] ,
    \MEM_WB_reg[memRead_data][17] ,
    \MEM_WB_reg[memRead_data][18] ,
    \MEM_WB_reg[memRead_data][19] ,
    \MEM_WB_reg[memRead_data][20] ,
    \MEM_WB_reg[memRead_data][21] ,
    \MEM_WB_reg[memRead_data][22] ,
    \MEM_WB_reg[memRead_data][23] ,
    \MEM_WB_reg[memRead_data][24] ,
    \MEM_WB_reg[memRead_data][25] ,
    \MEM_WB_reg[memRead_data][26] ,
    \MEM_WB_reg[memRead_data][27] ,
    \MEM_WB_reg[memRead_data][28] ,
    \MEM_WB_reg[memRead_data][29] ,
    \MEM_WB_reg[memRead_data][30] ,
    \MEM_WB_reg[memRead_data][31]_0 ,
    \MEM_WB_reg[memRead_data][31]_1 ,
    memory_reg_bram_0_2,
    buttons_IBUF,
    switches_IBUF,
    E,
    \MEM_WB_reg[memRead_data][0] ,
    \MEM_WB_reg[memRead_data][0]_0 ,
    \MEM_WB_reg[memRead_data][0]_1 ,
    \MEM_WB_reg[memRead_data][1] ,
    \MEM_WB_reg[memRead_data][2] ,
    \MEM_WB_reg[memRead_data][3] ,
    \MEM_WB_reg[memRead_data][4] ,
    \MEM_WB_reg[memRead_data][5] ,
    \MEM_WB_reg[memRead_data][6] ,
    \MEM_WB_reg[memRead_data][16]_0 ,
    \MEM_WB_reg[memRead_data][8] ,
    \MEM_WB_reg[memRead_data][8]_0 ,
    \MEM_WB_reg[memRead_data][8]_1 ,
    \MEM_WB_reg[memRead_data][8]_2 ,
    \MEM_WB_reg[memRead_data][31]_2 ,
    \MEM_WB_reg[memRead_data][31]_3 ,
    memory_reg_bram_12_1,
    CLK_50MHz_BUFG);
  output memory_reg_mux_sel_a_pos_0_0;
  output memory_reg_mux_sel_a_pos_0_1;
  output memory_reg_mux_sel_a_pos_0_2;
  output memory_reg_mux_sel_a_pos_0_3;
  output memory_reg_mux_sel_a_pos_0_4;
  output memory_reg_mux_sel_a_pos_0_5;
  output memory_reg_mux_sel_a_pos_0_6;
  output memory_reg_mux_sel_a_pos_0_7;
  output memory_reg_mux_sel_a_pos_0_8;
  output memory_reg_mux_sel_a_pos_0_9;
  output memory_reg_mux_sel_a_pos_0_10;
  output memory_reg_mux_sel_a_pos_0_11;
  output memory_reg_mux_sel_a_pos_0_12;
  output memory_reg_mux_sel_a_pos_0_13;
  output memory_reg_mux_sel_a_pos_0_14;
  output memory_reg_mux_sel_a_pos_0_15;
  output memory_reg_mux_sel_a_pos_0_16;
  output memory_reg_mux_sel_a_pos_0_17;
  output memory_reg_mux_sel_a_pos_0_18;
  output memory_reg_mux_sel_a_pos_0_19;
  output memory_reg_mux_sel_a_pos_0_20;
  output memory_reg_mux_sel_a_pos_0_21;
  output memory_reg_mux_sel_a_pos_0_22;
  output memory_reg_mux_sel_a_pos_0_23;
  output memory_reg_mux_sel_a_pos_0_24;
  output memory_reg_mux_sel_a_pos_0_25;
  output memory_reg_mux_sel_a_pos_0_26;
  output memory_reg_mux_sel_a_pos_0_27;
  output memory_reg_mux_sel_a_pos_0_28;
  output memory_reg_mux_sel_a_pos_0_29;
  output memory_reg_mux_sel_a_pos_0_30;
  output memory_reg_mux_sel_a_pos_0_31;
  output [31:0]IR;
  output [31:0]D;
  output \EX_MEM_reg[ALU_result][18] ;
  output \EX_MEM_reg[ALU_result][1] ;
  output \EX_MEM_reg[ALU_result][18]_0 ;
  output \EX_MEM_reg[ALU_result][6] ;
  output \EX_MEM_reg[ALU_result][10] ;
  output \EX_MEM_reg[ALU_result][26] ;
  output \EX_MEM_reg[ALU_result][30] ;
  output \EX_MEM_reg[ALU_result][22] ;
  input [31:0]Q;
  input memory_reg_mux_sel_a_pos_3_0;
  input [13:0]PC;
  input memory_reg_bram_0_0;
  input [31:0]memory_reg_bram_0_1;
  input memory_reg_bram_1_0;
  input memory_reg_bram_2_0;
  input memory_reg_bram_3_0;
  input memory_reg_bram_4_0;
  input memory_reg_bram_5_0;
  input memory_reg_bram_6_0;
  input memory_reg_bram_7_0;
  input memory_reg_bram_8_0;
  input memory_reg_bram_9_0;
  input memory_reg_bram_10_0;
  input memory_reg_bram_11_0;
  input memory_reg_bram_12_0;
  input memory_reg_bram_13_0;
  input memory_reg_bram_14_0;
  input memory_reg_bram_15_0;
  input \MEM_WB_reg[memRead_data][31] ;
  input \MEM_WB[memRead_data][31]_i_2_0 ;
  input \MEM_WB[memRead_data][0]_i_2_0 ;
  input \MEM_WB[memRead_data][1]_i_2_0 ;
  input \MEM_WB[memRead_data][2]_i_2_0 ;
  input \MEM_WB[memRead_data][3]_i_2_0 ;
  input \MEM_WB[memRead_data][4]_i_2_0 ;
  input \MEM_WB[memRead_data][5]_i_2_0 ;
  input \MEM_WB[memRead_data][6]_i_2_0 ;
  input \MEM_WB[memRead_data][31]_i_2_1 ;
  input \MEM_WB_reg[memRead_data][16] ;
  input \MEM_WB_reg[memRead_data][17] ;
  input \MEM_WB_reg[memRead_data][18] ;
  input \MEM_WB_reg[memRead_data][19] ;
  input \MEM_WB_reg[memRead_data][20] ;
  input \MEM_WB_reg[memRead_data][21] ;
  input \MEM_WB_reg[memRead_data][22] ;
  input \MEM_WB_reg[memRead_data][23] ;
  input \MEM_WB_reg[memRead_data][24] ;
  input \MEM_WB_reg[memRead_data][25] ;
  input \MEM_WB_reg[memRead_data][26] ;
  input \MEM_WB_reg[memRead_data][27] ;
  input \MEM_WB_reg[memRead_data][28] ;
  input \MEM_WB_reg[memRead_data][29] ;
  input \MEM_WB_reg[memRead_data][30] ;
  input \MEM_WB_reg[memRead_data][31]_0 ;
  input \MEM_WB_reg[memRead_data][31]_1 ;
  input [1:0]memory_reg_bram_0_2;
  input [4:0]buttons_IBUF;
  input [15:0]switches_IBUF;
  input [0:0]E;
  input \MEM_WB_reg[memRead_data][0] ;
  input \MEM_WB_reg[memRead_data][0]_0 ;
  input \MEM_WB_reg[memRead_data][0]_1 ;
  input \MEM_WB_reg[memRead_data][1] ;
  input \MEM_WB_reg[memRead_data][2] ;
  input \MEM_WB_reg[memRead_data][3] ;
  input \MEM_WB_reg[memRead_data][4] ;
  input \MEM_WB_reg[memRead_data][5] ;
  input \MEM_WB_reg[memRead_data][6] ;
  input \MEM_WB_reg[memRead_data][16]_0 ;
  input \MEM_WB_reg[memRead_data][8] ;
  input \MEM_WB_reg[memRead_data][8]_0 ;
  input \MEM_WB_reg[memRead_data][8]_1 ;
  input \MEM_WB_reg[memRead_data][8]_2 ;
  input \MEM_WB_reg[memRead_data][31]_2 ;
  input \MEM_WB_reg[memRead_data][31]_3 ;
  input memory_reg_bram_12_1;
  input CLK_50MHz_BUFG;

  wire CLK_50MHz_BUFG;
  wire [31:0]D;
  wire [0:0]E;
  wire \EX_MEM_reg[ALU_result][10] ;
  wire \EX_MEM_reg[ALU_result][18] ;
  wire \EX_MEM_reg[ALU_result][18]_0 ;
  wire \EX_MEM_reg[ALU_result][1] ;
  wire \EX_MEM_reg[ALU_result][22] ;
  wire \EX_MEM_reg[ALU_result][26] ;
  wire \EX_MEM_reg[ALU_result][30] ;
  wire \EX_MEM_reg[ALU_result][6] ;
  wire \IF_DE[IR][0]_i_4_n_0 ;
  wire \IF_DE[IR][0]_i_5_n_0 ;
  wire \IF_DE[IR][0]_i_6_n_0 ;
  wire \IF_DE[IR][0]_i_7_n_0 ;
  wire \IF_DE[IR][10]_i_4_n_0 ;
  wire \IF_DE[IR][10]_i_5_n_0 ;
  wire \IF_DE[IR][10]_i_6_n_0 ;
  wire \IF_DE[IR][10]_i_7_n_0 ;
  wire \IF_DE[IR][11]_i_4_n_0 ;
  wire \IF_DE[IR][11]_i_5_n_0 ;
  wire \IF_DE[IR][11]_i_6_n_0 ;
  wire \IF_DE[IR][11]_i_7_n_0 ;
  wire \IF_DE[IR][12]_i_4_n_0 ;
  wire \IF_DE[IR][12]_i_5_n_0 ;
  wire \IF_DE[IR][12]_i_6_n_0 ;
  wire \IF_DE[IR][12]_i_7_n_0 ;
  wire \IF_DE[IR][13]_i_4_n_0 ;
  wire \IF_DE[IR][13]_i_5_n_0 ;
  wire \IF_DE[IR][13]_i_6_n_0 ;
  wire \IF_DE[IR][13]_i_7_n_0 ;
  wire \IF_DE[IR][14]_i_4_n_0 ;
  wire \IF_DE[IR][14]_i_5_n_0 ;
  wire \IF_DE[IR][14]_i_6_n_0 ;
  wire \IF_DE[IR][14]_i_7_n_0 ;
  wire \IF_DE[IR][15]_i_4_n_0 ;
  wire \IF_DE[IR][15]_i_5_n_0 ;
  wire \IF_DE[IR][15]_i_6_n_0 ;
  wire \IF_DE[IR][15]_i_7_n_0 ;
  wire \IF_DE[IR][16]_i_4_n_0 ;
  wire \IF_DE[IR][16]_i_5_n_0 ;
  wire \IF_DE[IR][16]_i_6_n_0 ;
  wire \IF_DE[IR][16]_i_7_n_0 ;
  wire \IF_DE[IR][17]_i_4_n_0 ;
  wire \IF_DE[IR][17]_i_5_n_0 ;
  wire \IF_DE[IR][17]_i_6_n_0 ;
  wire \IF_DE[IR][17]_i_7_n_0 ;
  wire \IF_DE[IR][18]_i_4_n_0 ;
  wire \IF_DE[IR][18]_i_5_n_0 ;
  wire \IF_DE[IR][18]_i_6_n_0 ;
  wire \IF_DE[IR][18]_i_7_n_0 ;
  wire \IF_DE[IR][19]_i_4_n_0 ;
  wire \IF_DE[IR][19]_i_5_n_0 ;
  wire \IF_DE[IR][19]_i_6_n_0 ;
  wire \IF_DE[IR][19]_i_7_n_0 ;
  wire \IF_DE[IR][1]_i_4_n_0 ;
  wire \IF_DE[IR][1]_i_5_n_0 ;
  wire \IF_DE[IR][1]_i_6_n_0 ;
  wire \IF_DE[IR][1]_i_7_n_0 ;
  wire \IF_DE[IR][20]_i_4_n_0 ;
  wire \IF_DE[IR][20]_i_5_n_0 ;
  wire \IF_DE[IR][20]_i_6_n_0 ;
  wire \IF_DE[IR][20]_i_7_n_0 ;
  wire \IF_DE[IR][21]_i_4_n_0 ;
  wire \IF_DE[IR][21]_i_5_n_0 ;
  wire \IF_DE[IR][21]_i_6_n_0 ;
  wire \IF_DE[IR][21]_i_7_n_0 ;
  wire \IF_DE[IR][22]_i_4_n_0 ;
  wire \IF_DE[IR][22]_i_5_n_0 ;
  wire \IF_DE[IR][22]_i_6_n_0 ;
  wire \IF_DE[IR][22]_i_7_n_0 ;
  wire \IF_DE[IR][23]_i_4_n_0 ;
  wire \IF_DE[IR][23]_i_5_n_0 ;
  wire \IF_DE[IR][23]_i_6_n_0 ;
  wire \IF_DE[IR][23]_i_7_n_0 ;
  wire \IF_DE[IR][24]_i_4_n_0 ;
  wire \IF_DE[IR][24]_i_5_n_0 ;
  wire \IF_DE[IR][24]_i_6_n_0 ;
  wire \IF_DE[IR][24]_i_7_n_0 ;
  wire \IF_DE[IR][25]_i_4_n_0 ;
  wire \IF_DE[IR][25]_i_5_n_0 ;
  wire \IF_DE[IR][25]_i_6_n_0 ;
  wire \IF_DE[IR][25]_i_7_n_0 ;
  wire \IF_DE[IR][26]_i_4_n_0 ;
  wire \IF_DE[IR][26]_i_5_n_0 ;
  wire \IF_DE[IR][26]_i_6_n_0 ;
  wire \IF_DE[IR][26]_i_7_n_0 ;
  wire \IF_DE[IR][27]_i_4_n_0 ;
  wire \IF_DE[IR][27]_i_5_n_0 ;
  wire \IF_DE[IR][27]_i_6_n_0 ;
  wire \IF_DE[IR][27]_i_7_n_0 ;
  wire \IF_DE[IR][28]_i_4_n_0 ;
  wire \IF_DE[IR][28]_i_5_n_0 ;
  wire \IF_DE[IR][28]_i_6_n_0 ;
  wire \IF_DE[IR][28]_i_7_n_0 ;
  wire \IF_DE[IR][29]_i_4_n_0 ;
  wire \IF_DE[IR][29]_i_5_n_0 ;
  wire \IF_DE[IR][29]_i_6_n_0 ;
  wire \IF_DE[IR][29]_i_7_n_0 ;
  wire \IF_DE[IR][2]_i_4_n_0 ;
  wire \IF_DE[IR][2]_i_5_n_0 ;
  wire \IF_DE[IR][2]_i_6_n_0 ;
  wire \IF_DE[IR][2]_i_7_n_0 ;
  wire \IF_DE[IR][30]_i_4_n_0 ;
  wire \IF_DE[IR][30]_i_5_n_0 ;
  wire \IF_DE[IR][30]_i_6_n_0 ;
  wire \IF_DE[IR][30]_i_7_n_0 ;
  wire \IF_DE[IR][31]_i_13_n_0 ;
  wire \IF_DE[IR][31]_i_14_n_0 ;
  wire \IF_DE[IR][31]_i_15_n_0 ;
  wire \IF_DE[IR][31]_i_16_n_0 ;
  wire \IF_DE[IR][3]_i_4_n_0 ;
  wire \IF_DE[IR][3]_i_5_n_0 ;
  wire \IF_DE[IR][3]_i_6_n_0 ;
  wire \IF_DE[IR][3]_i_7_n_0 ;
  wire \IF_DE[IR][4]_i_4_n_0 ;
  wire \IF_DE[IR][4]_i_5_n_0 ;
  wire \IF_DE[IR][4]_i_6_n_0 ;
  wire \IF_DE[IR][4]_i_7_n_0 ;
  wire \IF_DE[IR][5]_i_4_n_0 ;
  wire \IF_DE[IR][5]_i_5_n_0 ;
  wire \IF_DE[IR][5]_i_6_n_0 ;
  wire \IF_DE[IR][5]_i_7_n_0 ;
  wire \IF_DE[IR][6]_i_4_n_0 ;
  wire \IF_DE[IR][6]_i_5_n_0 ;
  wire \IF_DE[IR][6]_i_6_n_0 ;
  wire \IF_DE[IR][6]_i_7_n_0 ;
  wire \IF_DE[IR][7]_i_4_n_0 ;
  wire \IF_DE[IR][7]_i_5_n_0 ;
  wire \IF_DE[IR][7]_i_6_n_0 ;
  wire \IF_DE[IR][7]_i_7_n_0 ;
  wire \IF_DE[IR][8]_i_4_n_0 ;
  wire \IF_DE[IR][8]_i_5_n_0 ;
  wire \IF_DE[IR][8]_i_6_n_0 ;
  wire \IF_DE[IR][8]_i_7_n_0 ;
  wire \IF_DE[IR][9]_i_4_n_0 ;
  wire \IF_DE[IR][9]_i_5_n_0 ;
  wire \IF_DE[IR][9]_i_6_n_0 ;
  wire \IF_DE[IR][9]_i_7_n_0 ;
  wire \IF_DE_reg[IR][0]_i_2_n_0 ;
  wire \IF_DE_reg[IR][0]_i_3_n_0 ;
  wire \IF_DE_reg[IR][10]_i_2_n_0 ;
  wire \IF_DE_reg[IR][10]_i_3_n_0 ;
  wire \IF_DE_reg[IR][11]_i_2_n_0 ;
  wire \IF_DE_reg[IR][11]_i_3_n_0 ;
  wire \IF_DE_reg[IR][12]_i_2_n_0 ;
  wire \IF_DE_reg[IR][12]_i_3_n_0 ;
  wire \IF_DE_reg[IR][13]_i_2_n_0 ;
  wire \IF_DE_reg[IR][13]_i_3_n_0 ;
  wire \IF_DE_reg[IR][14]_i_2_n_0 ;
  wire \IF_DE_reg[IR][14]_i_3_n_0 ;
  wire \IF_DE_reg[IR][15]_i_2_n_0 ;
  wire \IF_DE_reg[IR][15]_i_3_n_0 ;
  wire \IF_DE_reg[IR][16]_i_2_n_0 ;
  wire \IF_DE_reg[IR][16]_i_3_n_0 ;
  wire \IF_DE_reg[IR][17]_i_2_n_0 ;
  wire \IF_DE_reg[IR][17]_i_3_n_0 ;
  wire \IF_DE_reg[IR][18]_i_2_n_0 ;
  wire \IF_DE_reg[IR][18]_i_3_n_0 ;
  wire \IF_DE_reg[IR][19]_i_2_n_0 ;
  wire \IF_DE_reg[IR][19]_i_3_n_0 ;
  wire \IF_DE_reg[IR][1]_i_2_n_0 ;
  wire \IF_DE_reg[IR][1]_i_3_n_0 ;
  wire \IF_DE_reg[IR][20]_i_2_n_0 ;
  wire \IF_DE_reg[IR][20]_i_3_n_0 ;
  wire \IF_DE_reg[IR][21]_i_2_n_0 ;
  wire \IF_DE_reg[IR][21]_i_3_n_0 ;
  wire \IF_DE_reg[IR][22]_i_2_n_0 ;
  wire \IF_DE_reg[IR][22]_i_3_n_0 ;
  wire \IF_DE_reg[IR][23]_i_2_n_0 ;
  wire \IF_DE_reg[IR][23]_i_3_n_0 ;
  wire \IF_DE_reg[IR][24]_i_2_n_0 ;
  wire \IF_DE_reg[IR][24]_i_3_n_0 ;
  wire \IF_DE_reg[IR][25]_i_2_n_0 ;
  wire \IF_DE_reg[IR][25]_i_3_n_0 ;
  wire \IF_DE_reg[IR][26]_i_2_n_0 ;
  wire \IF_DE_reg[IR][26]_i_3_n_0 ;
  wire \IF_DE_reg[IR][27]_i_2_n_0 ;
  wire \IF_DE_reg[IR][27]_i_3_n_0 ;
  wire \IF_DE_reg[IR][28]_i_2_n_0 ;
  wire \IF_DE_reg[IR][28]_i_3_n_0 ;
  wire \IF_DE_reg[IR][29]_i_2_n_0 ;
  wire \IF_DE_reg[IR][29]_i_3_n_0 ;
  wire \IF_DE_reg[IR][2]_i_2_n_0 ;
  wire \IF_DE_reg[IR][2]_i_3_n_0 ;
  wire \IF_DE_reg[IR][30]_i_2_n_0 ;
  wire \IF_DE_reg[IR][30]_i_3_n_0 ;
  wire \IF_DE_reg[IR][31]_i_6_n_0 ;
  wire \IF_DE_reg[IR][31]_i_7_n_0 ;
  wire \IF_DE_reg[IR][3]_i_2_n_0 ;
  wire \IF_DE_reg[IR][3]_i_3_n_0 ;
  wire \IF_DE_reg[IR][4]_i_2_n_0 ;
  wire \IF_DE_reg[IR][4]_i_3_n_0 ;
  wire \IF_DE_reg[IR][5]_i_2_n_0 ;
  wire \IF_DE_reg[IR][5]_i_3_n_0 ;
  wire \IF_DE_reg[IR][6]_i_2_n_0 ;
  wire \IF_DE_reg[IR][6]_i_3_n_0 ;
  wire \IF_DE_reg[IR][7]_i_2_n_0 ;
  wire \IF_DE_reg[IR][7]_i_3_n_0 ;
  wire \IF_DE_reg[IR][8]_i_2_n_0 ;
  wire \IF_DE_reg[IR][8]_i_3_n_0 ;
  wire \IF_DE_reg[IR][9]_i_2_n_0 ;
  wire \IF_DE_reg[IR][9]_i_3_n_0 ;
  wire [31:0]IR;
  wire \MEM_WB[memRead_data][0]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][0]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][0]_i_2_0 ;
  wire \MEM_WB[memRead_data][0]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][0]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][0]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][0]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][10]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][10]_i_12_n_0 ;
  wire \MEM_WB[memRead_data][10]_i_13_n_0 ;
  wire \MEM_WB[memRead_data][10]_i_14_n_0 ;
  wire \MEM_WB[memRead_data][10]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][10]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][10]_i_4_n_0 ;
  wire \MEM_WB[memRead_data][10]_i_5_n_0 ;
  wire \MEM_WB[memRead_data][11]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][11]_i_12_n_0 ;
  wire \MEM_WB[memRead_data][11]_i_13_n_0 ;
  wire \MEM_WB[memRead_data][11]_i_14_n_0 ;
  wire \MEM_WB[memRead_data][11]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][11]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][11]_i_4_n_0 ;
  wire \MEM_WB[memRead_data][11]_i_5_n_0 ;
  wire \MEM_WB[memRead_data][12]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][12]_i_12_n_0 ;
  wire \MEM_WB[memRead_data][12]_i_13_n_0 ;
  wire \MEM_WB[memRead_data][12]_i_14_n_0 ;
  wire \MEM_WB[memRead_data][12]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][12]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][12]_i_4_n_0 ;
  wire \MEM_WB[memRead_data][12]_i_5_n_0 ;
  wire \MEM_WB[memRead_data][13]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][13]_i_12_n_0 ;
  wire \MEM_WB[memRead_data][13]_i_13_n_0 ;
  wire \MEM_WB[memRead_data][13]_i_14_n_0 ;
  wire \MEM_WB[memRead_data][13]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][13]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][13]_i_4_n_0 ;
  wire \MEM_WB[memRead_data][13]_i_5_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_15_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_16_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_17_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_18_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_4_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_5_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_6_n_0 ;
  wire \MEM_WB[memRead_data][15]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][15]_i_4_n_0 ;
  wire \MEM_WB[memRead_data][15]_i_5_n_0 ;
  wire \MEM_WB[memRead_data][15]_i_6_n_0 ;
  wire \MEM_WB[memRead_data][15]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][16]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][16]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][16]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][16]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][17]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][17]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][17]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][17]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][18]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][18]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][18]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][18]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][19]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][19]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][19]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][19]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][1]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][1]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][1]_i_2_0 ;
  wire \MEM_WB[memRead_data][1]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][1]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][1]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][1]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][20]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][20]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][20]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][20]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][21]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][21]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][21]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][21]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][22]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][22]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][22]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][22]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][23]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][23]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][23]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][23]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][24]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][24]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][24]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][24]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][25]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][25]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][25]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][25]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][26]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][26]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][26]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][26]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][27]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][27]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][27]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][27]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][28]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][28]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][28]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][28]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][29]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][29]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][29]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][29]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][2]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][2]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][2]_i_2_0 ;
  wire \MEM_WB[memRead_data][2]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][2]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][2]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][2]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][30]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][30]_i_7_n_0 ;
  wire \MEM_WB[memRead_data][30]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][30]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_12_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_16_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_17_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_24_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_29_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_2_0 ;
  wire \MEM_WB[memRead_data][31]_i_2_1 ;
  wire \MEM_WB[memRead_data][31]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_30_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_31_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_32_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_33_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_34_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_35_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_36_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_37_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_38_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_39_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_40_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_4_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][3]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][3]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][3]_i_2_0 ;
  wire \MEM_WB[memRead_data][3]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][3]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][3]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][3]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][4]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][4]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][4]_i_2_0 ;
  wire \MEM_WB[memRead_data][4]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][4]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][4]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][4]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][5]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][5]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][5]_i_2_0 ;
  wire \MEM_WB[memRead_data][5]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][5]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][5]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][5]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][6]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][6]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][6]_i_12_n_0 ;
  wire \MEM_WB[memRead_data][6]_i_2_0 ;
  wire \MEM_WB[memRead_data][6]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][6]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][6]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][7]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][7]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][8]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][8]_i_12_n_0 ;
  wire \MEM_WB[memRead_data][8]_i_13_n_0 ;
  wire \MEM_WB[memRead_data][8]_i_14_n_0 ;
  wire \MEM_WB[memRead_data][8]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][8]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][8]_i_4_n_0 ;
  wire \MEM_WB[memRead_data][8]_i_5_n_0 ;
  wire \MEM_WB[memRead_data][9]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][9]_i_12_n_0 ;
  wire \MEM_WB[memRead_data][9]_i_13_n_0 ;
  wire \MEM_WB[memRead_data][9]_i_14_n_0 ;
  wire \MEM_WB[memRead_data][9]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][9]_i_3_n_0 ;
  wire \MEM_WB[memRead_data][9]_i_4_n_0 ;
  wire \MEM_WB[memRead_data][9]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][0] ;
  wire \MEM_WB_reg[memRead_data][0]_0 ;
  wire \MEM_WB_reg[memRead_data][0]_1 ;
  wire \MEM_WB_reg[memRead_data][0]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][0]_i_7_n_0 ;
  wire \MEM_WB_reg[memRead_data][10]_i_10_n_0 ;
  wire \MEM_WB_reg[memRead_data][10]_i_9_n_0 ;
  wire \MEM_WB_reg[memRead_data][11]_i_10_n_0 ;
  wire \MEM_WB_reg[memRead_data][11]_i_9_n_0 ;
  wire \MEM_WB_reg[memRead_data][12]_i_10_n_0 ;
  wire \MEM_WB_reg[memRead_data][12]_i_9_n_0 ;
  wire \MEM_WB_reg[memRead_data][13]_i_10_n_0 ;
  wire \MEM_WB_reg[memRead_data][13]_i_9_n_0 ;
  wire \MEM_WB_reg[memRead_data][14]_i_13_n_0 ;
  wire \MEM_WB_reg[memRead_data][14]_i_14_n_0 ;
  wire \MEM_WB_reg[memRead_data][16] ;
  wire \MEM_WB_reg[memRead_data][16]_0 ;
  wire \MEM_WB_reg[memRead_data][16]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][16]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][17] ;
  wire \MEM_WB_reg[memRead_data][17]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][17]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][18] ;
  wire \MEM_WB_reg[memRead_data][18]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][18]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][19] ;
  wire \MEM_WB_reg[memRead_data][19]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][19]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][1] ;
  wire \MEM_WB_reg[memRead_data][1]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][1]_i_7_n_0 ;
  wire \MEM_WB_reg[memRead_data][20] ;
  wire \MEM_WB_reg[memRead_data][20]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][20]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][21] ;
  wire \MEM_WB_reg[memRead_data][21]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][21]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][22] ;
  wire \MEM_WB_reg[memRead_data][22]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][22]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][23] ;
  wire \MEM_WB_reg[memRead_data][23]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][23]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][24] ;
  wire \MEM_WB_reg[memRead_data][24]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][24]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][25] ;
  wire \MEM_WB_reg[memRead_data][25]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][25]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][26] ;
  wire \MEM_WB_reg[memRead_data][26]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][26]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][27] ;
  wire \MEM_WB_reg[memRead_data][27]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][27]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][28] ;
  wire \MEM_WB_reg[memRead_data][28]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][28]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][29] ;
  wire \MEM_WB_reg[memRead_data][29]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][29]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][2] ;
  wire \MEM_WB_reg[memRead_data][2]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][2]_i_7_n_0 ;
  wire \MEM_WB_reg[memRead_data][30] ;
  wire \MEM_WB_reg[memRead_data][30]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][30]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][31] ;
  wire \MEM_WB_reg[memRead_data][31]_0 ;
  wire \MEM_WB_reg[memRead_data][31]_1 ;
  wire \MEM_WB_reg[memRead_data][31]_2 ;
  wire \MEM_WB_reg[memRead_data][31]_3 ;
  wire \MEM_WB_reg[memRead_data][31]_i_22_n_0 ;
  wire \MEM_WB_reg[memRead_data][31]_i_23_n_0 ;
  wire \MEM_WB_reg[memRead_data][31]_i_25_n_0 ;
  wire \MEM_WB_reg[memRead_data][31]_i_26_n_0 ;
  wire \MEM_WB_reg[memRead_data][31]_i_27_n_0 ;
  wire \MEM_WB_reg[memRead_data][31]_i_28_n_0 ;
  wire \MEM_WB_reg[memRead_data][3] ;
  wire \MEM_WB_reg[memRead_data][3]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][3]_i_7_n_0 ;
  wire \MEM_WB_reg[memRead_data][4] ;
  wire \MEM_WB_reg[memRead_data][4]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][4]_i_7_n_0 ;
  wire \MEM_WB_reg[memRead_data][5] ;
  wire \MEM_WB_reg[memRead_data][5]_i_6_n_0 ;
  wire \MEM_WB_reg[memRead_data][5]_i_7_n_0 ;
  wire \MEM_WB_reg[memRead_data][6] ;
  wire \MEM_WB_reg[memRead_data][6]_i_7_n_0 ;
  wire \MEM_WB_reg[memRead_data][6]_i_8_n_0 ;
  wire \MEM_WB_reg[memRead_data][8] ;
  wire \MEM_WB_reg[memRead_data][8]_0 ;
  wire \MEM_WB_reg[memRead_data][8]_1 ;
  wire \MEM_WB_reg[memRead_data][8]_2 ;
  wire \MEM_WB_reg[memRead_data][8]_i_10_n_0 ;
  wire \MEM_WB_reg[memRead_data][8]_i_9_n_0 ;
  wire \MEM_WB_reg[memRead_data][9]_i_10_n_0 ;
  wire \MEM_WB_reg[memRead_data][9]_i_9_n_0 ;
  wire [13:0]PC;
  wire [31:0]Q;
  wire [4:0]buttons_IBUF;
  wire [15:0]ioBuffer;
  wire \ioBuffer[0]_i_1_n_0 ;
  wire \ioBuffer[15]_i_1_n_0 ;
  wire \ioBuffer[1]_i_1_n_0 ;
  wire \ioBuffer[2]_i_1_n_0 ;
  wire \ioBuffer[3]_i_1_n_0 ;
  wire \ioBuffer[4]_i_10_n_0 ;
  wire \ioBuffer[4]_i_11_n_0 ;
  wire \ioBuffer[4]_i_1_n_0 ;
  wire \ioBuffer[4]_i_2_n_0 ;
  wire \ioBuffer[4]_i_3_n_0 ;
  wire \ioBuffer[4]_i_5_n_0 ;
  wire \ioBuffer[4]_i_6_n_0 ;
  wire \ioBuffer[4]_i_8_n_0 ;
  wire memory_reg_bram_0_0;
  wire [31:0]memory_reg_bram_0_1;
  wire [1:0]memory_reg_bram_0_2;
  wire memory_reg_bram_0_i_1_n_0;
  wire memory_reg_bram_0_i_27_n_0;
  wire memory_reg_bram_0_i_28_n_0;
  wire memory_reg_bram_0_i_29_n_0;
  wire memory_reg_bram_0_i_30_n_0;
  wire memory_reg_bram_0_n_10;
  wire memory_reg_bram_0_n_11;
  wire memory_reg_bram_0_n_12;
  wire memory_reg_bram_0_n_13;
  wire memory_reg_bram_0_n_14;
  wire memory_reg_bram_0_n_15;
  wire memory_reg_bram_0_n_16;
  wire memory_reg_bram_0_n_17;
  wire memory_reg_bram_0_n_18;
  wire memory_reg_bram_0_n_19;
  wire memory_reg_bram_0_n_20;
  wire memory_reg_bram_0_n_21;
  wire memory_reg_bram_0_n_22;
  wire memory_reg_bram_0_n_23;
  wire memory_reg_bram_0_n_24;
  wire memory_reg_bram_0_n_25;
  wire memory_reg_bram_0_n_26;
  wire memory_reg_bram_0_n_27;
  wire memory_reg_bram_0_n_28;
  wire memory_reg_bram_0_n_29;
  wire memory_reg_bram_0_n_30;
  wire memory_reg_bram_0_n_31;
  wire memory_reg_bram_0_n_32;
  wire memory_reg_bram_0_n_33;
  wire memory_reg_bram_0_n_34;
  wire memory_reg_bram_0_n_35;
  wire memory_reg_bram_0_n_36;
  wire memory_reg_bram_0_n_37;
  wire memory_reg_bram_0_n_38;
  wire memory_reg_bram_0_n_39;
  wire memory_reg_bram_0_n_4;
  wire memory_reg_bram_0_n_40;
  wire memory_reg_bram_0_n_41;
  wire memory_reg_bram_0_n_42;
  wire memory_reg_bram_0_n_43;
  wire memory_reg_bram_0_n_44;
  wire memory_reg_bram_0_n_45;
  wire memory_reg_bram_0_n_46;
  wire memory_reg_bram_0_n_47;
  wire memory_reg_bram_0_n_48;
  wire memory_reg_bram_0_n_49;
  wire memory_reg_bram_0_n_5;
  wire memory_reg_bram_0_n_50;
  wire memory_reg_bram_0_n_51;
  wire memory_reg_bram_0_n_52;
  wire memory_reg_bram_0_n_53;
  wire memory_reg_bram_0_n_54;
  wire memory_reg_bram_0_n_55;
  wire memory_reg_bram_0_n_56;
  wire memory_reg_bram_0_n_57;
  wire memory_reg_bram_0_n_58;
  wire memory_reg_bram_0_n_59;
  wire memory_reg_bram_0_n_6;
  wire memory_reg_bram_0_n_60;
  wire memory_reg_bram_0_n_61;
  wire memory_reg_bram_0_n_62;
  wire memory_reg_bram_0_n_63;
  wire memory_reg_bram_0_n_64;
  wire memory_reg_bram_0_n_65;
  wire memory_reg_bram_0_n_66;
  wire memory_reg_bram_0_n_67;
  wire memory_reg_bram_0_n_7;
  wire memory_reg_bram_0_n_8;
  wire memory_reg_bram_0_n_9;
  wire memory_reg_bram_10_0;
  wire memory_reg_bram_10_i_1_n_0;
  wire memory_reg_bram_10_i_3_n_0;
  wire memory_reg_bram_10_i_4_n_0;
  wire memory_reg_bram_10_i_5_n_0;
  wire memory_reg_bram_10_i_6_n_0;
  wire memory_reg_bram_10_n_10;
  wire memory_reg_bram_10_n_11;
  wire memory_reg_bram_10_n_12;
  wire memory_reg_bram_10_n_13;
  wire memory_reg_bram_10_n_14;
  wire memory_reg_bram_10_n_15;
  wire memory_reg_bram_10_n_16;
  wire memory_reg_bram_10_n_17;
  wire memory_reg_bram_10_n_18;
  wire memory_reg_bram_10_n_19;
  wire memory_reg_bram_10_n_20;
  wire memory_reg_bram_10_n_21;
  wire memory_reg_bram_10_n_22;
  wire memory_reg_bram_10_n_23;
  wire memory_reg_bram_10_n_24;
  wire memory_reg_bram_10_n_25;
  wire memory_reg_bram_10_n_26;
  wire memory_reg_bram_10_n_27;
  wire memory_reg_bram_10_n_28;
  wire memory_reg_bram_10_n_29;
  wire memory_reg_bram_10_n_30;
  wire memory_reg_bram_10_n_31;
  wire memory_reg_bram_10_n_32;
  wire memory_reg_bram_10_n_33;
  wire memory_reg_bram_10_n_34;
  wire memory_reg_bram_10_n_35;
  wire memory_reg_bram_10_n_36;
  wire memory_reg_bram_10_n_37;
  wire memory_reg_bram_10_n_38;
  wire memory_reg_bram_10_n_39;
  wire memory_reg_bram_10_n_4;
  wire memory_reg_bram_10_n_40;
  wire memory_reg_bram_10_n_41;
  wire memory_reg_bram_10_n_42;
  wire memory_reg_bram_10_n_43;
  wire memory_reg_bram_10_n_44;
  wire memory_reg_bram_10_n_45;
  wire memory_reg_bram_10_n_46;
  wire memory_reg_bram_10_n_47;
  wire memory_reg_bram_10_n_48;
  wire memory_reg_bram_10_n_49;
  wire memory_reg_bram_10_n_5;
  wire memory_reg_bram_10_n_50;
  wire memory_reg_bram_10_n_51;
  wire memory_reg_bram_10_n_52;
  wire memory_reg_bram_10_n_53;
  wire memory_reg_bram_10_n_54;
  wire memory_reg_bram_10_n_55;
  wire memory_reg_bram_10_n_56;
  wire memory_reg_bram_10_n_57;
  wire memory_reg_bram_10_n_58;
  wire memory_reg_bram_10_n_59;
  wire memory_reg_bram_10_n_6;
  wire memory_reg_bram_10_n_60;
  wire memory_reg_bram_10_n_61;
  wire memory_reg_bram_10_n_62;
  wire memory_reg_bram_10_n_63;
  wire memory_reg_bram_10_n_64;
  wire memory_reg_bram_10_n_65;
  wire memory_reg_bram_10_n_66;
  wire memory_reg_bram_10_n_67;
  wire memory_reg_bram_10_n_7;
  wire memory_reg_bram_10_n_8;
  wire memory_reg_bram_10_n_9;
  wire memory_reg_bram_11_0;
  wire memory_reg_bram_11_i_1_n_0;
  wire memory_reg_bram_11_i_3_n_0;
  wire memory_reg_bram_11_i_4_n_0;
  wire memory_reg_bram_11_i_5_n_0;
  wire memory_reg_bram_11_i_6_n_0;
  wire memory_reg_bram_11_n_10;
  wire memory_reg_bram_11_n_11;
  wire memory_reg_bram_11_n_12;
  wire memory_reg_bram_11_n_13;
  wire memory_reg_bram_11_n_14;
  wire memory_reg_bram_11_n_15;
  wire memory_reg_bram_11_n_16;
  wire memory_reg_bram_11_n_17;
  wire memory_reg_bram_11_n_18;
  wire memory_reg_bram_11_n_19;
  wire memory_reg_bram_11_n_20;
  wire memory_reg_bram_11_n_21;
  wire memory_reg_bram_11_n_22;
  wire memory_reg_bram_11_n_23;
  wire memory_reg_bram_11_n_24;
  wire memory_reg_bram_11_n_25;
  wire memory_reg_bram_11_n_26;
  wire memory_reg_bram_11_n_27;
  wire memory_reg_bram_11_n_28;
  wire memory_reg_bram_11_n_29;
  wire memory_reg_bram_11_n_30;
  wire memory_reg_bram_11_n_31;
  wire memory_reg_bram_11_n_32;
  wire memory_reg_bram_11_n_33;
  wire memory_reg_bram_11_n_34;
  wire memory_reg_bram_11_n_35;
  wire memory_reg_bram_11_n_36;
  wire memory_reg_bram_11_n_37;
  wire memory_reg_bram_11_n_38;
  wire memory_reg_bram_11_n_39;
  wire memory_reg_bram_11_n_4;
  wire memory_reg_bram_11_n_40;
  wire memory_reg_bram_11_n_41;
  wire memory_reg_bram_11_n_42;
  wire memory_reg_bram_11_n_43;
  wire memory_reg_bram_11_n_44;
  wire memory_reg_bram_11_n_45;
  wire memory_reg_bram_11_n_46;
  wire memory_reg_bram_11_n_47;
  wire memory_reg_bram_11_n_48;
  wire memory_reg_bram_11_n_49;
  wire memory_reg_bram_11_n_5;
  wire memory_reg_bram_11_n_50;
  wire memory_reg_bram_11_n_51;
  wire memory_reg_bram_11_n_52;
  wire memory_reg_bram_11_n_53;
  wire memory_reg_bram_11_n_54;
  wire memory_reg_bram_11_n_55;
  wire memory_reg_bram_11_n_56;
  wire memory_reg_bram_11_n_57;
  wire memory_reg_bram_11_n_58;
  wire memory_reg_bram_11_n_59;
  wire memory_reg_bram_11_n_6;
  wire memory_reg_bram_11_n_60;
  wire memory_reg_bram_11_n_61;
  wire memory_reg_bram_11_n_62;
  wire memory_reg_bram_11_n_63;
  wire memory_reg_bram_11_n_64;
  wire memory_reg_bram_11_n_65;
  wire memory_reg_bram_11_n_66;
  wire memory_reg_bram_11_n_67;
  wire memory_reg_bram_11_n_7;
  wire memory_reg_bram_11_n_8;
  wire memory_reg_bram_11_n_9;
  wire memory_reg_bram_12_0;
  wire memory_reg_bram_12_1;
  wire memory_reg_bram_12_i_1_n_0;
  wire memory_reg_bram_12_i_3_n_0;
  wire memory_reg_bram_12_i_4_n_0;
  wire memory_reg_bram_12_i_5_n_0;
  wire memory_reg_bram_12_i_6_n_0;
  wire memory_reg_bram_12_n_10;
  wire memory_reg_bram_12_n_11;
  wire memory_reg_bram_12_n_12;
  wire memory_reg_bram_12_n_13;
  wire memory_reg_bram_12_n_14;
  wire memory_reg_bram_12_n_15;
  wire memory_reg_bram_12_n_16;
  wire memory_reg_bram_12_n_17;
  wire memory_reg_bram_12_n_18;
  wire memory_reg_bram_12_n_19;
  wire memory_reg_bram_12_n_20;
  wire memory_reg_bram_12_n_21;
  wire memory_reg_bram_12_n_22;
  wire memory_reg_bram_12_n_23;
  wire memory_reg_bram_12_n_24;
  wire memory_reg_bram_12_n_25;
  wire memory_reg_bram_12_n_26;
  wire memory_reg_bram_12_n_27;
  wire memory_reg_bram_12_n_28;
  wire memory_reg_bram_12_n_29;
  wire memory_reg_bram_12_n_30;
  wire memory_reg_bram_12_n_31;
  wire memory_reg_bram_12_n_32;
  wire memory_reg_bram_12_n_33;
  wire memory_reg_bram_12_n_34;
  wire memory_reg_bram_12_n_35;
  wire memory_reg_bram_12_n_36;
  wire memory_reg_bram_12_n_37;
  wire memory_reg_bram_12_n_38;
  wire memory_reg_bram_12_n_39;
  wire memory_reg_bram_12_n_4;
  wire memory_reg_bram_12_n_40;
  wire memory_reg_bram_12_n_41;
  wire memory_reg_bram_12_n_42;
  wire memory_reg_bram_12_n_43;
  wire memory_reg_bram_12_n_44;
  wire memory_reg_bram_12_n_45;
  wire memory_reg_bram_12_n_46;
  wire memory_reg_bram_12_n_47;
  wire memory_reg_bram_12_n_48;
  wire memory_reg_bram_12_n_49;
  wire memory_reg_bram_12_n_5;
  wire memory_reg_bram_12_n_50;
  wire memory_reg_bram_12_n_51;
  wire memory_reg_bram_12_n_52;
  wire memory_reg_bram_12_n_53;
  wire memory_reg_bram_12_n_54;
  wire memory_reg_bram_12_n_55;
  wire memory_reg_bram_12_n_56;
  wire memory_reg_bram_12_n_57;
  wire memory_reg_bram_12_n_58;
  wire memory_reg_bram_12_n_59;
  wire memory_reg_bram_12_n_6;
  wire memory_reg_bram_12_n_60;
  wire memory_reg_bram_12_n_61;
  wire memory_reg_bram_12_n_62;
  wire memory_reg_bram_12_n_63;
  wire memory_reg_bram_12_n_64;
  wire memory_reg_bram_12_n_65;
  wire memory_reg_bram_12_n_66;
  wire memory_reg_bram_12_n_67;
  wire memory_reg_bram_12_n_7;
  wire memory_reg_bram_12_n_8;
  wire memory_reg_bram_12_n_9;
  wire memory_reg_bram_13_0;
  wire memory_reg_bram_13_i_1_n_0;
  wire memory_reg_bram_13_i_3_n_0;
  wire memory_reg_bram_13_i_4_n_0;
  wire memory_reg_bram_13_i_5_n_0;
  wire memory_reg_bram_13_i_6_n_0;
  wire memory_reg_bram_13_n_10;
  wire memory_reg_bram_13_n_11;
  wire memory_reg_bram_13_n_12;
  wire memory_reg_bram_13_n_13;
  wire memory_reg_bram_13_n_14;
  wire memory_reg_bram_13_n_15;
  wire memory_reg_bram_13_n_16;
  wire memory_reg_bram_13_n_17;
  wire memory_reg_bram_13_n_18;
  wire memory_reg_bram_13_n_19;
  wire memory_reg_bram_13_n_20;
  wire memory_reg_bram_13_n_21;
  wire memory_reg_bram_13_n_22;
  wire memory_reg_bram_13_n_23;
  wire memory_reg_bram_13_n_24;
  wire memory_reg_bram_13_n_25;
  wire memory_reg_bram_13_n_26;
  wire memory_reg_bram_13_n_27;
  wire memory_reg_bram_13_n_28;
  wire memory_reg_bram_13_n_29;
  wire memory_reg_bram_13_n_30;
  wire memory_reg_bram_13_n_31;
  wire memory_reg_bram_13_n_32;
  wire memory_reg_bram_13_n_33;
  wire memory_reg_bram_13_n_34;
  wire memory_reg_bram_13_n_35;
  wire memory_reg_bram_13_n_36;
  wire memory_reg_bram_13_n_37;
  wire memory_reg_bram_13_n_38;
  wire memory_reg_bram_13_n_39;
  wire memory_reg_bram_13_n_4;
  wire memory_reg_bram_13_n_40;
  wire memory_reg_bram_13_n_41;
  wire memory_reg_bram_13_n_42;
  wire memory_reg_bram_13_n_43;
  wire memory_reg_bram_13_n_44;
  wire memory_reg_bram_13_n_45;
  wire memory_reg_bram_13_n_46;
  wire memory_reg_bram_13_n_47;
  wire memory_reg_bram_13_n_48;
  wire memory_reg_bram_13_n_49;
  wire memory_reg_bram_13_n_5;
  wire memory_reg_bram_13_n_50;
  wire memory_reg_bram_13_n_51;
  wire memory_reg_bram_13_n_52;
  wire memory_reg_bram_13_n_53;
  wire memory_reg_bram_13_n_54;
  wire memory_reg_bram_13_n_55;
  wire memory_reg_bram_13_n_56;
  wire memory_reg_bram_13_n_57;
  wire memory_reg_bram_13_n_58;
  wire memory_reg_bram_13_n_59;
  wire memory_reg_bram_13_n_6;
  wire memory_reg_bram_13_n_60;
  wire memory_reg_bram_13_n_61;
  wire memory_reg_bram_13_n_62;
  wire memory_reg_bram_13_n_63;
  wire memory_reg_bram_13_n_64;
  wire memory_reg_bram_13_n_65;
  wire memory_reg_bram_13_n_66;
  wire memory_reg_bram_13_n_67;
  wire memory_reg_bram_13_n_7;
  wire memory_reg_bram_13_n_8;
  wire memory_reg_bram_13_n_9;
  wire memory_reg_bram_14_0;
  wire memory_reg_bram_14_i_1_n_0;
  wire memory_reg_bram_14_i_3_n_0;
  wire memory_reg_bram_14_i_4_n_0;
  wire memory_reg_bram_14_i_5_n_0;
  wire memory_reg_bram_14_i_6_n_0;
  wire memory_reg_bram_14_n_10;
  wire memory_reg_bram_14_n_11;
  wire memory_reg_bram_14_n_12;
  wire memory_reg_bram_14_n_13;
  wire memory_reg_bram_14_n_14;
  wire memory_reg_bram_14_n_15;
  wire memory_reg_bram_14_n_16;
  wire memory_reg_bram_14_n_17;
  wire memory_reg_bram_14_n_18;
  wire memory_reg_bram_14_n_19;
  wire memory_reg_bram_14_n_20;
  wire memory_reg_bram_14_n_21;
  wire memory_reg_bram_14_n_22;
  wire memory_reg_bram_14_n_23;
  wire memory_reg_bram_14_n_24;
  wire memory_reg_bram_14_n_25;
  wire memory_reg_bram_14_n_26;
  wire memory_reg_bram_14_n_27;
  wire memory_reg_bram_14_n_28;
  wire memory_reg_bram_14_n_29;
  wire memory_reg_bram_14_n_30;
  wire memory_reg_bram_14_n_31;
  wire memory_reg_bram_14_n_32;
  wire memory_reg_bram_14_n_33;
  wire memory_reg_bram_14_n_34;
  wire memory_reg_bram_14_n_35;
  wire memory_reg_bram_14_n_36;
  wire memory_reg_bram_14_n_37;
  wire memory_reg_bram_14_n_38;
  wire memory_reg_bram_14_n_39;
  wire memory_reg_bram_14_n_4;
  wire memory_reg_bram_14_n_40;
  wire memory_reg_bram_14_n_41;
  wire memory_reg_bram_14_n_42;
  wire memory_reg_bram_14_n_43;
  wire memory_reg_bram_14_n_44;
  wire memory_reg_bram_14_n_45;
  wire memory_reg_bram_14_n_46;
  wire memory_reg_bram_14_n_47;
  wire memory_reg_bram_14_n_48;
  wire memory_reg_bram_14_n_49;
  wire memory_reg_bram_14_n_5;
  wire memory_reg_bram_14_n_50;
  wire memory_reg_bram_14_n_51;
  wire memory_reg_bram_14_n_52;
  wire memory_reg_bram_14_n_53;
  wire memory_reg_bram_14_n_54;
  wire memory_reg_bram_14_n_55;
  wire memory_reg_bram_14_n_56;
  wire memory_reg_bram_14_n_57;
  wire memory_reg_bram_14_n_58;
  wire memory_reg_bram_14_n_59;
  wire memory_reg_bram_14_n_6;
  wire memory_reg_bram_14_n_60;
  wire memory_reg_bram_14_n_61;
  wire memory_reg_bram_14_n_62;
  wire memory_reg_bram_14_n_63;
  wire memory_reg_bram_14_n_64;
  wire memory_reg_bram_14_n_65;
  wire memory_reg_bram_14_n_66;
  wire memory_reg_bram_14_n_67;
  wire memory_reg_bram_14_n_7;
  wire memory_reg_bram_14_n_8;
  wire memory_reg_bram_14_n_9;
  wire memory_reg_bram_15_0;
  wire memory_reg_bram_15_i_1_n_0;
  wire memory_reg_bram_15_i_3_n_0;
  wire memory_reg_bram_15_i_4_n_0;
  wire memory_reg_bram_15_i_5_n_0;
  wire memory_reg_bram_15_i_6_n_0;
  wire memory_reg_bram_15_n_10;
  wire memory_reg_bram_15_n_11;
  wire memory_reg_bram_15_n_12;
  wire memory_reg_bram_15_n_13;
  wire memory_reg_bram_15_n_14;
  wire memory_reg_bram_15_n_15;
  wire memory_reg_bram_15_n_16;
  wire memory_reg_bram_15_n_17;
  wire memory_reg_bram_15_n_18;
  wire memory_reg_bram_15_n_19;
  wire memory_reg_bram_15_n_20;
  wire memory_reg_bram_15_n_21;
  wire memory_reg_bram_15_n_22;
  wire memory_reg_bram_15_n_23;
  wire memory_reg_bram_15_n_24;
  wire memory_reg_bram_15_n_25;
  wire memory_reg_bram_15_n_26;
  wire memory_reg_bram_15_n_27;
  wire memory_reg_bram_15_n_28;
  wire memory_reg_bram_15_n_29;
  wire memory_reg_bram_15_n_30;
  wire memory_reg_bram_15_n_31;
  wire memory_reg_bram_15_n_32;
  wire memory_reg_bram_15_n_33;
  wire memory_reg_bram_15_n_34;
  wire memory_reg_bram_15_n_35;
  wire memory_reg_bram_15_n_36;
  wire memory_reg_bram_15_n_37;
  wire memory_reg_bram_15_n_38;
  wire memory_reg_bram_15_n_39;
  wire memory_reg_bram_15_n_4;
  wire memory_reg_bram_15_n_40;
  wire memory_reg_bram_15_n_41;
  wire memory_reg_bram_15_n_42;
  wire memory_reg_bram_15_n_43;
  wire memory_reg_bram_15_n_44;
  wire memory_reg_bram_15_n_45;
  wire memory_reg_bram_15_n_46;
  wire memory_reg_bram_15_n_47;
  wire memory_reg_bram_15_n_48;
  wire memory_reg_bram_15_n_49;
  wire memory_reg_bram_15_n_5;
  wire memory_reg_bram_15_n_50;
  wire memory_reg_bram_15_n_51;
  wire memory_reg_bram_15_n_52;
  wire memory_reg_bram_15_n_53;
  wire memory_reg_bram_15_n_54;
  wire memory_reg_bram_15_n_55;
  wire memory_reg_bram_15_n_56;
  wire memory_reg_bram_15_n_57;
  wire memory_reg_bram_15_n_58;
  wire memory_reg_bram_15_n_59;
  wire memory_reg_bram_15_n_6;
  wire memory_reg_bram_15_n_60;
  wire memory_reg_bram_15_n_61;
  wire memory_reg_bram_15_n_62;
  wire memory_reg_bram_15_n_63;
  wire memory_reg_bram_15_n_64;
  wire memory_reg_bram_15_n_65;
  wire memory_reg_bram_15_n_66;
  wire memory_reg_bram_15_n_67;
  wire memory_reg_bram_15_n_7;
  wire memory_reg_bram_15_n_8;
  wire memory_reg_bram_15_n_9;
  wire memory_reg_bram_1_0;
  wire memory_reg_bram_1_i_1_n_0;
  wire memory_reg_bram_1_i_3_n_0;
  wire memory_reg_bram_1_i_4_n_0;
  wire memory_reg_bram_1_i_5_n_0;
  wire memory_reg_bram_1_i_6_n_0;
  wire memory_reg_bram_1_n_10;
  wire memory_reg_bram_1_n_11;
  wire memory_reg_bram_1_n_12;
  wire memory_reg_bram_1_n_13;
  wire memory_reg_bram_1_n_14;
  wire memory_reg_bram_1_n_15;
  wire memory_reg_bram_1_n_16;
  wire memory_reg_bram_1_n_17;
  wire memory_reg_bram_1_n_18;
  wire memory_reg_bram_1_n_19;
  wire memory_reg_bram_1_n_20;
  wire memory_reg_bram_1_n_21;
  wire memory_reg_bram_1_n_22;
  wire memory_reg_bram_1_n_23;
  wire memory_reg_bram_1_n_24;
  wire memory_reg_bram_1_n_25;
  wire memory_reg_bram_1_n_26;
  wire memory_reg_bram_1_n_27;
  wire memory_reg_bram_1_n_28;
  wire memory_reg_bram_1_n_29;
  wire memory_reg_bram_1_n_30;
  wire memory_reg_bram_1_n_31;
  wire memory_reg_bram_1_n_32;
  wire memory_reg_bram_1_n_33;
  wire memory_reg_bram_1_n_34;
  wire memory_reg_bram_1_n_35;
  wire memory_reg_bram_1_n_36;
  wire memory_reg_bram_1_n_37;
  wire memory_reg_bram_1_n_38;
  wire memory_reg_bram_1_n_39;
  wire memory_reg_bram_1_n_4;
  wire memory_reg_bram_1_n_40;
  wire memory_reg_bram_1_n_41;
  wire memory_reg_bram_1_n_42;
  wire memory_reg_bram_1_n_43;
  wire memory_reg_bram_1_n_44;
  wire memory_reg_bram_1_n_45;
  wire memory_reg_bram_1_n_46;
  wire memory_reg_bram_1_n_47;
  wire memory_reg_bram_1_n_48;
  wire memory_reg_bram_1_n_49;
  wire memory_reg_bram_1_n_5;
  wire memory_reg_bram_1_n_50;
  wire memory_reg_bram_1_n_51;
  wire memory_reg_bram_1_n_52;
  wire memory_reg_bram_1_n_53;
  wire memory_reg_bram_1_n_54;
  wire memory_reg_bram_1_n_55;
  wire memory_reg_bram_1_n_56;
  wire memory_reg_bram_1_n_57;
  wire memory_reg_bram_1_n_58;
  wire memory_reg_bram_1_n_59;
  wire memory_reg_bram_1_n_6;
  wire memory_reg_bram_1_n_60;
  wire memory_reg_bram_1_n_61;
  wire memory_reg_bram_1_n_62;
  wire memory_reg_bram_1_n_63;
  wire memory_reg_bram_1_n_64;
  wire memory_reg_bram_1_n_65;
  wire memory_reg_bram_1_n_66;
  wire memory_reg_bram_1_n_67;
  wire memory_reg_bram_1_n_7;
  wire memory_reg_bram_1_n_8;
  wire memory_reg_bram_1_n_9;
  wire memory_reg_bram_2_0;
  wire memory_reg_bram_2_i_1_n_0;
  wire memory_reg_bram_2_i_3_n_0;
  wire memory_reg_bram_2_i_4_n_0;
  wire memory_reg_bram_2_i_5_n_0;
  wire memory_reg_bram_2_i_6_n_0;
  wire memory_reg_bram_2_n_10;
  wire memory_reg_bram_2_n_11;
  wire memory_reg_bram_2_n_12;
  wire memory_reg_bram_2_n_13;
  wire memory_reg_bram_2_n_14;
  wire memory_reg_bram_2_n_15;
  wire memory_reg_bram_2_n_16;
  wire memory_reg_bram_2_n_17;
  wire memory_reg_bram_2_n_18;
  wire memory_reg_bram_2_n_19;
  wire memory_reg_bram_2_n_20;
  wire memory_reg_bram_2_n_21;
  wire memory_reg_bram_2_n_22;
  wire memory_reg_bram_2_n_23;
  wire memory_reg_bram_2_n_24;
  wire memory_reg_bram_2_n_25;
  wire memory_reg_bram_2_n_26;
  wire memory_reg_bram_2_n_27;
  wire memory_reg_bram_2_n_28;
  wire memory_reg_bram_2_n_29;
  wire memory_reg_bram_2_n_30;
  wire memory_reg_bram_2_n_31;
  wire memory_reg_bram_2_n_32;
  wire memory_reg_bram_2_n_33;
  wire memory_reg_bram_2_n_34;
  wire memory_reg_bram_2_n_35;
  wire memory_reg_bram_2_n_36;
  wire memory_reg_bram_2_n_37;
  wire memory_reg_bram_2_n_38;
  wire memory_reg_bram_2_n_39;
  wire memory_reg_bram_2_n_4;
  wire memory_reg_bram_2_n_40;
  wire memory_reg_bram_2_n_41;
  wire memory_reg_bram_2_n_42;
  wire memory_reg_bram_2_n_43;
  wire memory_reg_bram_2_n_44;
  wire memory_reg_bram_2_n_45;
  wire memory_reg_bram_2_n_46;
  wire memory_reg_bram_2_n_47;
  wire memory_reg_bram_2_n_48;
  wire memory_reg_bram_2_n_49;
  wire memory_reg_bram_2_n_5;
  wire memory_reg_bram_2_n_50;
  wire memory_reg_bram_2_n_51;
  wire memory_reg_bram_2_n_52;
  wire memory_reg_bram_2_n_53;
  wire memory_reg_bram_2_n_54;
  wire memory_reg_bram_2_n_55;
  wire memory_reg_bram_2_n_56;
  wire memory_reg_bram_2_n_57;
  wire memory_reg_bram_2_n_58;
  wire memory_reg_bram_2_n_59;
  wire memory_reg_bram_2_n_6;
  wire memory_reg_bram_2_n_60;
  wire memory_reg_bram_2_n_61;
  wire memory_reg_bram_2_n_62;
  wire memory_reg_bram_2_n_63;
  wire memory_reg_bram_2_n_64;
  wire memory_reg_bram_2_n_65;
  wire memory_reg_bram_2_n_66;
  wire memory_reg_bram_2_n_67;
  wire memory_reg_bram_2_n_7;
  wire memory_reg_bram_2_n_8;
  wire memory_reg_bram_2_n_9;
  wire memory_reg_bram_3_0;
  wire memory_reg_bram_3_i_1_n_0;
  wire memory_reg_bram_3_i_3_n_0;
  wire memory_reg_bram_3_i_4_n_0;
  wire memory_reg_bram_3_i_5_n_0;
  wire memory_reg_bram_3_i_6_n_0;
  wire memory_reg_bram_3_n_10;
  wire memory_reg_bram_3_n_11;
  wire memory_reg_bram_3_n_12;
  wire memory_reg_bram_3_n_13;
  wire memory_reg_bram_3_n_14;
  wire memory_reg_bram_3_n_15;
  wire memory_reg_bram_3_n_16;
  wire memory_reg_bram_3_n_17;
  wire memory_reg_bram_3_n_18;
  wire memory_reg_bram_3_n_19;
  wire memory_reg_bram_3_n_20;
  wire memory_reg_bram_3_n_21;
  wire memory_reg_bram_3_n_22;
  wire memory_reg_bram_3_n_23;
  wire memory_reg_bram_3_n_24;
  wire memory_reg_bram_3_n_25;
  wire memory_reg_bram_3_n_26;
  wire memory_reg_bram_3_n_27;
  wire memory_reg_bram_3_n_28;
  wire memory_reg_bram_3_n_29;
  wire memory_reg_bram_3_n_30;
  wire memory_reg_bram_3_n_31;
  wire memory_reg_bram_3_n_32;
  wire memory_reg_bram_3_n_33;
  wire memory_reg_bram_3_n_34;
  wire memory_reg_bram_3_n_35;
  wire memory_reg_bram_3_n_36;
  wire memory_reg_bram_3_n_37;
  wire memory_reg_bram_3_n_38;
  wire memory_reg_bram_3_n_39;
  wire memory_reg_bram_3_n_4;
  wire memory_reg_bram_3_n_40;
  wire memory_reg_bram_3_n_41;
  wire memory_reg_bram_3_n_42;
  wire memory_reg_bram_3_n_43;
  wire memory_reg_bram_3_n_44;
  wire memory_reg_bram_3_n_45;
  wire memory_reg_bram_3_n_46;
  wire memory_reg_bram_3_n_47;
  wire memory_reg_bram_3_n_48;
  wire memory_reg_bram_3_n_49;
  wire memory_reg_bram_3_n_5;
  wire memory_reg_bram_3_n_50;
  wire memory_reg_bram_3_n_51;
  wire memory_reg_bram_3_n_52;
  wire memory_reg_bram_3_n_53;
  wire memory_reg_bram_3_n_54;
  wire memory_reg_bram_3_n_55;
  wire memory_reg_bram_3_n_56;
  wire memory_reg_bram_3_n_57;
  wire memory_reg_bram_3_n_58;
  wire memory_reg_bram_3_n_59;
  wire memory_reg_bram_3_n_6;
  wire memory_reg_bram_3_n_60;
  wire memory_reg_bram_3_n_61;
  wire memory_reg_bram_3_n_62;
  wire memory_reg_bram_3_n_63;
  wire memory_reg_bram_3_n_64;
  wire memory_reg_bram_3_n_65;
  wire memory_reg_bram_3_n_66;
  wire memory_reg_bram_3_n_67;
  wire memory_reg_bram_3_n_7;
  wire memory_reg_bram_3_n_8;
  wire memory_reg_bram_3_n_9;
  wire memory_reg_bram_4_0;
  wire memory_reg_bram_4_i_1_n_0;
  wire memory_reg_bram_4_i_3_n_0;
  wire memory_reg_bram_4_i_4_n_0;
  wire memory_reg_bram_4_i_5_n_0;
  wire memory_reg_bram_4_i_6_n_0;
  wire memory_reg_bram_4_n_10;
  wire memory_reg_bram_4_n_11;
  wire memory_reg_bram_4_n_12;
  wire memory_reg_bram_4_n_13;
  wire memory_reg_bram_4_n_14;
  wire memory_reg_bram_4_n_15;
  wire memory_reg_bram_4_n_16;
  wire memory_reg_bram_4_n_17;
  wire memory_reg_bram_4_n_18;
  wire memory_reg_bram_4_n_19;
  wire memory_reg_bram_4_n_20;
  wire memory_reg_bram_4_n_21;
  wire memory_reg_bram_4_n_22;
  wire memory_reg_bram_4_n_23;
  wire memory_reg_bram_4_n_24;
  wire memory_reg_bram_4_n_25;
  wire memory_reg_bram_4_n_26;
  wire memory_reg_bram_4_n_27;
  wire memory_reg_bram_4_n_28;
  wire memory_reg_bram_4_n_29;
  wire memory_reg_bram_4_n_30;
  wire memory_reg_bram_4_n_31;
  wire memory_reg_bram_4_n_32;
  wire memory_reg_bram_4_n_33;
  wire memory_reg_bram_4_n_34;
  wire memory_reg_bram_4_n_35;
  wire memory_reg_bram_4_n_36;
  wire memory_reg_bram_4_n_37;
  wire memory_reg_bram_4_n_38;
  wire memory_reg_bram_4_n_39;
  wire memory_reg_bram_4_n_4;
  wire memory_reg_bram_4_n_40;
  wire memory_reg_bram_4_n_41;
  wire memory_reg_bram_4_n_42;
  wire memory_reg_bram_4_n_43;
  wire memory_reg_bram_4_n_44;
  wire memory_reg_bram_4_n_45;
  wire memory_reg_bram_4_n_46;
  wire memory_reg_bram_4_n_47;
  wire memory_reg_bram_4_n_48;
  wire memory_reg_bram_4_n_49;
  wire memory_reg_bram_4_n_5;
  wire memory_reg_bram_4_n_50;
  wire memory_reg_bram_4_n_51;
  wire memory_reg_bram_4_n_52;
  wire memory_reg_bram_4_n_53;
  wire memory_reg_bram_4_n_54;
  wire memory_reg_bram_4_n_55;
  wire memory_reg_bram_4_n_56;
  wire memory_reg_bram_4_n_57;
  wire memory_reg_bram_4_n_58;
  wire memory_reg_bram_4_n_59;
  wire memory_reg_bram_4_n_6;
  wire memory_reg_bram_4_n_60;
  wire memory_reg_bram_4_n_61;
  wire memory_reg_bram_4_n_62;
  wire memory_reg_bram_4_n_63;
  wire memory_reg_bram_4_n_64;
  wire memory_reg_bram_4_n_65;
  wire memory_reg_bram_4_n_66;
  wire memory_reg_bram_4_n_67;
  wire memory_reg_bram_4_n_7;
  wire memory_reg_bram_4_n_8;
  wire memory_reg_bram_4_n_9;
  wire memory_reg_bram_5_0;
  wire memory_reg_bram_5_i_1_n_0;
  wire memory_reg_bram_5_i_3_n_0;
  wire memory_reg_bram_5_i_4_n_0;
  wire memory_reg_bram_5_i_5_n_0;
  wire memory_reg_bram_5_i_6_n_0;
  wire memory_reg_bram_5_n_10;
  wire memory_reg_bram_5_n_11;
  wire memory_reg_bram_5_n_12;
  wire memory_reg_bram_5_n_13;
  wire memory_reg_bram_5_n_14;
  wire memory_reg_bram_5_n_15;
  wire memory_reg_bram_5_n_16;
  wire memory_reg_bram_5_n_17;
  wire memory_reg_bram_5_n_18;
  wire memory_reg_bram_5_n_19;
  wire memory_reg_bram_5_n_20;
  wire memory_reg_bram_5_n_21;
  wire memory_reg_bram_5_n_22;
  wire memory_reg_bram_5_n_23;
  wire memory_reg_bram_5_n_24;
  wire memory_reg_bram_5_n_25;
  wire memory_reg_bram_5_n_26;
  wire memory_reg_bram_5_n_27;
  wire memory_reg_bram_5_n_28;
  wire memory_reg_bram_5_n_29;
  wire memory_reg_bram_5_n_30;
  wire memory_reg_bram_5_n_31;
  wire memory_reg_bram_5_n_32;
  wire memory_reg_bram_5_n_33;
  wire memory_reg_bram_5_n_34;
  wire memory_reg_bram_5_n_35;
  wire memory_reg_bram_5_n_36;
  wire memory_reg_bram_5_n_37;
  wire memory_reg_bram_5_n_38;
  wire memory_reg_bram_5_n_39;
  wire memory_reg_bram_5_n_4;
  wire memory_reg_bram_5_n_40;
  wire memory_reg_bram_5_n_41;
  wire memory_reg_bram_5_n_42;
  wire memory_reg_bram_5_n_43;
  wire memory_reg_bram_5_n_44;
  wire memory_reg_bram_5_n_45;
  wire memory_reg_bram_5_n_46;
  wire memory_reg_bram_5_n_47;
  wire memory_reg_bram_5_n_48;
  wire memory_reg_bram_5_n_49;
  wire memory_reg_bram_5_n_5;
  wire memory_reg_bram_5_n_50;
  wire memory_reg_bram_5_n_51;
  wire memory_reg_bram_5_n_52;
  wire memory_reg_bram_5_n_53;
  wire memory_reg_bram_5_n_54;
  wire memory_reg_bram_5_n_55;
  wire memory_reg_bram_5_n_56;
  wire memory_reg_bram_5_n_57;
  wire memory_reg_bram_5_n_58;
  wire memory_reg_bram_5_n_59;
  wire memory_reg_bram_5_n_6;
  wire memory_reg_bram_5_n_60;
  wire memory_reg_bram_5_n_61;
  wire memory_reg_bram_5_n_62;
  wire memory_reg_bram_5_n_63;
  wire memory_reg_bram_5_n_64;
  wire memory_reg_bram_5_n_65;
  wire memory_reg_bram_5_n_66;
  wire memory_reg_bram_5_n_67;
  wire memory_reg_bram_5_n_7;
  wire memory_reg_bram_5_n_8;
  wire memory_reg_bram_5_n_9;
  wire memory_reg_bram_6_0;
  wire memory_reg_bram_6_i_1_n_0;
  wire memory_reg_bram_6_i_3_n_0;
  wire memory_reg_bram_6_i_4_n_0;
  wire memory_reg_bram_6_i_5_n_0;
  wire memory_reg_bram_6_i_6_n_0;
  wire memory_reg_bram_6_n_10;
  wire memory_reg_bram_6_n_11;
  wire memory_reg_bram_6_n_12;
  wire memory_reg_bram_6_n_13;
  wire memory_reg_bram_6_n_14;
  wire memory_reg_bram_6_n_15;
  wire memory_reg_bram_6_n_16;
  wire memory_reg_bram_6_n_17;
  wire memory_reg_bram_6_n_18;
  wire memory_reg_bram_6_n_19;
  wire memory_reg_bram_6_n_20;
  wire memory_reg_bram_6_n_21;
  wire memory_reg_bram_6_n_22;
  wire memory_reg_bram_6_n_23;
  wire memory_reg_bram_6_n_24;
  wire memory_reg_bram_6_n_25;
  wire memory_reg_bram_6_n_26;
  wire memory_reg_bram_6_n_27;
  wire memory_reg_bram_6_n_28;
  wire memory_reg_bram_6_n_29;
  wire memory_reg_bram_6_n_30;
  wire memory_reg_bram_6_n_31;
  wire memory_reg_bram_6_n_32;
  wire memory_reg_bram_6_n_33;
  wire memory_reg_bram_6_n_34;
  wire memory_reg_bram_6_n_35;
  wire memory_reg_bram_6_n_36;
  wire memory_reg_bram_6_n_37;
  wire memory_reg_bram_6_n_38;
  wire memory_reg_bram_6_n_39;
  wire memory_reg_bram_6_n_4;
  wire memory_reg_bram_6_n_40;
  wire memory_reg_bram_6_n_41;
  wire memory_reg_bram_6_n_42;
  wire memory_reg_bram_6_n_43;
  wire memory_reg_bram_6_n_44;
  wire memory_reg_bram_6_n_45;
  wire memory_reg_bram_6_n_46;
  wire memory_reg_bram_6_n_47;
  wire memory_reg_bram_6_n_48;
  wire memory_reg_bram_6_n_49;
  wire memory_reg_bram_6_n_5;
  wire memory_reg_bram_6_n_50;
  wire memory_reg_bram_6_n_51;
  wire memory_reg_bram_6_n_52;
  wire memory_reg_bram_6_n_53;
  wire memory_reg_bram_6_n_54;
  wire memory_reg_bram_6_n_55;
  wire memory_reg_bram_6_n_56;
  wire memory_reg_bram_6_n_57;
  wire memory_reg_bram_6_n_58;
  wire memory_reg_bram_6_n_59;
  wire memory_reg_bram_6_n_6;
  wire memory_reg_bram_6_n_60;
  wire memory_reg_bram_6_n_61;
  wire memory_reg_bram_6_n_62;
  wire memory_reg_bram_6_n_63;
  wire memory_reg_bram_6_n_64;
  wire memory_reg_bram_6_n_65;
  wire memory_reg_bram_6_n_66;
  wire memory_reg_bram_6_n_67;
  wire memory_reg_bram_6_n_7;
  wire memory_reg_bram_6_n_8;
  wire memory_reg_bram_6_n_9;
  wire memory_reg_bram_7_0;
  wire memory_reg_bram_7_i_1_n_0;
  wire memory_reg_bram_7_i_3_n_0;
  wire memory_reg_bram_7_i_4_n_0;
  wire memory_reg_bram_7_i_5_n_0;
  wire memory_reg_bram_7_i_6_n_0;
  wire memory_reg_bram_7_n_10;
  wire memory_reg_bram_7_n_11;
  wire memory_reg_bram_7_n_12;
  wire memory_reg_bram_7_n_13;
  wire memory_reg_bram_7_n_14;
  wire memory_reg_bram_7_n_15;
  wire memory_reg_bram_7_n_16;
  wire memory_reg_bram_7_n_17;
  wire memory_reg_bram_7_n_18;
  wire memory_reg_bram_7_n_19;
  wire memory_reg_bram_7_n_20;
  wire memory_reg_bram_7_n_21;
  wire memory_reg_bram_7_n_22;
  wire memory_reg_bram_7_n_23;
  wire memory_reg_bram_7_n_24;
  wire memory_reg_bram_7_n_25;
  wire memory_reg_bram_7_n_26;
  wire memory_reg_bram_7_n_27;
  wire memory_reg_bram_7_n_28;
  wire memory_reg_bram_7_n_29;
  wire memory_reg_bram_7_n_30;
  wire memory_reg_bram_7_n_31;
  wire memory_reg_bram_7_n_32;
  wire memory_reg_bram_7_n_33;
  wire memory_reg_bram_7_n_34;
  wire memory_reg_bram_7_n_35;
  wire memory_reg_bram_7_n_36;
  wire memory_reg_bram_7_n_37;
  wire memory_reg_bram_7_n_38;
  wire memory_reg_bram_7_n_39;
  wire memory_reg_bram_7_n_4;
  wire memory_reg_bram_7_n_40;
  wire memory_reg_bram_7_n_41;
  wire memory_reg_bram_7_n_42;
  wire memory_reg_bram_7_n_43;
  wire memory_reg_bram_7_n_44;
  wire memory_reg_bram_7_n_45;
  wire memory_reg_bram_7_n_46;
  wire memory_reg_bram_7_n_47;
  wire memory_reg_bram_7_n_48;
  wire memory_reg_bram_7_n_49;
  wire memory_reg_bram_7_n_5;
  wire memory_reg_bram_7_n_50;
  wire memory_reg_bram_7_n_51;
  wire memory_reg_bram_7_n_52;
  wire memory_reg_bram_7_n_53;
  wire memory_reg_bram_7_n_54;
  wire memory_reg_bram_7_n_55;
  wire memory_reg_bram_7_n_56;
  wire memory_reg_bram_7_n_57;
  wire memory_reg_bram_7_n_58;
  wire memory_reg_bram_7_n_59;
  wire memory_reg_bram_7_n_6;
  wire memory_reg_bram_7_n_60;
  wire memory_reg_bram_7_n_61;
  wire memory_reg_bram_7_n_62;
  wire memory_reg_bram_7_n_63;
  wire memory_reg_bram_7_n_64;
  wire memory_reg_bram_7_n_65;
  wire memory_reg_bram_7_n_66;
  wire memory_reg_bram_7_n_67;
  wire memory_reg_bram_7_n_7;
  wire memory_reg_bram_7_n_8;
  wire memory_reg_bram_7_n_9;
  wire memory_reg_bram_8_0;
  wire memory_reg_bram_8_i_1_n_0;
  wire memory_reg_bram_8_i_3_n_0;
  wire memory_reg_bram_8_i_4_n_0;
  wire memory_reg_bram_8_i_5_n_0;
  wire memory_reg_bram_8_i_6_n_0;
  wire memory_reg_bram_8_n_10;
  wire memory_reg_bram_8_n_11;
  wire memory_reg_bram_8_n_12;
  wire memory_reg_bram_8_n_13;
  wire memory_reg_bram_8_n_14;
  wire memory_reg_bram_8_n_15;
  wire memory_reg_bram_8_n_16;
  wire memory_reg_bram_8_n_17;
  wire memory_reg_bram_8_n_18;
  wire memory_reg_bram_8_n_19;
  wire memory_reg_bram_8_n_20;
  wire memory_reg_bram_8_n_21;
  wire memory_reg_bram_8_n_22;
  wire memory_reg_bram_8_n_23;
  wire memory_reg_bram_8_n_24;
  wire memory_reg_bram_8_n_25;
  wire memory_reg_bram_8_n_26;
  wire memory_reg_bram_8_n_27;
  wire memory_reg_bram_8_n_28;
  wire memory_reg_bram_8_n_29;
  wire memory_reg_bram_8_n_30;
  wire memory_reg_bram_8_n_31;
  wire memory_reg_bram_8_n_32;
  wire memory_reg_bram_8_n_33;
  wire memory_reg_bram_8_n_34;
  wire memory_reg_bram_8_n_35;
  wire memory_reg_bram_8_n_36;
  wire memory_reg_bram_8_n_37;
  wire memory_reg_bram_8_n_38;
  wire memory_reg_bram_8_n_39;
  wire memory_reg_bram_8_n_4;
  wire memory_reg_bram_8_n_40;
  wire memory_reg_bram_8_n_41;
  wire memory_reg_bram_8_n_42;
  wire memory_reg_bram_8_n_43;
  wire memory_reg_bram_8_n_44;
  wire memory_reg_bram_8_n_45;
  wire memory_reg_bram_8_n_46;
  wire memory_reg_bram_8_n_47;
  wire memory_reg_bram_8_n_48;
  wire memory_reg_bram_8_n_49;
  wire memory_reg_bram_8_n_5;
  wire memory_reg_bram_8_n_50;
  wire memory_reg_bram_8_n_51;
  wire memory_reg_bram_8_n_52;
  wire memory_reg_bram_8_n_53;
  wire memory_reg_bram_8_n_54;
  wire memory_reg_bram_8_n_55;
  wire memory_reg_bram_8_n_56;
  wire memory_reg_bram_8_n_57;
  wire memory_reg_bram_8_n_58;
  wire memory_reg_bram_8_n_59;
  wire memory_reg_bram_8_n_6;
  wire memory_reg_bram_8_n_60;
  wire memory_reg_bram_8_n_61;
  wire memory_reg_bram_8_n_62;
  wire memory_reg_bram_8_n_63;
  wire memory_reg_bram_8_n_64;
  wire memory_reg_bram_8_n_65;
  wire memory_reg_bram_8_n_66;
  wire memory_reg_bram_8_n_67;
  wire memory_reg_bram_8_n_7;
  wire memory_reg_bram_8_n_8;
  wire memory_reg_bram_8_n_9;
  wire memory_reg_bram_9_0;
  wire memory_reg_bram_9_i_1_n_0;
  wire memory_reg_bram_9_i_3_n_0;
  wire memory_reg_bram_9_i_4_n_0;
  wire memory_reg_bram_9_i_5_n_0;
  wire memory_reg_bram_9_i_6_n_0;
  wire memory_reg_bram_9_n_10;
  wire memory_reg_bram_9_n_11;
  wire memory_reg_bram_9_n_12;
  wire memory_reg_bram_9_n_13;
  wire memory_reg_bram_9_n_14;
  wire memory_reg_bram_9_n_15;
  wire memory_reg_bram_9_n_16;
  wire memory_reg_bram_9_n_17;
  wire memory_reg_bram_9_n_18;
  wire memory_reg_bram_9_n_19;
  wire memory_reg_bram_9_n_20;
  wire memory_reg_bram_9_n_21;
  wire memory_reg_bram_9_n_22;
  wire memory_reg_bram_9_n_23;
  wire memory_reg_bram_9_n_24;
  wire memory_reg_bram_9_n_25;
  wire memory_reg_bram_9_n_26;
  wire memory_reg_bram_9_n_27;
  wire memory_reg_bram_9_n_28;
  wire memory_reg_bram_9_n_29;
  wire memory_reg_bram_9_n_30;
  wire memory_reg_bram_9_n_31;
  wire memory_reg_bram_9_n_32;
  wire memory_reg_bram_9_n_33;
  wire memory_reg_bram_9_n_34;
  wire memory_reg_bram_9_n_35;
  wire memory_reg_bram_9_n_36;
  wire memory_reg_bram_9_n_37;
  wire memory_reg_bram_9_n_38;
  wire memory_reg_bram_9_n_39;
  wire memory_reg_bram_9_n_4;
  wire memory_reg_bram_9_n_40;
  wire memory_reg_bram_9_n_41;
  wire memory_reg_bram_9_n_42;
  wire memory_reg_bram_9_n_43;
  wire memory_reg_bram_9_n_44;
  wire memory_reg_bram_9_n_45;
  wire memory_reg_bram_9_n_46;
  wire memory_reg_bram_9_n_47;
  wire memory_reg_bram_9_n_48;
  wire memory_reg_bram_9_n_49;
  wire memory_reg_bram_9_n_5;
  wire memory_reg_bram_9_n_50;
  wire memory_reg_bram_9_n_51;
  wire memory_reg_bram_9_n_52;
  wire memory_reg_bram_9_n_53;
  wire memory_reg_bram_9_n_54;
  wire memory_reg_bram_9_n_55;
  wire memory_reg_bram_9_n_56;
  wire memory_reg_bram_9_n_57;
  wire memory_reg_bram_9_n_58;
  wire memory_reg_bram_9_n_59;
  wire memory_reg_bram_9_n_6;
  wire memory_reg_bram_9_n_60;
  wire memory_reg_bram_9_n_61;
  wire memory_reg_bram_9_n_62;
  wire memory_reg_bram_9_n_63;
  wire memory_reg_bram_9_n_64;
  wire memory_reg_bram_9_n_65;
  wire memory_reg_bram_9_n_66;
  wire memory_reg_bram_9_n_67;
  wire memory_reg_bram_9_n_7;
  wire memory_reg_bram_9_n_8;
  wire memory_reg_bram_9_n_9;
  wire memory_reg_mux_sel_a_pos_0_0;
  wire memory_reg_mux_sel_a_pos_0_1;
  wire memory_reg_mux_sel_a_pos_0_10;
  wire memory_reg_mux_sel_a_pos_0_11;
  wire memory_reg_mux_sel_a_pos_0_12;
  wire memory_reg_mux_sel_a_pos_0_13;
  wire memory_reg_mux_sel_a_pos_0_14;
  wire memory_reg_mux_sel_a_pos_0_15;
  wire memory_reg_mux_sel_a_pos_0_16;
  wire memory_reg_mux_sel_a_pos_0_17;
  wire memory_reg_mux_sel_a_pos_0_18;
  wire memory_reg_mux_sel_a_pos_0_19;
  wire memory_reg_mux_sel_a_pos_0_2;
  wire memory_reg_mux_sel_a_pos_0_20;
  wire memory_reg_mux_sel_a_pos_0_21;
  wire memory_reg_mux_sel_a_pos_0_22;
  wire memory_reg_mux_sel_a_pos_0_23;
  wire memory_reg_mux_sel_a_pos_0_24;
  wire memory_reg_mux_sel_a_pos_0_25;
  wire memory_reg_mux_sel_a_pos_0_26;
  wire memory_reg_mux_sel_a_pos_0_27;
  wire memory_reg_mux_sel_a_pos_0_28;
  wire memory_reg_mux_sel_a_pos_0_29;
  wire memory_reg_mux_sel_a_pos_0_3;
  wire memory_reg_mux_sel_a_pos_0_30;
  wire memory_reg_mux_sel_a_pos_0_31;
  wire memory_reg_mux_sel_a_pos_0_4;
  wire memory_reg_mux_sel_a_pos_0_5;
  wire memory_reg_mux_sel_a_pos_0_6;
  wire memory_reg_mux_sel_a_pos_0_7;
  wire memory_reg_mux_sel_a_pos_0_8;
  wire memory_reg_mux_sel_a_pos_0_9;
  wire memory_reg_mux_sel_a_pos_0_n_0;
  wire memory_reg_mux_sel_a_pos_1_n_0;
  wire memory_reg_mux_sel_a_pos_2_n_0;
  wire memory_reg_mux_sel_a_pos_3_0;
  wire memory_reg_mux_sel_a_pos_3_n_0;
  wire memory_reg_mux_sel_b_pos_0_n_0;
  wire memory_reg_mux_sel_b_pos_1_n_0;
  wire memory_reg_mux_sel_b_pos_2_n_0;
  wire memory_reg_mux_sel_b_pos_3_n_0;
  wire [24:0]p_0_in;
  wire [31:8]p_1_in;
  wire [7:0]p_5_in;
  wire [7:0]p_6_in;
  wire [7:0]p_7_in;
  wire [15:0]switches_IBUF;
  wire NLW_memory_reg_bram_0_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_0_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_0_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_1_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_1_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_1_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_10_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_10_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_10_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_10_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_10_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_10_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_10_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_10_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_10_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_11_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_11_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_11_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_11_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_11_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_11_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_11_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_11_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_11_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_12_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_12_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_12_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_12_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_12_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_12_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_12_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_12_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_12_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_13_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_13_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_13_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_13_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_13_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_13_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_13_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_13_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_13_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_14_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_14_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_14_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_14_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_14_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_14_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_14_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_14_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_14_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_15_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_15_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_15_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_15_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_15_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_15_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_15_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_15_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_15_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_2_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_2_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_2_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_3_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_3_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_3_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_4_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_4_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_4_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_5_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_5_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_5_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_6_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_6_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_6_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_7_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_7_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_7_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_7_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_8_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_8_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_8_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_8_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_8_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_8_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_8_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_8_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_8_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEINA_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEINB_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_bram_9_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_bram_9_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_9_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_9_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_bram_9_SBITERR_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_9_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_bram_9_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_bram_9_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_bram_9_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][0]_i_4 
       (.I0(memory_reg_bram_3_n_67),
        .I1(memory_reg_bram_2_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_67),
        .O(\IF_DE[IR][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][0]_i_5 
       (.I0(memory_reg_bram_7_n_67),
        .I1(memory_reg_bram_6_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_67),
        .O(\IF_DE[IR][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][0]_i_6 
       (.I0(memory_reg_bram_11_n_67),
        .I1(memory_reg_bram_10_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_67),
        .O(\IF_DE[IR][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][0]_i_7 
       (.I0(memory_reg_bram_15_n_67),
        .I1(memory_reg_bram_14_n_67),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_67),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_67),
        .O(\IF_DE[IR][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][10]_i_4 
       (.I0(memory_reg_bram_3_n_57),
        .I1(memory_reg_bram_2_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_57),
        .O(\IF_DE[IR][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][10]_i_5 
       (.I0(memory_reg_bram_7_n_57),
        .I1(memory_reg_bram_6_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_57),
        .O(\IF_DE[IR][10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][10]_i_6 
       (.I0(memory_reg_bram_11_n_57),
        .I1(memory_reg_bram_10_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_57),
        .O(\IF_DE[IR][10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][10]_i_7 
       (.I0(memory_reg_bram_15_n_57),
        .I1(memory_reg_bram_14_n_57),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_57),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_57),
        .O(\IF_DE[IR][10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][11]_i_4 
       (.I0(memory_reg_bram_3_n_56),
        .I1(memory_reg_bram_2_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_56),
        .O(\IF_DE[IR][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][11]_i_5 
       (.I0(memory_reg_bram_7_n_56),
        .I1(memory_reg_bram_6_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_56),
        .O(\IF_DE[IR][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][11]_i_6 
       (.I0(memory_reg_bram_11_n_56),
        .I1(memory_reg_bram_10_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_56),
        .O(\IF_DE[IR][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][11]_i_7 
       (.I0(memory_reg_bram_15_n_56),
        .I1(memory_reg_bram_14_n_56),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_56),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_56),
        .O(\IF_DE[IR][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][12]_i_4 
       (.I0(memory_reg_bram_3_n_55),
        .I1(memory_reg_bram_2_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_55),
        .O(\IF_DE[IR][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][12]_i_5 
       (.I0(memory_reg_bram_7_n_55),
        .I1(memory_reg_bram_6_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_55),
        .O(\IF_DE[IR][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][12]_i_6 
       (.I0(memory_reg_bram_11_n_55),
        .I1(memory_reg_bram_10_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_55),
        .O(\IF_DE[IR][12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][12]_i_7 
       (.I0(memory_reg_bram_15_n_55),
        .I1(memory_reg_bram_14_n_55),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_55),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_55),
        .O(\IF_DE[IR][12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][13]_i_4 
       (.I0(memory_reg_bram_3_n_54),
        .I1(memory_reg_bram_2_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_54),
        .O(\IF_DE[IR][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][13]_i_5 
       (.I0(memory_reg_bram_7_n_54),
        .I1(memory_reg_bram_6_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_54),
        .O(\IF_DE[IR][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][13]_i_6 
       (.I0(memory_reg_bram_11_n_54),
        .I1(memory_reg_bram_10_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_54),
        .O(\IF_DE[IR][13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][13]_i_7 
       (.I0(memory_reg_bram_15_n_54),
        .I1(memory_reg_bram_14_n_54),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_54),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_54),
        .O(\IF_DE[IR][13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][14]_i_4 
       (.I0(memory_reg_bram_3_n_53),
        .I1(memory_reg_bram_2_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_53),
        .O(\IF_DE[IR][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][14]_i_5 
       (.I0(memory_reg_bram_7_n_53),
        .I1(memory_reg_bram_6_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_53),
        .O(\IF_DE[IR][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][14]_i_6 
       (.I0(memory_reg_bram_11_n_53),
        .I1(memory_reg_bram_10_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_53),
        .O(\IF_DE[IR][14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][14]_i_7 
       (.I0(memory_reg_bram_15_n_53),
        .I1(memory_reg_bram_14_n_53),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_53),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_53),
        .O(\IF_DE[IR][14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][15]_i_4 
       (.I0(memory_reg_bram_3_n_52),
        .I1(memory_reg_bram_2_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_52),
        .O(\IF_DE[IR][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][15]_i_5 
       (.I0(memory_reg_bram_7_n_52),
        .I1(memory_reg_bram_6_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_52),
        .O(\IF_DE[IR][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][15]_i_6 
       (.I0(memory_reg_bram_11_n_52),
        .I1(memory_reg_bram_10_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_52),
        .O(\IF_DE[IR][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][15]_i_7 
       (.I0(memory_reg_bram_15_n_52),
        .I1(memory_reg_bram_14_n_52),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_52),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_52),
        .O(\IF_DE[IR][15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][16]_i_4 
       (.I0(memory_reg_bram_3_n_51),
        .I1(memory_reg_bram_2_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_51),
        .O(\IF_DE[IR][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][16]_i_5 
       (.I0(memory_reg_bram_7_n_51),
        .I1(memory_reg_bram_6_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_51),
        .O(\IF_DE[IR][16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][16]_i_6 
       (.I0(memory_reg_bram_11_n_51),
        .I1(memory_reg_bram_10_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_51),
        .O(\IF_DE[IR][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][16]_i_7 
       (.I0(memory_reg_bram_15_n_51),
        .I1(memory_reg_bram_14_n_51),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_51),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_51),
        .O(\IF_DE[IR][16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][17]_i_4 
       (.I0(memory_reg_bram_3_n_50),
        .I1(memory_reg_bram_2_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_50),
        .O(\IF_DE[IR][17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][17]_i_5 
       (.I0(memory_reg_bram_7_n_50),
        .I1(memory_reg_bram_6_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_50),
        .O(\IF_DE[IR][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][17]_i_6 
       (.I0(memory_reg_bram_11_n_50),
        .I1(memory_reg_bram_10_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_50),
        .O(\IF_DE[IR][17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][17]_i_7 
       (.I0(memory_reg_bram_15_n_50),
        .I1(memory_reg_bram_14_n_50),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_50),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_50),
        .O(\IF_DE[IR][17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][18]_i_4 
       (.I0(memory_reg_bram_3_n_49),
        .I1(memory_reg_bram_2_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_49),
        .O(\IF_DE[IR][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][18]_i_5 
       (.I0(memory_reg_bram_7_n_49),
        .I1(memory_reg_bram_6_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_49),
        .O(\IF_DE[IR][18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][18]_i_6 
       (.I0(memory_reg_bram_11_n_49),
        .I1(memory_reg_bram_10_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_49),
        .O(\IF_DE[IR][18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][18]_i_7 
       (.I0(memory_reg_bram_15_n_49),
        .I1(memory_reg_bram_14_n_49),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_49),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_49),
        .O(\IF_DE[IR][18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][19]_i_4 
       (.I0(memory_reg_bram_3_n_48),
        .I1(memory_reg_bram_2_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_48),
        .O(\IF_DE[IR][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][19]_i_5 
       (.I0(memory_reg_bram_7_n_48),
        .I1(memory_reg_bram_6_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_48),
        .O(\IF_DE[IR][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][19]_i_6 
       (.I0(memory_reg_bram_11_n_48),
        .I1(memory_reg_bram_10_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_48),
        .O(\IF_DE[IR][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][19]_i_7 
       (.I0(memory_reg_bram_15_n_48),
        .I1(memory_reg_bram_14_n_48),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_48),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_48),
        .O(\IF_DE[IR][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][1]_i_4 
       (.I0(memory_reg_bram_3_n_66),
        .I1(memory_reg_bram_2_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_66),
        .O(\IF_DE[IR][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][1]_i_5 
       (.I0(memory_reg_bram_7_n_66),
        .I1(memory_reg_bram_6_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_66),
        .O(\IF_DE[IR][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][1]_i_6 
       (.I0(memory_reg_bram_11_n_66),
        .I1(memory_reg_bram_10_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_66),
        .O(\IF_DE[IR][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][1]_i_7 
       (.I0(memory_reg_bram_15_n_66),
        .I1(memory_reg_bram_14_n_66),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_66),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_66),
        .O(\IF_DE[IR][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][20]_i_4 
       (.I0(memory_reg_bram_3_n_47),
        .I1(memory_reg_bram_2_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_47),
        .O(\IF_DE[IR][20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][20]_i_5 
       (.I0(memory_reg_bram_7_n_47),
        .I1(memory_reg_bram_6_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_47),
        .O(\IF_DE[IR][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][20]_i_6 
       (.I0(memory_reg_bram_11_n_47),
        .I1(memory_reg_bram_10_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_47),
        .O(\IF_DE[IR][20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][20]_i_7 
       (.I0(memory_reg_bram_15_n_47),
        .I1(memory_reg_bram_14_n_47),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_47),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_47),
        .O(\IF_DE[IR][20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][21]_i_4 
       (.I0(memory_reg_bram_3_n_46),
        .I1(memory_reg_bram_2_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_46),
        .O(\IF_DE[IR][21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][21]_i_5 
       (.I0(memory_reg_bram_7_n_46),
        .I1(memory_reg_bram_6_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_46),
        .O(\IF_DE[IR][21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][21]_i_6 
       (.I0(memory_reg_bram_11_n_46),
        .I1(memory_reg_bram_10_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_46),
        .O(\IF_DE[IR][21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][21]_i_7 
       (.I0(memory_reg_bram_15_n_46),
        .I1(memory_reg_bram_14_n_46),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_46),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_46),
        .O(\IF_DE[IR][21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][22]_i_4 
       (.I0(memory_reg_bram_3_n_45),
        .I1(memory_reg_bram_2_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_45),
        .O(\IF_DE[IR][22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][22]_i_5 
       (.I0(memory_reg_bram_7_n_45),
        .I1(memory_reg_bram_6_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_45),
        .O(\IF_DE[IR][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][22]_i_6 
       (.I0(memory_reg_bram_11_n_45),
        .I1(memory_reg_bram_10_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_45),
        .O(\IF_DE[IR][22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][22]_i_7 
       (.I0(memory_reg_bram_15_n_45),
        .I1(memory_reg_bram_14_n_45),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_45),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_45),
        .O(\IF_DE[IR][22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][23]_i_4 
       (.I0(memory_reg_bram_3_n_44),
        .I1(memory_reg_bram_2_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_44),
        .O(\IF_DE[IR][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][23]_i_5 
       (.I0(memory_reg_bram_7_n_44),
        .I1(memory_reg_bram_6_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_44),
        .O(\IF_DE[IR][23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][23]_i_6 
       (.I0(memory_reg_bram_11_n_44),
        .I1(memory_reg_bram_10_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_44),
        .O(\IF_DE[IR][23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][23]_i_7 
       (.I0(memory_reg_bram_15_n_44),
        .I1(memory_reg_bram_14_n_44),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_44),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_44),
        .O(\IF_DE[IR][23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][24]_i_4 
       (.I0(memory_reg_bram_3_n_43),
        .I1(memory_reg_bram_2_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_43),
        .O(\IF_DE[IR][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][24]_i_5 
       (.I0(memory_reg_bram_7_n_43),
        .I1(memory_reg_bram_6_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_43),
        .O(\IF_DE[IR][24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][24]_i_6 
       (.I0(memory_reg_bram_11_n_43),
        .I1(memory_reg_bram_10_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_43),
        .O(\IF_DE[IR][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][24]_i_7 
       (.I0(memory_reg_bram_15_n_43),
        .I1(memory_reg_bram_14_n_43),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_43),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_43),
        .O(\IF_DE[IR][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][25]_i_4 
       (.I0(memory_reg_bram_3_n_42),
        .I1(memory_reg_bram_2_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_42),
        .O(\IF_DE[IR][25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][25]_i_5 
       (.I0(memory_reg_bram_7_n_42),
        .I1(memory_reg_bram_6_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_42),
        .O(\IF_DE[IR][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][25]_i_6 
       (.I0(memory_reg_bram_11_n_42),
        .I1(memory_reg_bram_10_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_42),
        .O(\IF_DE[IR][25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][25]_i_7 
       (.I0(memory_reg_bram_15_n_42),
        .I1(memory_reg_bram_14_n_42),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_42),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_42),
        .O(\IF_DE[IR][25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][26]_i_4 
       (.I0(memory_reg_bram_3_n_41),
        .I1(memory_reg_bram_2_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_41),
        .O(\IF_DE[IR][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][26]_i_5 
       (.I0(memory_reg_bram_7_n_41),
        .I1(memory_reg_bram_6_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_41),
        .O(\IF_DE[IR][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][26]_i_6 
       (.I0(memory_reg_bram_11_n_41),
        .I1(memory_reg_bram_10_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_41),
        .O(\IF_DE[IR][26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][26]_i_7 
       (.I0(memory_reg_bram_15_n_41),
        .I1(memory_reg_bram_14_n_41),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_41),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_41),
        .O(\IF_DE[IR][26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][27]_i_4 
       (.I0(memory_reg_bram_3_n_40),
        .I1(memory_reg_bram_2_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_40),
        .O(\IF_DE[IR][27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][27]_i_5 
       (.I0(memory_reg_bram_7_n_40),
        .I1(memory_reg_bram_6_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_40),
        .O(\IF_DE[IR][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][27]_i_6 
       (.I0(memory_reg_bram_11_n_40),
        .I1(memory_reg_bram_10_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_40),
        .O(\IF_DE[IR][27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][27]_i_7 
       (.I0(memory_reg_bram_15_n_40),
        .I1(memory_reg_bram_14_n_40),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_40),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_40),
        .O(\IF_DE[IR][27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][28]_i_4 
       (.I0(memory_reg_bram_3_n_39),
        .I1(memory_reg_bram_2_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_39),
        .O(\IF_DE[IR][28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][28]_i_5 
       (.I0(memory_reg_bram_7_n_39),
        .I1(memory_reg_bram_6_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_39),
        .O(\IF_DE[IR][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][28]_i_6 
       (.I0(memory_reg_bram_11_n_39),
        .I1(memory_reg_bram_10_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_39),
        .O(\IF_DE[IR][28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][28]_i_7 
       (.I0(memory_reg_bram_15_n_39),
        .I1(memory_reg_bram_14_n_39),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_39),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_39),
        .O(\IF_DE[IR][28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][29]_i_4 
       (.I0(memory_reg_bram_3_n_38),
        .I1(memory_reg_bram_2_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_38),
        .O(\IF_DE[IR][29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][29]_i_5 
       (.I0(memory_reg_bram_7_n_38),
        .I1(memory_reg_bram_6_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_38),
        .O(\IF_DE[IR][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][29]_i_6 
       (.I0(memory_reg_bram_11_n_38),
        .I1(memory_reg_bram_10_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_38),
        .O(\IF_DE[IR][29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][29]_i_7 
       (.I0(memory_reg_bram_15_n_38),
        .I1(memory_reg_bram_14_n_38),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_38),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_38),
        .O(\IF_DE[IR][29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][2]_i_4 
       (.I0(memory_reg_bram_3_n_65),
        .I1(memory_reg_bram_2_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_65),
        .O(\IF_DE[IR][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][2]_i_5 
       (.I0(memory_reg_bram_7_n_65),
        .I1(memory_reg_bram_6_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_65),
        .O(\IF_DE[IR][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][2]_i_6 
       (.I0(memory_reg_bram_11_n_65),
        .I1(memory_reg_bram_10_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_65),
        .O(\IF_DE[IR][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][2]_i_7 
       (.I0(memory_reg_bram_15_n_65),
        .I1(memory_reg_bram_14_n_65),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_65),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_65),
        .O(\IF_DE[IR][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][30]_i_4 
       (.I0(memory_reg_bram_3_n_37),
        .I1(memory_reg_bram_2_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_37),
        .O(\IF_DE[IR][30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][30]_i_5 
       (.I0(memory_reg_bram_7_n_37),
        .I1(memory_reg_bram_6_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_37),
        .O(\IF_DE[IR][30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][30]_i_6 
       (.I0(memory_reg_bram_11_n_37),
        .I1(memory_reg_bram_10_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_37),
        .O(\IF_DE[IR][30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][30]_i_7 
       (.I0(memory_reg_bram_15_n_37),
        .I1(memory_reg_bram_14_n_37),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_37),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_37),
        .O(\IF_DE[IR][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][31]_i_13 
       (.I0(memory_reg_bram_3_n_36),
        .I1(memory_reg_bram_2_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_36),
        .O(\IF_DE[IR][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][31]_i_14 
       (.I0(memory_reg_bram_7_n_36),
        .I1(memory_reg_bram_6_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_36),
        .O(\IF_DE[IR][31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][31]_i_15 
       (.I0(memory_reg_bram_11_n_36),
        .I1(memory_reg_bram_10_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_36),
        .O(\IF_DE[IR][31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][31]_i_16 
       (.I0(memory_reg_bram_15_n_36),
        .I1(memory_reg_bram_14_n_36),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_36),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_36),
        .O(\IF_DE[IR][31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][3]_i_4 
       (.I0(memory_reg_bram_3_n_64),
        .I1(memory_reg_bram_2_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_64),
        .O(\IF_DE[IR][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][3]_i_5 
       (.I0(memory_reg_bram_7_n_64),
        .I1(memory_reg_bram_6_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_64),
        .O(\IF_DE[IR][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][3]_i_6 
       (.I0(memory_reg_bram_11_n_64),
        .I1(memory_reg_bram_10_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_64),
        .O(\IF_DE[IR][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][3]_i_7 
       (.I0(memory_reg_bram_15_n_64),
        .I1(memory_reg_bram_14_n_64),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_64),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_64),
        .O(\IF_DE[IR][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][4]_i_4 
       (.I0(memory_reg_bram_3_n_63),
        .I1(memory_reg_bram_2_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_63),
        .O(\IF_DE[IR][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][4]_i_5 
       (.I0(memory_reg_bram_7_n_63),
        .I1(memory_reg_bram_6_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_63),
        .O(\IF_DE[IR][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][4]_i_6 
       (.I0(memory_reg_bram_11_n_63),
        .I1(memory_reg_bram_10_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_63),
        .O(\IF_DE[IR][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][4]_i_7 
       (.I0(memory_reg_bram_15_n_63),
        .I1(memory_reg_bram_14_n_63),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_63),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_63),
        .O(\IF_DE[IR][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][5]_i_4 
       (.I0(memory_reg_bram_3_n_62),
        .I1(memory_reg_bram_2_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_62),
        .O(\IF_DE[IR][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][5]_i_5 
       (.I0(memory_reg_bram_7_n_62),
        .I1(memory_reg_bram_6_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_62),
        .O(\IF_DE[IR][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][5]_i_6 
       (.I0(memory_reg_bram_11_n_62),
        .I1(memory_reg_bram_10_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_62),
        .O(\IF_DE[IR][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][5]_i_7 
       (.I0(memory_reg_bram_15_n_62),
        .I1(memory_reg_bram_14_n_62),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_62),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_62),
        .O(\IF_DE[IR][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][6]_i_4 
       (.I0(memory_reg_bram_3_n_61),
        .I1(memory_reg_bram_2_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_61),
        .O(\IF_DE[IR][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][6]_i_5 
       (.I0(memory_reg_bram_7_n_61),
        .I1(memory_reg_bram_6_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_61),
        .O(\IF_DE[IR][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][6]_i_6 
       (.I0(memory_reg_bram_11_n_61),
        .I1(memory_reg_bram_10_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_61),
        .O(\IF_DE[IR][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][6]_i_7 
       (.I0(memory_reg_bram_15_n_61),
        .I1(memory_reg_bram_14_n_61),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_61),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_61),
        .O(\IF_DE[IR][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][7]_i_4 
       (.I0(memory_reg_bram_3_n_60),
        .I1(memory_reg_bram_2_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_60),
        .O(\IF_DE[IR][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][7]_i_5 
       (.I0(memory_reg_bram_7_n_60),
        .I1(memory_reg_bram_6_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_60),
        .O(\IF_DE[IR][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][7]_i_6 
       (.I0(memory_reg_bram_11_n_60),
        .I1(memory_reg_bram_10_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_60),
        .O(\IF_DE[IR][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][7]_i_7 
       (.I0(memory_reg_bram_15_n_60),
        .I1(memory_reg_bram_14_n_60),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_60),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_60),
        .O(\IF_DE[IR][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][8]_i_4 
       (.I0(memory_reg_bram_3_n_59),
        .I1(memory_reg_bram_2_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_59),
        .O(\IF_DE[IR][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][8]_i_5 
       (.I0(memory_reg_bram_7_n_59),
        .I1(memory_reg_bram_6_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_59),
        .O(\IF_DE[IR][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][8]_i_6 
       (.I0(memory_reg_bram_11_n_59),
        .I1(memory_reg_bram_10_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_59),
        .O(\IF_DE[IR][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][8]_i_7 
       (.I0(memory_reg_bram_15_n_59),
        .I1(memory_reg_bram_14_n_59),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_59),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_59),
        .O(\IF_DE[IR][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][9]_i_4 
       (.I0(memory_reg_bram_3_n_58),
        .I1(memory_reg_bram_2_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_1_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_0_n_58),
        .O(\IF_DE[IR][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][9]_i_5 
       (.I0(memory_reg_bram_7_n_58),
        .I1(memory_reg_bram_6_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_5_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_4_n_58),
        .O(\IF_DE[IR][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][9]_i_6 
       (.I0(memory_reg_bram_11_n_58),
        .I1(memory_reg_bram_10_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_9_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_8_n_58),
        .O(\IF_DE[IR][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \IF_DE[IR][9]_i_7 
       (.I0(memory_reg_bram_15_n_58),
        .I1(memory_reg_bram_14_n_58),
        .I2(memory_reg_mux_sel_b_pos_2_n_0),
        .I3(memory_reg_bram_13_n_58),
        .I4(memory_reg_mux_sel_b_pos_3_n_0),
        .I5(memory_reg_bram_12_n_58),
        .O(\IF_DE[IR][9]_i_7_n_0 ));
  MUXF8 \IF_DE_reg[IR][0]_i_1 
       (.I0(\IF_DE_reg[IR][0]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][0]_i_3_n_0 ),
        .O(IR[0]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][0]_i_2 
       (.I0(\IF_DE[IR][0]_i_4_n_0 ),
        .I1(\IF_DE[IR][0]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][0]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][0]_i_3 
       (.I0(\IF_DE[IR][0]_i_6_n_0 ),
        .I1(\IF_DE[IR][0]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][0]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][10]_i_1 
       (.I0(\IF_DE_reg[IR][10]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][10]_i_3_n_0 ),
        .O(IR[10]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][10]_i_2 
       (.I0(\IF_DE[IR][10]_i_4_n_0 ),
        .I1(\IF_DE[IR][10]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][10]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][10]_i_3 
       (.I0(\IF_DE[IR][10]_i_6_n_0 ),
        .I1(\IF_DE[IR][10]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][10]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][11]_i_1 
       (.I0(\IF_DE_reg[IR][11]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][11]_i_3_n_0 ),
        .O(IR[11]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][11]_i_2 
       (.I0(\IF_DE[IR][11]_i_4_n_0 ),
        .I1(\IF_DE[IR][11]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][11]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][11]_i_3 
       (.I0(\IF_DE[IR][11]_i_6_n_0 ),
        .I1(\IF_DE[IR][11]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][11]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][12]_i_1 
       (.I0(\IF_DE_reg[IR][12]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][12]_i_3_n_0 ),
        .O(IR[12]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][12]_i_2 
       (.I0(\IF_DE[IR][12]_i_4_n_0 ),
        .I1(\IF_DE[IR][12]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][12]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][12]_i_3 
       (.I0(\IF_DE[IR][12]_i_6_n_0 ),
        .I1(\IF_DE[IR][12]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][12]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][13]_i_1 
       (.I0(\IF_DE_reg[IR][13]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][13]_i_3_n_0 ),
        .O(IR[13]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][13]_i_2 
       (.I0(\IF_DE[IR][13]_i_4_n_0 ),
        .I1(\IF_DE[IR][13]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][13]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][13]_i_3 
       (.I0(\IF_DE[IR][13]_i_6_n_0 ),
        .I1(\IF_DE[IR][13]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][13]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][14]_i_1 
       (.I0(\IF_DE_reg[IR][14]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][14]_i_3_n_0 ),
        .O(IR[14]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][14]_i_2 
       (.I0(\IF_DE[IR][14]_i_4_n_0 ),
        .I1(\IF_DE[IR][14]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][14]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][14]_i_3 
       (.I0(\IF_DE[IR][14]_i_6_n_0 ),
        .I1(\IF_DE[IR][14]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][14]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][15]_i_1 
       (.I0(\IF_DE_reg[IR][15]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][15]_i_3_n_0 ),
        .O(IR[15]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][15]_i_2 
       (.I0(\IF_DE[IR][15]_i_4_n_0 ),
        .I1(\IF_DE[IR][15]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][15]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][15]_i_3 
       (.I0(\IF_DE[IR][15]_i_6_n_0 ),
        .I1(\IF_DE[IR][15]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][15]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][16]_i_1 
       (.I0(\IF_DE_reg[IR][16]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][16]_i_3_n_0 ),
        .O(IR[16]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][16]_i_2 
       (.I0(\IF_DE[IR][16]_i_4_n_0 ),
        .I1(\IF_DE[IR][16]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][16]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][16]_i_3 
       (.I0(\IF_DE[IR][16]_i_6_n_0 ),
        .I1(\IF_DE[IR][16]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][16]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][17]_i_1 
       (.I0(\IF_DE_reg[IR][17]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][17]_i_3_n_0 ),
        .O(IR[17]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][17]_i_2 
       (.I0(\IF_DE[IR][17]_i_4_n_0 ),
        .I1(\IF_DE[IR][17]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][17]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][17]_i_3 
       (.I0(\IF_DE[IR][17]_i_6_n_0 ),
        .I1(\IF_DE[IR][17]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][17]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][18]_i_1 
       (.I0(\IF_DE_reg[IR][18]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][18]_i_3_n_0 ),
        .O(IR[18]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][18]_i_2 
       (.I0(\IF_DE[IR][18]_i_4_n_0 ),
        .I1(\IF_DE[IR][18]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][18]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][18]_i_3 
       (.I0(\IF_DE[IR][18]_i_6_n_0 ),
        .I1(\IF_DE[IR][18]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][18]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][19]_i_1 
       (.I0(\IF_DE_reg[IR][19]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][19]_i_3_n_0 ),
        .O(IR[19]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][19]_i_2 
       (.I0(\IF_DE[IR][19]_i_4_n_0 ),
        .I1(\IF_DE[IR][19]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][19]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][19]_i_3 
       (.I0(\IF_DE[IR][19]_i_6_n_0 ),
        .I1(\IF_DE[IR][19]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][19]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][1]_i_1 
       (.I0(\IF_DE_reg[IR][1]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][1]_i_3_n_0 ),
        .O(IR[1]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][1]_i_2 
       (.I0(\IF_DE[IR][1]_i_4_n_0 ),
        .I1(\IF_DE[IR][1]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][1]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][1]_i_3 
       (.I0(\IF_DE[IR][1]_i_6_n_0 ),
        .I1(\IF_DE[IR][1]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][1]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][20]_i_1 
       (.I0(\IF_DE_reg[IR][20]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][20]_i_3_n_0 ),
        .O(IR[20]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][20]_i_2 
       (.I0(\IF_DE[IR][20]_i_4_n_0 ),
        .I1(\IF_DE[IR][20]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][20]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][20]_i_3 
       (.I0(\IF_DE[IR][20]_i_6_n_0 ),
        .I1(\IF_DE[IR][20]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][20]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][21]_i_1 
       (.I0(\IF_DE_reg[IR][21]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][21]_i_3_n_0 ),
        .O(IR[21]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][21]_i_2 
       (.I0(\IF_DE[IR][21]_i_4_n_0 ),
        .I1(\IF_DE[IR][21]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][21]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][21]_i_3 
       (.I0(\IF_DE[IR][21]_i_6_n_0 ),
        .I1(\IF_DE[IR][21]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][21]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][22]_i_1 
       (.I0(\IF_DE_reg[IR][22]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][22]_i_3_n_0 ),
        .O(IR[22]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][22]_i_2 
       (.I0(\IF_DE[IR][22]_i_4_n_0 ),
        .I1(\IF_DE[IR][22]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][22]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][22]_i_3 
       (.I0(\IF_DE[IR][22]_i_6_n_0 ),
        .I1(\IF_DE[IR][22]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][22]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][23]_i_1 
       (.I0(\IF_DE_reg[IR][23]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][23]_i_3_n_0 ),
        .O(IR[23]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][23]_i_2 
       (.I0(\IF_DE[IR][23]_i_4_n_0 ),
        .I1(\IF_DE[IR][23]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][23]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][23]_i_3 
       (.I0(\IF_DE[IR][23]_i_6_n_0 ),
        .I1(\IF_DE[IR][23]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][23]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][24]_i_1 
       (.I0(\IF_DE_reg[IR][24]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][24]_i_3_n_0 ),
        .O(IR[24]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][24]_i_2 
       (.I0(\IF_DE[IR][24]_i_4_n_0 ),
        .I1(\IF_DE[IR][24]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][24]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][24]_i_3 
       (.I0(\IF_DE[IR][24]_i_6_n_0 ),
        .I1(\IF_DE[IR][24]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][24]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][25]_i_1 
       (.I0(\IF_DE_reg[IR][25]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][25]_i_3_n_0 ),
        .O(IR[25]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][25]_i_2 
       (.I0(\IF_DE[IR][25]_i_4_n_0 ),
        .I1(\IF_DE[IR][25]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][25]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][25]_i_3 
       (.I0(\IF_DE[IR][25]_i_6_n_0 ),
        .I1(\IF_DE[IR][25]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][25]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][26]_i_1 
       (.I0(\IF_DE_reg[IR][26]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][26]_i_3_n_0 ),
        .O(IR[26]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][26]_i_2 
       (.I0(\IF_DE[IR][26]_i_4_n_0 ),
        .I1(\IF_DE[IR][26]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][26]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][26]_i_3 
       (.I0(\IF_DE[IR][26]_i_6_n_0 ),
        .I1(\IF_DE[IR][26]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][26]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][27]_i_1 
       (.I0(\IF_DE_reg[IR][27]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][27]_i_3_n_0 ),
        .O(IR[27]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][27]_i_2 
       (.I0(\IF_DE[IR][27]_i_4_n_0 ),
        .I1(\IF_DE[IR][27]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][27]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][27]_i_3 
       (.I0(\IF_DE[IR][27]_i_6_n_0 ),
        .I1(\IF_DE[IR][27]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][27]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][28]_i_1 
       (.I0(\IF_DE_reg[IR][28]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][28]_i_3_n_0 ),
        .O(IR[28]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][28]_i_2 
       (.I0(\IF_DE[IR][28]_i_4_n_0 ),
        .I1(\IF_DE[IR][28]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][28]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][28]_i_3 
       (.I0(\IF_DE[IR][28]_i_6_n_0 ),
        .I1(\IF_DE[IR][28]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][28]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][29]_i_1 
       (.I0(\IF_DE_reg[IR][29]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][29]_i_3_n_0 ),
        .O(IR[29]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][29]_i_2 
       (.I0(\IF_DE[IR][29]_i_4_n_0 ),
        .I1(\IF_DE[IR][29]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][29]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][29]_i_3 
       (.I0(\IF_DE[IR][29]_i_6_n_0 ),
        .I1(\IF_DE[IR][29]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][29]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][2]_i_1 
       (.I0(\IF_DE_reg[IR][2]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][2]_i_3_n_0 ),
        .O(IR[2]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][2]_i_2 
       (.I0(\IF_DE[IR][2]_i_4_n_0 ),
        .I1(\IF_DE[IR][2]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][2]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][2]_i_3 
       (.I0(\IF_DE[IR][2]_i_6_n_0 ),
        .I1(\IF_DE[IR][2]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][2]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][30]_i_1 
       (.I0(\IF_DE_reg[IR][30]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][30]_i_3_n_0 ),
        .O(IR[30]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][30]_i_2 
       (.I0(\IF_DE[IR][30]_i_4_n_0 ),
        .I1(\IF_DE[IR][30]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][30]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][30]_i_3 
       (.I0(\IF_DE[IR][30]_i_6_n_0 ),
        .I1(\IF_DE[IR][30]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][30]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][31]_i_3 
       (.I0(\IF_DE_reg[IR][31]_i_6_n_0 ),
        .I1(\IF_DE_reg[IR][31]_i_7_n_0 ),
        .O(IR[31]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][31]_i_6 
       (.I0(\IF_DE[IR][31]_i_13_n_0 ),
        .I1(\IF_DE[IR][31]_i_14_n_0 ),
        .O(\IF_DE_reg[IR][31]_i_6_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][31]_i_7 
       (.I0(\IF_DE[IR][31]_i_15_n_0 ),
        .I1(\IF_DE[IR][31]_i_16_n_0 ),
        .O(\IF_DE_reg[IR][31]_i_7_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][3]_i_1 
       (.I0(\IF_DE_reg[IR][3]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][3]_i_3_n_0 ),
        .O(IR[3]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][3]_i_2 
       (.I0(\IF_DE[IR][3]_i_4_n_0 ),
        .I1(\IF_DE[IR][3]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][3]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][3]_i_3 
       (.I0(\IF_DE[IR][3]_i_6_n_0 ),
        .I1(\IF_DE[IR][3]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][3]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][4]_i_1 
       (.I0(\IF_DE_reg[IR][4]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][4]_i_3_n_0 ),
        .O(IR[4]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][4]_i_2 
       (.I0(\IF_DE[IR][4]_i_4_n_0 ),
        .I1(\IF_DE[IR][4]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][4]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][4]_i_3 
       (.I0(\IF_DE[IR][4]_i_6_n_0 ),
        .I1(\IF_DE[IR][4]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][4]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][5]_i_1 
       (.I0(\IF_DE_reg[IR][5]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][5]_i_3_n_0 ),
        .O(IR[5]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][5]_i_2 
       (.I0(\IF_DE[IR][5]_i_4_n_0 ),
        .I1(\IF_DE[IR][5]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][5]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][5]_i_3 
       (.I0(\IF_DE[IR][5]_i_6_n_0 ),
        .I1(\IF_DE[IR][5]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][5]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][6]_i_1 
       (.I0(\IF_DE_reg[IR][6]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][6]_i_3_n_0 ),
        .O(IR[6]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][6]_i_2 
       (.I0(\IF_DE[IR][6]_i_4_n_0 ),
        .I1(\IF_DE[IR][6]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][6]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][6]_i_3 
       (.I0(\IF_DE[IR][6]_i_6_n_0 ),
        .I1(\IF_DE[IR][6]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][6]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][7]_i_1 
       (.I0(\IF_DE_reg[IR][7]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][7]_i_3_n_0 ),
        .O(IR[7]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][7]_i_2 
       (.I0(\IF_DE[IR][7]_i_4_n_0 ),
        .I1(\IF_DE[IR][7]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][7]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][7]_i_3 
       (.I0(\IF_DE[IR][7]_i_6_n_0 ),
        .I1(\IF_DE[IR][7]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][7]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][8]_i_1 
       (.I0(\IF_DE_reg[IR][8]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][8]_i_3_n_0 ),
        .O(IR[8]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][8]_i_2 
       (.I0(\IF_DE[IR][8]_i_4_n_0 ),
        .I1(\IF_DE[IR][8]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][8]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][8]_i_3 
       (.I0(\IF_DE[IR][8]_i_6_n_0 ),
        .I1(\IF_DE[IR][8]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][8]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF8 \IF_DE_reg[IR][9]_i_1 
       (.I0(\IF_DE_reg[IR][9]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR][9]_i_3_n_0 ),
        .O(IR[9]),
        .S(memory_reg_mux_sel_b_pos_0_n_0));
  MUXF7 \IF_DE_reg[IR][9]_i_2 
       (.I0(\IF_DE[IR][9]_i_4_n_0 ),
        .I1(\IF_DE[IR][9]_i_5_n_0 ),
        .O(\IF_DE_reg[IR][9]_i_2_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  MUXF7 \IF_DE_reg[IR][9]_i_3 
       (.I0(\IF_DE[IR][9]_i_6_n_0 ),
        .I1(\IF_DE[IR][9]_i_7_n_0 ),
        .O(\IF_DE_reg[IR][9]_i_3_n_0 ),
        .S(memory_reg_mux_sel_b_pos_1_n_0));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \MEM_WB[memRead_data][0]_i_1 
       (.I0(ioBuffer[0]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .I2(\MEM_WB[memRead_data][0]_i_2_n_0 ),
        .I3(\MEM_WB[memRead_data][0]_i_3_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][0]_i_10 
       (.I0(memory_reg_bram_11_n_35),
        .I1(memory_reg_bram_10_n_35),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_35),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_35),
        .O(\MEM_WB[memRead_data][0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][0]_i_11 
       (.I0(memory_reg_bram_15_n_35),
        .I1(memory_reg_bram_14_n_35),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_35),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_35),
        .O(\MEM_WB[memRead_data][0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \MEM_WB[memRead_data][0]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_25),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][0] ),
        .I3(\MEM_WB_reg[memRead_data][0]_0 ),
        .I4(p_5_in[0]),
        .I5(\MEM_WB_reg[memRead_data][0]_1 ),
        .O(\MEM_WB[memRead_data][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CAA00000000)) 
    \MEM_WB[memRead_data][0]_i_3 
       (.I0(p_6_in[0]),
        .I1(p_7_in[0]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(Q[1]),
        .O(\MEM_WB[memRead_data][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][0]_i_8 
       (.I0(memory_reg_bram_3_n_35),
        .I1(memory_reg_bram_2_n_35),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_35),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_35),
        .O(\MEM_WB[memRead_data][0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][0]_i_9 
       (.I0(memory_reg_bram_7_n_35),
        .I1(memory_reg_bram_6_n_35),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_35),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_35),
        .O(\MEM_WB[memRead_data][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \MEM_WB[memRead_data][10]_i_1 
       (.I0(\MEM_WB[memRead_data][10]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][10]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][14]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][8] ),
        .I4(\MEM_WB[memRead_data][10]_i_4_n_0 ),
        .I5(\MEM_WB[memRead_data][10]_i_5_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][10]_i_11 
       (.I0(memory_reg_bram_3_n_25),
        .I1(memory_reg_bram_2_n_25),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_25),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_25),
        .O(\MEM_WB[memRead_data][10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][10]_i_12 
       (.I0(memory_reg_bram_7_n_25),
        .I1(memory_reg_bram_6_n_25),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_25),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_25),
        .O(\MEM_WB[memRead_data][10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][10]_i_13 
       (.I0(memory_reg_bram_11_n_25),
        .I1(memory_reg_bram_10_n_25),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_25),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_25),
        .O(\MEM_WB[memRead_data][10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][10]_i_14 
       (.I0(memory_reg_bram_15_n_25),
        .I1(memory_reg_bram_14_n_25),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_25),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_25),
        .O(\MEM_WB[memRead_data][10]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h05100000)) 
    \MEM_WB[memRead_data][10]_i_2 
       (.I0(Q[1]),
        .I1(\MEM_WB_reg[memRead_data][31]_1 ),
        .I2(memory_reg_bram_0_2[1]),
        .I3(memory_reg_bram_0_2[0]),
        .I4(p_5_in[2]),
        .O(\MEM_WB[memRead_data][10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \MEM_WB[memRead_data][10]_i_3 
       (.I0(memory_reg_bram_0_2[0]),
        .I1(Q[1]),
        .I2(memory_reg_bram_0_2[1]),
        .I3(p_7_in[2]),
        .O(\MEM_WB[memRead_data][10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[memRead_data][10]_i_4 
       (.I0(ioBuffer[10]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .O(\MEM_WB[memRead_data][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \MEM_WB[memRead_data][10]_i_5 
       (.I0(p_6_in[2]),
        .I1(\MEM_WB_reg[memRead_data][8]_0 ),
        .I2(\MEM_WB_reg[memRead_data][31]_1 ),
        .I3(\MEM_WB_reg[memRead_data][8]_1 ),
        .I4(\MEM_WB[memRead_data][31]_i_12_n_0 ),
        .I5(\MEM_WB_reg[memRead_data][8]_2 ),
        .O(\MEM_WB[memRead_data][10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][10]_i_6 
       (.I0(memory_reg_mux_sel_a_pos_0_3),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB[memRead_data][2]_i_2_0 ),
        .O(p_5_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \MEM_WB[memRead_data][11]_i_1 
       (.I0(\MEM_WB[memRead_data][11]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][11]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][14]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][8] ),
        .I4(\MEM_WB[memRead_data][11]_i_4_n_0 ),
        .I5(\MEM_WB[memRead_data][11]_i_5_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][11]_i_11 
       (.I0(memory_reg_bram_3_n_24),
        .I1(memory_reg_bram_2_n_24),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_24),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_24),
        .O(\MEM_WB[memRead_data][11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][11]_i_12 
       (.I0(memory_reg_bram_7_n_24),
        .I1(memory_reg_bram_6_n_24),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_24),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_24),
        .O(\MEM_WB[memRead_data][11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][11]_i_13 
       (.I0(memory_reg_bram_11_n_24),
        .I1(memory_reg_bram_10_n_24),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_24),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_24),
        .O(\MEM_WB[memRead_data][11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][11]_i_14 
       (.I0(memory_reg_bram_15_n_24),
        .I1(memory_reg_bram_14_n_24),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_24),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_24),
        .O(\MEM_WB[memRead_data][11]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h05100000)) 
    \MEM_WB[memRead_data][11]_i_2 
       (.I0(Q[1]),
        .I1(\MEM_WB_reg[memRead_data][31]_1 ),
        .I2(memory_reg_bram_0_2[1]),
        .I3(memory_reg_bram_0_2[0]),
        .I4(p_5_in[3]),
        .O(\MEM_WB[memRead_data][11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \MEM_WB[memRead_data][11]_i_3 
       (.I0(memory_reg_bram_0_2[0]),
        .I1(Q[1]),
        .I2(memory_reg_bram_0_2[1]),
        .I3(p_7_in[3]),
        .O(\MEM_WB[memRead_data][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[memRead_data][11]_i_4 
       (.I0(ioBuffer[11]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .O(\MEM_WB[memRead_data][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \MEM_WB[memRead_data][11]_i_5 
       (.I0(p_6_in[3]),
        .I1(\MEM_WB_reg[memRead_data][8]_0 ),
        .I2(\MEM_WB_reg[memRead_data][31]_1 ),
        .I3(\MEM_WB_reg[memRead_data][8]_1 ),
        .I4(\MEM_WB[memRead_data][31]_i_12_n_0 ),
        .I5(\MEM_WB_reg[memRead_data][8]_2 ),
        .O(\MEM_WB[memRead_data][11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][11]_i_6 
       (.I0(memory_reg_mux_sel_a_pos_0_4),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB[memRead_data][3]_i_2_0 ),
        .O(p_5_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \MEM_WB[memRead_data][12]_i_1 
       (.I0(\MEM_WB[memRead_data][12]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][12]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][14]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][8] ),
        .I4(\MEM_WB[memRead_data][12]_i_4_n_0 ),
        .I5(\MEM_WB[memRead_data][12]_i_5_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][12]_i_11 
       (.I0(memory_reg_bram_3_n_23),
        .I1(memory_reg_bram_2_n_23),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_23),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_23),
        .O(\MEM_WB[memRead_data][12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][12]_i_12 
       (.I0(memory_reg_bram_7_n_23),
        .I1(memory_reg_bram_6_n_23),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_23),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_23),
        .O(\MEM_WB[memRead_data][12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][12]_i_13 
       (.I0(memory_reg_bram_11_n_23),
        .I1(memory_reg_bram_10_n_23),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_23),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_23),
        .O(\MEM_WB[memRead_data][12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][12]_i_14 
       (.I0(memory_reg_bram_15_n_23),
        .I1(memory_reg_bram_14_n_23),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_23),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_23),
        .O(\MEM_WB[memRead_data][12]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h05100000)) 
    \MEM_WB[memRead_data][12]_i_2 
       (.I0(Q[1]),
        .I1(\MEM_WB_reg[memRead_data][31]_1 ),
        .I2(memory_reg_bram_0_2[1]),
        .I3(memory_reg_bram_0_2[0]),
        .I4(p_5_in[4]),
        .O(\MEM_WB[memRead_data][12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \MEM_WB[memRead_data][12]_i_3 
       (.I0(memory_reg_bram_0_2[0]),
        .I1(Q[1]),
        .I2(memory_reg_bram_0_2[1]),
        .I3(p_7_in[4]),
        .O(\MEM_WB[memRead_data][12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[memRead_data][12]_i_4 
       (.I0(ioBuffer[12]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .O(\MEM_WB[memRead_data][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \MEM_WB[memRead_data][12]_i_5 
       (.I0(p_6_in[4]),
        .I1(\MEM_WB_reg[memRead_data][8]_0 ),
        .I2(\MEM_WB_reg[memRead_data][31]_1 ),
        .I3(\MEM_WB_reg[memRead_data][8]_1 ),
        .I4(\MEM_WB[memRead_data][31]_i_12_n_0 ),
        .I5(\MEM_WB_reg[memRead_data][8]_2 ),
        .O(\MEM_WB[memRead_data][12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][12]_i_6 
       (.I0(memory_reg_mux_sel_a_pos_0_5),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB[memRead_data][4]_i_2_0 ),
        .O(p_5_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \MEM_WB[memRead_data][13]_i_1 
       (.I0(\MEM_WB[memRead_data][13]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][13]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][14]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][8] ),
        .I4(\MEM_WB[memRead_data][13]_i_4_n_0 ),
        .I5(\MEM_WB[memRead_data][13]_i_5_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][13]_i_11 
       (.I0(memory_reg_bram_3_n_22),
        .I1(memory_reg_bram_2_n_22),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_22),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_22),
        .O(\MEM_WB[memRead_data][13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][13]_i_12 
       (.I0(memory_reg_bram_7_n_22),
        .I1(memory_reg_bram_6_n_22),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_22),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_22),
        .O(\MEM_WB[memRead_data][13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][13]_i_13 
       (.I0(memory_reg_bram_11_n_22),
        .I1(memory_reg_bram_10_n_22),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_22),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_22),
        .O(\MEM_WB[memRead_data][13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][13]_i_14 
       (.I0(memory_reg_bram_15_n_22),
        .I1(memory_reg_bram_14_n_22),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_22),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_22),
        .O(\MEM_WB[memRead_data][13]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h05100000)) 
    \MEM_WB[memRead_data][13]_i_2 
       (.I0(Q[1]),
        .I1(\MEM_WB_reg[memRead_data][31]_1 ),
        .I2(memory_reg_bram_0_2[1]),
        .I3(memory_reg_bram_0_2[0]),
        .I4(p_5_in[5]),
        .O(\MEM_WB[memRead_data][13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \MEM_WB[memRead_data][13]_i_3 
       (.I0(memory_reg_bram_0_2[0]),
        .I1(Q[1]),
        .I2(memory_reg_bram_0_2[1]),
        .I3(p_7_in[5]),
        .O(\MEM_WB[memRead_data][13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[memRead_data][13]_i_4 
       (.I0(ioBuffer[13]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .O(\MEM_WB[memRead_data][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \MEM_WB[memRead_data][13]_i_5 
       (.I0(p_6_in[5]),
        .I1(\MEM_WB_reg[memRead_data][8]_0 ),
        .I2(\MEM_WB_reg[memRead_data][31]_1 ),
        .I3(\MEM_WB_reg[memRead_data][8]_1 ),
        .I4(\MEM_WB[memRead_data][31]_i_12_n_0 ),
        .I5(\MEM_WB_reg[memRead_data][8]_2 ),
        .O(\MEM_WB[memRead_data][13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][13]_i_6 
       (.I0(memory_reg_mux_sel_a_pos_0_6),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB[memRead_data][5]_i_2_0 ),
        .O(p_5_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \MEM_WB[memRead_data][14]_i_1 
       (.I0(\MEM_WB[memRead_data][14]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][14]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][14]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][8] ),
        .I4(\MEM_WB[memRead_data][14]_i_5_n_0 ),
        .I5(\MEM_WB[memRead_data][14]_i_6_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][14]_i_15 
       (.I0(memory_reg_bram_3_n_21),
        .I1(memory_reg_bram_2_n_21),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_21),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_21),
        .O(\MEM_WB[memRead_data][14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][14]_i_16 
       (.I0(memory_reg_bram_7_n_21),
        .I1(memory_reg_bram_6_n_21),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_21),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_21),
        .O(\MEM_WB[memRead_data][14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][14]_i_17 
       (.I0(memory_reg_bram_11_n_21),
        .I1(memory_reg_bram_10_n_21),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_21),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_21),
        .O(\MEM_WB[memRead_data][14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][14]_i_18 
       (.I0(memory_reg_bram_15_n_21),
        .I1(memory_reg_bram_14_n_21),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_21),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_21),
        .O(\MEM_WB[memRead_data][14]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h05100000)) 
    \MEM_WB[memRead_data][14]_i_2 
       (.I0(Q[1]),
        .I1(\MEM_WB_reg[memRead_data][31]_1 ),
        .I2(memory_reg_bram_0_2[1]),
        .I3(memory_reg_bram_0_2[0]),
        .I4(p_5_in[6]),
        .O(\MEM_WB[memRead_data][14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \MEM_WB[memRead_data][14]_i_3 
       (.I0(memory_reg_bram_0_2[0]),
        .I1(Q[1]),
        .I2(memory_reg_bram_0_2[1]),
        .I3(p_7_in[6]),
        .O(\MEM_WB[memRead_data][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0005000400000004)) 
    \MEM_WB[memRead_data][14]_i_4 
       (.I0(\MEM_WB_reg[memRead_data][31]_1 ),
        .I1(\MEM_WB[memRead_data][31]_i_9_n_0 ),
        .I2(memory_reg_bram_0_2[0]),
        .I3(memory_reg_bram_0_2[1]),
        .I4(Q[1]),
        .I5(p_6_in[7]),
        .O(\MEM_WB[memRead_data][14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[memRead_data][14]_i_5 
       (.I0(ioBuffer[14]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .O(\MEM_WB[memRead_data][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \MEM_WB[memRead_data][14]_i_6 
       (.I0(p_6_in[6]),
        .I1(\MEM_WB_reg[memRead_data][8]_0 ),
        .I2(\MEM_WB_reg[memRead_data][31]_1 ),
        .I3(\MEM_WB_reg[memRead_data][8]_1 ),
        .I4(\MEM_WB[memRead_data][31]_i_12_n_0 ),
        .I5(\MEM_WB_reg[memRead_data][8]_2 ),
        .O(\MEM_WB[memRead_data][14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][14]_i_7 
       (.I0(memory_reg_mux_sel_a_pos_0_7),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB[memRead_data][6]_i_2_0 ),
        .O(p_5_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA8)) 
    \MEM_WB[memRead_data][15]_i_1 
       (.I0(\MEM_WB_reg[memRead_data][8] ),
        .I1(\MEM_WB[memRead_data][15]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][15]_i_4_n_0 ),
        .I3(\MEM_WB[memRead_data][15]_i_5_n_0 ),
        .I4(\MEM_WB[memRead_data][15]_i_6_n_0 ),
        .I5(\MEM_WB[memRead_data][15]_i_7_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000000005F40004)) 
    \MEM_WB[memRead_data][15]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][31]_1 ),
        .I1(\MEM_WB[memRead_data][31]_i_9_n_0 ),
        .I2(memory_reg_bram_0_2[0]),
        .I3(memory_reg_bram_0_2[1]),
        .I4(p_5_in[7]),
        .I5(Q[1]),
        .O(\MEM_WB[memRead_data][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0808000C08080000)) 
    \MEM_WB[memRead_data][15]_i_4 
       (.I0(p_7_in[7]),
        .I1(Q[1]),
        .I2(memory_reg_bram_0_2[1]),
        .I3(\MEM_WB_reg[memRead_data][31]_1 ),
        .I4(memory_reg_bram_0_2[0]),
        .I5(p_6_in[7]),
        .O(\MEM_WB[memRead_data][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[memRead_data][15]_i_5 
       (.I0(ioBuffer[15]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .O(\MEM_WB[memRead_data][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \MEM_WB[memRead_data][15]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][18] ),
        .I1(Q[0]),
        .I2(\MEM_WB[memRead_data][31]_i_12_n_0 ),
        .I3(memory_reg_bram_0_2[0]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(\MEM_WB_reg[memRead_data][31]_1 ),
        .O(\MEM_WB[memRead_data][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \MEM_WB[memRead_data][15]_i_7 
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_2[1]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(\EX_MEM_reg[ALU_result][18] ),
        .I5(p_6_in[7]),
        .O(\MEM_WB[memRead_data][15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][16]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_6_in[0]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][16]_i_10 
       (.I0(memory_reg_bram_15_n_19),
        .I1(memory_reg_bram_14_n_19),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_19),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_19),
        .O(\MEM_WB[memRead_data][16]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][16]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_9),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][16] ),
        .O(p_6_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][16]_i_7 
       (.I0(memory_reg_bram_3_n_19),
        .I1(memory_reg_bram_2_n_19),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_19),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_19),
        .O(\MEM_WB[memRead_data][16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][16]_i_8 
       (.I0(memory_reg_bram_7_n_19),
        .I1(memory_reg_bram_6_n_19),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_19),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_19),
        .O(\MEM_WB[memRead_data][16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][16]_i_9 
       (.I0(memory_reg_bram_11_n_19),
        .I1(memory_reg_bram_10_n_19),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_19),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_19),
        .O(\MEM_WB[memRead_data][16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][17]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_6_in[1]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][17]_i_10 
       (.I0(memory_reg_bram_15_n_18),
        .I1(memory_reg_bram_14_n_18),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_18),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_18),
        .O(\MEM_WB[memRead_data][17]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][17]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_10),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][17] ),
        .O(p_6_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][17]_i_7 
       (.I0(memory_reg_bram_3_n_18),
        .I1(memory_reg_bram_2_n_18),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_18),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_18),
        .O(\MEM_WB[memRead_data][17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][17]_i_8 
       (.I0(memory_reg_bram_7_n_18),
        .I1(memory_reg_bram_6_n_18),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_18),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_18),
        .O(\MEM_WB[memRead_data][17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][17]_i_9 
       (.I0(memory_reg_bram_11_n_18),
        .I1(memory_reg_bram_10_n_18),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_18),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_18),
        .O(\MEM_WB[memRead_data][17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][18]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_6_in[2]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][18]_i_10 
       (.I0(memory_reg_bram_15_n_17),
        .I1(memory_reg_bram_14_n_17),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_17),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_17),
        .O(\MEM_WB[memRead_data][18]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][18]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_11),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][18] ),
        .O(p_6_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][18]_i_7 
       (.I0(memory_reg_bram_3_n_17),
        .I1(memory_reg_bram_2_n_17),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_17),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_17),
        .O(\MEM_WB[memRead_data][18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][18]_i_8 
       (.I0(memory_reg_bram_7_n_17),
        .I1(memory_reg_bram_6_n_17),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_17),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_17),
        .O(\MEM_WB[memRead_data][18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][18]_i_9 
       (.I0(memory_reg_bram_11_n_17),
        .I1(memory_reg_bram_10_n_17),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_17),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_17),
        .O(\MEM_WB[memRead_data][18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][19]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_6_in[3]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][19]_i_10 
       (.I0(memory_reg_bram_15_n_16),
        .I1(memory_reg_bram_14_n_16),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_16),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_16),
        .O(\MEM_WB[memRead_data][19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][19]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_12),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][19] ),
        .O(p_6_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][19]_i_7 
       (.I0(memory_reg_bram_3_n_16),
        .I1(memory_reg_bram_2_n_16),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_16),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_16),
        .O(\MEM_WB[memRead_data][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][19]_i_8 
       (.I0(memory_reg_bram_7_n_16),
        .I1(memory_reg_bram_6_n_16),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_16),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_16),
        .O(\MEM_WB[memRead_data][19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][19]_i_9 
       (.I0(memory_reg_bram_11_n_16),
        .I1(memory_reg_bram_10_n_16),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_16),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_16),
        .O(\MEM_WB[memRead_data][19]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \MEM_WB[memRead_data][1]_i_1 
       (.I0(ioBuffer[1]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .I2(\MEM_WB[memRead_data][1]_i_2_n_0 ),
        .I3(\MEM_WB[memRead_data][1]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][1]_i_10 
       (.I0(memory_reg_bram_11_n_34),
        .I1(memory_reg_bram_10_n_34),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_34),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_34),
        .O(\MEM_WB[memRead_data][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][1]_i_11 
       (.I0(memory_reg_bram_15_n_34),
        .I1(memory_reg_bram_14_n_34),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_34),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_34),
        .O(\MEM_WB[memRead_data][1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \MEM_WB[memRead_data][1]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_26),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][1] ),
        .I3(\MEM_WB_reg[memRead_data][0]_0 ),
        .I4(p_5_in[1]),
        .I5(\MEM_WB_reg[memRead_data][0]_1 ),
        .O(\MEM_WB[memRead_data][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CAA00000000)) 
    \MEM_WB[memRead_data][1]_i_3 
       (.I0(p_6_in[1]),
        .I1(p_7_in[1]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(Q[1]),
        .O(\MEM_WB[memRead_data][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][1]_i_8 
       (.I0(memory_reg_bram_3_n_34),
        .I1(memory_reg_bram_2_n_34),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_34),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_34),
        .O(\MEM_WB[memRead_data][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][1]_i_9 
       (.I0(memory_reg_bram_7_n_34),
        .I1(memory_reg_bram_6_n_34),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_34),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_34),
        .O(\MEM_WB[memRead_data][1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][20]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_6_in[4]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][20]_i_10 
       (.I0(memory_reg_bram_15_n_15),
        .I1(memory_reg_bram_14_n_15),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_15),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_15),
        .O(\MEM_WB[memRead_data][20]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][20]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_13),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][20] ),
        .O(p_6_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][20]_i_7 
       (.I0(memory_reg_bram_3_n_15),
        .I1(memory_reg_bram_2_n_15),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_15),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_15),
        .O(\MEM_WB[memRead_data][20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][20]_i_8 
       (.I0(memory_reg_bram_7_n_15),
        .I1(memory_reg_bram_6_n_15),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_15),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_15),
        .O(\MEM_WB[memRead_data][20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][20]_i_9 
       (.I0(memory_reg_bram_11_n_15),
        .I1(memory_reg_bram_10_n_15),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_15),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_15),
        .O(\MEM_WB[memRead_data][20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][21]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_6_in[5]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][21]_i_10 
       (.I0(memory_reg_bram_15_n_14),
        .I1(memory_reg_bram_14_n_14),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_14),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_14),
        .O(\MEM_WB[memRead_data][21]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][21]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_14),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][21] ),
        .O(p_6_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][21]_i_7 
       (.I0(memory_reg_bram_3_n_14),
        .I1(memory_reg_bram_2_n_14),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_14),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_14),
        .O(\MEM_WB[memRead_data][21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][21]_i_8 
       (.I0(memory_reg_bram_7_n_14),
        .I1(memory_reg_bram_6_n_14),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_14),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_14),
        .O(\MEM_WB[memRead_data][21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][21]_i_9 
       (.I0(memory_reg_bram_11_n_14),
        .I1(memory_reg_bram_10_n_14),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_14),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_14),
        .O(\MEM_WB[memRead_data][21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][22]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_6_in[6]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][22]_i_10 
       (.I0(memory_reg_bram_15_n_13),
        .I1(memory_reg_bram_14_n_13),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_13),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_13),
        .O(\MEM_WB[memRead_data][22]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][22]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_15),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][22] ),
        .O(p_6_in[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][22]_i_7 
       (.I0(memory_reg_bram_3_n_13),
        .I1(memory_reg_bram_2_n_13),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_13),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_13),
        .O(\MEM_WB[memRead_data][22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][22]_i_8 
       (.I0(memory_reg_bram_7_n_13),
        .I1(memory_reg_bram_6_n_13),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_13),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_13),
        .O(\MEM_WB[memRead_data][22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][22]_i_9 
       (.I0(memory_reg_bram_11_n_13),
        .I1(memory_reg_bram_10_n_13),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_13),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_13),
        .O(\MEM_WB[memRead_data][22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][23]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_6_in[7]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][23]_i_10 
       (.I0(memory_reg_bram_15_n_12),
        .I1(memory_reg_bram_14_n_12),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_12),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_12),
        .O(\MEM_WB[memRead_data][23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][23]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_16),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][23] ),
        .O(p_6_in[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][23]_i_7 
       (.I0(memory_reg_bram_3_n_12),
        .I1(memory_reg_bram_2_n_12),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_12),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_12),
        .O(\MEM_WB[memRead_data][23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][23]_i_8 
       (.I0(memory_reg_bram_7_n_12),
        .I1(memory_reg_bram_6_n_12),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_12),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_12),
        .O(\MEM_WB[memRead_data][23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][23]_i_9 
       (.I0(memory_reg_bram_11_n_12),
        .I1(memory_reg_bram_10_n_12),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_12),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_12),
        .O(\MEM_WB[memRead_data][23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][24]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_7_in[0]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][24]_i_10 
       (.I0(memory_reg_bram_15_n_11),
        .I1(memory_reg_bram_14_n_11),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_11),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_11),
        .O(\MEM_WB[memRead_data][24]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][24]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_17),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][24] ),
        .O(p_7_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][24]_i_7 
       (.I0(memory_reg_bram_3_n_11),
        .I1(memory_reg_bram_2_n_11),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_11),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_11),
        .O(\MEM_WB[memRead_data][24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][24]_i_8 
       (.I0(memory_reg_bram_7_n_11),
        .I1(memory_reg_bram_6_n_11),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_11),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_11),
        .O(\MEM_WB[memRead_data][24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][24]_i_9 
       (.I0(memory_reg_bram_11_n_11),
        .I1(memory_reg_bram_10_n_11),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_11),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_11),
        .O(\MEM_WB[memRead_data][24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][25]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_7_in[1]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][25]_i_10 
       (.I0(memory_reg_bram_15_n_10),
        .I1(memory_reg_bram_14_n_10),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_10),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_10),
        .O(\MEM_WB[memRead_data][25]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][25]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_18),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][25] ),
        .O(p_7_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][25]_i_7 
       (.I0(memory_reg_bram_3_n_10),
        .I1(memory_reg_bram_2_n_10),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_10),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_10),
        .O(\MEM_WB[memRead_data][25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][25]_i_8 
       (.I0(memory_reg_bram_7_n_10),
        .I1(memory_reg_bram_6_n_10),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_10),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_10),
        .O(\MEM_WB[memRead_data][25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][25]_i_9 
       (.I0(memory_reg_bram_11_n_10),
        .I1(memory_reg_bram_10_n_10),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_10),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_10),
        .O(\MEM_WB[memRead_data][25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][26]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_7_in[2]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][26]_i_10 
       (.I0(memory_reg_bram_15_n_9),
        .I1(memory_reg_bram_14_n_9),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_9),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_9),
        .O(\MEM_WB[memRead_data][26]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][26]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_19),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][26] ),
        .O(p_7_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][26]_i_7 
       (.I0(memory_reg_bram_3_n_9),
        .I1(memory_reg_bram_2_n_9),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_9),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_9),
        .O(\MEM_WB[memRead_data][26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][26]_i_8 
       (.I0(memory_reg_bram_7_n_9),
        .I1(memory_reg_bram_6_n_9),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_9),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_9),
        .O(\MEM_WB[memRead_data][26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][26]_i_9 
       (.I0(memory_reg_bram_11_n_9),
        .I1(memory_reg_bram_10_n_9),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_9),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_9),
        .O(\MEM_WB[memRead_data][26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][27]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_7_in[3]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][27]_i_10 
       (.I0(memory_reg_bram_15_n_8),
        .I1(memory_reg_bram_14_n_8),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_8),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_8),
        .O(\MEM_WB[memRead_data][27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][27]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_20),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][27] ),
        .O(p_7_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][27]_i_7 
       (.I0(memory_reg_bram_3_n_8),
        .I1(memory_reg_bram_2_n_8),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_8),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_8),
        .O(\MEM_WB[memRead_data][27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][27]_i_8 
       (.I0(memory_reg_bram_7_n_8),
        .I1(memory_reg_bram_6_n_8),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_8),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_8),
        .O(\MEM_WB[memRead_data][27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][27]_i_9 
       (.I0(memory_reg_bram_11_n_8),
        .I1(memory_reg_bram_10_n_8),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_8),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_8),
        .O(\MEM_WB[memRead_data][27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][28]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_7_in[4]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][28]_i_10 
       (.I0(memory_reg_bram_15_n_7),
        .I1(memory_reg_bram_14_n_7),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_7),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_7),
        .O(\MEM_WB[memRead_data][28]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][28]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_21),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][28] ),
        .O(p_7_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][28]_i_7 
       (.I0(memory_reg_bram_3_n_7),
        .I1(memory_reg_bram_2_n_7),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_7),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_7),
        .O(\MEM_WB[memRead_data][28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][28]_i_8 
       (.I0(memory_reg_bram_7_n_7),
        .I1(memory_reg_bram_6_n_7),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_7),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_7),
        .O(\MEM_WB[memRead_data][28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][28]_i_9 
       (.I0(memory_reg_bram_11_n_7),
        .I1(memory_reg_bram_10_n_7),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_7),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_7),
        .O(\MEM_WB[memRead_data][28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][29]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_7_in[5]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][29]_i_10 
       (.I0(memory_reg_bram_15_n_6),
        .I1(memory_reg_bram_14_n_6),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_6),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_6),
        .O(\MEM_WB[memRead_data][29]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][29]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_22),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][29] ),
        .O(p_7_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][29]_i_7 
       (.I0(memory_reg_bram_3_n_6),
        .I1(memory_reg_bram_2_n_6),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_6),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_6),
        .O(\MEM_WB[memRead_data][29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][29]_i_8 
       (.I0(memory_reg_bram_7_n_6),
        .I1(memory_reg_bram_6_n_6),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_6),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_6),
        .O(\MEM_WB[memRead_data][29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][29]_i_9 
       (.I0(memory_reg_bram_11_n_6),
        .I1(memory_reg_bram_10_n_6),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_6),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_6),
        .O(\MEM_WB[memRead_data][29]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \MEM_WB[memRead_data][2]_i_1 
       (.I0(ioBuffer[2]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .I2(\MEM_WB[memRead_data][2]_i_2_n_0 ),
        .I3(\MEM_WB[memRead_data][2]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][2]_i_10 
       (.I0(memory_reg_bram_11_n_33),
        .I1(memory_reg_bram_10_n_33),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_33),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_33),
        .O(\MEM_WB[memRead_data][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][2]_i_11 
       (.I0(memory_reg_bram_15_n_33),
        .I1(memory_reg_bram_14_n_33),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_33),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_33),
        .O(\MEM_WB[memRead_data][2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \MEM_WB[memRead_data][2]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_27),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][2] ),
        .I3(\MEM_WB_reg[memRead_data][0]_0 ),
        .I4(p_5_in[2]),
        .I5(\MEM_WB_reg[memRead_data][0]_1 ),
        .O(\MEM_WB[memRead_data][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CAA00000000)) 
    \MEM_WB[memRead_data][2]_i_3 
       (.I0(p_6_in[2]),
        .I1(p_7_in[2]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(Q[1]),
        .O(\MEM_WB[memRead_data][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][2]_i_8 
       (.I0(memory_reg_bram_3_n_33),
        .I1(memory_reg_bram_2_n_33),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_33),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_33),
        .O(\MEM_WB[memRead_data][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][2]_i_9 
       (.I0(memory_reg_bram_7_n_33),
        .I1(memory_reg_bram_6_n_33),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_33),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_33),
        .O(\MEM_WB[memRead_data][2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][30]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_7_in[6]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][30]_i_10 
       (.I0(memory_reg_bram_15_n_5),
        .I1(memory_reg_bram_14_n_5),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_5),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_5),
        .O(\MEM_WB[memRead_data][30]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][30]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_23),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][30] ),
        .O(p_7_in[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][30]_i_7 
       (.I0(memory_reg_bram_3_n_5),
        .I1(memory_reg_bram_2_n_5),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_5),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_5),
        .O(\MEM_WB[memRead_data][30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][30]_i_8 
       (.I0(memory_reg_bram_7_n_5),
        .I1(memory_reg_bram_6_n_5),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_5),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_5),
        .O(\MEM_WB[memRead_data][30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][30]_i_9 
       (.I0(memory_reg_bram_11_n_5),
        .I1(memory_reg_bram_10_n_5),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_5),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_5),
        .O(\MEM_WB[memRead_data][30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEFEFE)) 
    \MEM_WB[memRead_data][31]_i_1 
       (.I0(\MEM_WB[memRead_data][31]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][31]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][16]_0 ),
        .I4(p_7_in[7]),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][31]_i_12 
       (.I0(p_7_in[7]),
        .I1(Q[1]),
        .I2(p_5_in[7]),
        .O(\MEM_WB[memRead_data][31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \MEM_WB[memRead_data][31]_i_16 
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[24]),
        .I3(Q[23]),
        .O(\MEM_WB[memRead_data][31]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \MEM_WB[memRead_data][31]_i_17 
       (.I0(Q[27]),
        .I1(Q[28]),
        .I2(Q[25]),
        .I3(Q[26]),
        .I4(\MEM_WB[memRead_data][31]_i_24_n_0 ),
        .O(\MEM_WB[memRead_data][31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0101000101000000)) 
    \MEM_WB[memRead_data][31]_i_2 
       (.I0(\MEM_WB_reg[memRead_data][31]_1 ),
        .I1(\EX_MEM_reg[ALU_result][1] ),
        .I2(memory_reg_bram_0_2[1]),
        .I3(memory_reg_bram_0_2[0]),
        .I4(p_5_in[7]),
        .I5(\MEM_WB[memRead_data][31]_i_9_n_0 ),
        .O(\MEM_WB[memRead_data][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \MEM_WB[memRead_data][31]_i_24 
       (.I0(Q[30]),
        .I1(Q[29]),
        .I2(Q[16]),
        .I3(Q[31]),
        .O(\MEM_WB[memRead_data][31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_29 
       (.I0(memory_reg_bram_3_n_4),
        .I1(memory_reg_bram_2_n_4),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_4),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_4),
        .O(\MEM_WB[memRead_data][31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \MEM_WB[memRead_data][31]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][31]_3 ),
        .I1(p_7_in[7]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(p_6_in[7]),
        .I4(\MEM_WB_reg[memRead_data][31]_1 ),
        .I5(memory_reg_bram_0_2[1]),
        .O(\MEM_WB[memRead_data][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_30 
       (.I0(memory_reg_bram_7_n_4),
        .I1(memory_reg_bram_6_n_4),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_4),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_4),
        .O(\MEM_WB[memRead_data][31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_31 
       (.I0(memory_reg_bram_11_n_4),
        .I1(memory_reg_bram_10_n_4),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_4),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_4),
        .O(\MEM_WB[memRead_data][31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_32 
       (.I0(memory_reg_bram_15_n_4),
        .I1(memory_reg_bram_14_n_4),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_4),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_4),
        .O(\MEM_WB[memRead_data][31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_33 
       (.I0(memory_reg_bram_3_n_20),
        .I1(memory_reg_bram_2_n_20),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_20),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_20),
        .O(\MEM_WB[memRead_data][31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_34 
       (.I0(memory_reg_bram_7_n_20),
        .I1(memory_reg_bram_6_n_20),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_20),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_20),
        .O(\MEM_WB[memRead_data][31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_35 
       (.I0(memory_reg_bram_11_n_20),
        .I1(memory_reg_bram_10_n_20),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_20),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_20),
        .O(\MEM_WB[memRead_data][31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_36 
       (.I0(memory_reg_bram_15_n_20),
        .I1(memory_reg_bram_14_n_20),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_20),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_20),
        .O(\MEM_WB[memRead_data][31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_37 
       (.I0(memory_reg_bram_3_n_28),
        .I1(memory_reg_bram_2_n_28),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_28),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_28),
        .O(\MEM_WB[memRead_data][31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_38 
       (.I0(memory_reg_bram_7_n_28),
        .I1(memory_reg_bram_6_n_28),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_28),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_28),
        .O(\MEM_WB[memRead_data][31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_39 
       (.I0(memory_reg_bram_11_n_28),
        .I1(memory_reg_bram_10_n_28),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_28),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_28),
        .O(\MEM_WB[memRead_data][31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0080888000800080)) 
    \MEM_WB[memRead_data][31]_i_4 
       (.I0(Q[0]),
        .I1(\MEM_WB_reg[memRead_data][31]_2 ),
        .I2(\MEM_WB[memRead_data][31]_i_12_n_0 ),
        .I3(memory_reg_bram_0_2[0]),
        .I4(Q[1]),
        .I5(p_6_in[7]),
        .O(\MEM_WB[memRead_data][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][31]_i_40 
       (.I0(memory_reg_bram_15_n_28),
        .I1(memory_reg_bram_14_n_28),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_28),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_28),
        .O(\MEM_WB[memRead_data][31]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][31]_i_6 
       (.I0(memory_reg_mux_sel_a_pos_0_24),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][31]_0 ),
        .O(p_7_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \MEM_WB[memRead_data][31]_i_7 
       (.I0(\MEM_WB[memRead_data][31]_i_16_n_0 ),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[20]),
        .I4(Q[19]),
        .I5(\MEM_WB[memRead_data][31]_i_17_n_0 ),
        .O(\EX_MEM_reg[ALU_result][18] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][31]_i_8 
       (.I0(memory_reg_mux_sel_a_pos_0_8),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB[memRead_data][31]_i_2_1 ),
        .O(p_5_in[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][31]_i_9 
       (.I0(memory_reg_mux_sel_a_pos_0_0),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB[memRead_data][31]_i_2_0 ),
        .O(\MEM_WB[memRead_data][31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \MEM_WB[memRead_data][3]_i_1 
       (.I0(ioBuffer[3]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .I2(\MEM_WB[memRead_data][3]_i_2_n_0 ),
        .I3(\MEM_WB[memRead_data][3]_i_3_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][3]_i_10 
       (.I0(memory_reg_bram_11_n_32),
        .I1(memory_reg_bram_10_n_32),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_32),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_32),
        .O(\MEM_WB[memRead_data][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][3]_i_11 
       (.I0(memory_reg_bram_15_n_32),
        .I1(memory_reg_bram_14_n_32),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_32),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_32),
        .O(\MEM_WB[memRead_data][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \MEM_WB[memRead_data][3]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_28),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][3] ),
        .I3(\MEM_WB_reg[memRead_data][0]_0 ),
        .I4(p_5_in[3]),
        .I5(\MEM_WB_reg[memRead_data][0]_1 ),
        .O(\MEM_WB[memRead_data][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CAA00000000)) 
    \MEM_WB[memRead_data][3]_i_3 
       (.I0(p_6_in[3]),
        .I1(p_7_in[3]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(Q[1]),
        .O(\MEM_WB[memRead_data][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][3]_i_8 
       (.I0(memory_reg_bram_3_n_32),
        .I1(memory_reg_bram_2_n_32),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_32),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_32),
        .O(\MEM_WB[memRead_data][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][3]_i_9 
       (.I0(memory_reg_bram_7_n_32),
        .I1(memory_reg_bram_6_n_32),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_32),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_32),
        .O(\MEM_WB[memRead_data][3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \MEM_WB[memRead_data][4]_i_1 
       (.I0(ioBuffer[4]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .I2(\MEM_WB[memRead_data][4]_i_2_n_0 ),
        .I3(\MEM_WB[memRead_data][4]_i_3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][4]_i_10 
       (.I0(memory_reg_bram_11_n_31),
        .I1(memory_reg_bram_10_n_31),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_31),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_31),
        .O(\MEM_WB[memRead_data][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][4]_i_11 
       (.I0(memory_reg_bram_15_n_31),
        .I1(memory_reg_bram_14_n_31),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_31),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_31),
        .O(\MEM_WB[memRead_data][4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \MEM_WB[memRead_data][4]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_29),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][4] ),
        .I3(\MEM_WB_reg[memRead_data][0]_0 ),
        .I4(p_5_in[4]),
        .I5(\MEM_WB_reg[memRead_data][0]_1 ),
        .O(\MEM_WB[memRead_data][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CAA00000000)) 
    \MEM_WB[memRead_data][4]_i_3 
       (.I0(p_6_in[4]),
        .I1(p_7_in[4]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(Q[1]),
        .O(\MEM_WB[memRead_data][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][4]_i_8 
       (.I0(memory_reg_bram_3_n_31),
        .I1(memory_reg_bram_2_n_31),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_31),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_31),
        .O(\MEM_WB[memRead_data][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][4]_i_9 
       (.I0(memory_reg_bram_7_n_31),
        .I1(memory_reg_bram_6_n_31),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_31),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_31),
        .O(\MEM_WB[memRead_data][4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \MEM_WB[memRead_data][5]_i_1 
       (.I0(ioBuffer[5]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .I2(\MEM_WB[memRead_data][5]_i_2_n_0 ),
        .I3(\MEM_WB[memRead_data][5]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][5]_i_10 
       (.I0(memory_reg_bram_11_n_30),
        .I1(memory_reg_bram_10_n_30),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_30),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_30),
        .O(\MEM_WB[memRead_data][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][5]_i_11 
       (.I0(memory_reg_bram_15_n_30),
        .I1(memory_reg_bram_14_n_30),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_30),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_30),
        .O(\MEM_WB[memRead_data][5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \MEM_WB[memRead_data][5]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_30),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][5] ),
        .I3(\MEM_WB_reg[memRead_data][0]_0 ),
        .I4(p_5_in[5]),
        .I5(\MEM_WB_reg[memRead_data][0]_1 ),
        .O(\MEM_WB[memRead_data][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CAA00000000)) 
    \MEM_WB[memRead_data][5]_i_3 
       (.I0(p_6_in[5]),
        .I1(p_7_in[5]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(Q[1]),
        .O(\MEM_WB[memRead_data][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][5]_i_8 
       (.I0(memory_reg_bram_3_n_30),
        .I1(memory_reg_bram_2_n_30),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_30),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_30),
        .O(\MEM_WB[memRead_data][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][5]_i_9 
       (.I0(memory_reg_bram_7_n_30),
        .I1(memory_reg_bram_6_n_30),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_30),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_30),
        .O(\MEM_WB[memRead_data][5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \MEM_WB[memRead_data][6]_i_1 
       (.I0(ioBuffer[6]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .I2(\MEM_WB[memRead_data][6]_i_2_n_0 ),
        .I3(\MEM_WB[memRead_data][6]_i_3_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][6]_i_10 
       (.I0(memory_reg_bram_7_n_29),
        .I1(memory_reg_bram_6_n_29),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_29),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_29),
        .O(\MEM_WB[memRead_data][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][6]_i_11 
       (.I0(memory_reg_bram_11_n_29),
        .I1(memory_reg_bram_10_n_29),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_29),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_29),
        .O(\MEM_WB[memRead_data][6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][6]_i_12 
       (.I0(memory_reg_bram_15_n_29),
        .I1(memory_reg_bram_14_n_29),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_29),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_29),
        .O(\MEM_WB[memRead_data][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \MEM_WB[memRead_data][6]_i_2 
       (.I0(memory_reg_mux_sel_a_pos_0_31),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB_reg[memRead_data][6] ),
        .I3(\MEM_WB_reg[memRead_data][0]_0 ),
        .I4(p_5_in[6]),
        .I5(\MEM_WB_reg[memRead_data][0]_1 ),
        .O(\MEM_WB[memRead_data][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CAA00000000)) 
    \MEM_WB[memRead_data][6]_i_3 
       (.I0(p_6_in[6]),
        .I1(p_7_in[6]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(Q[1]),
        .O(\MEM_WB[memRead_data][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][6]_i_9 
       (.I0(memory_reg_bram_3_n_29),
        .I1(memory_reg_bram_2_n_29),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_29),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_29),
        .O(\MEM_WB[memRead_data][6]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \MEM_WB[memRead_data][7]_i_1 
       (.I0(ioBuffer[7]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .I2(\MEM_WB[memRead_data][7]_i_2_n_0 ),
        .I3(\MEM_WB[memRead_data][7]_i_3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \MEM_WB[memRead_data][7]_i_2 
       (.I0(\MEM_WB[memRead_data][31]_i_9_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][0]_0 ),
        .I2(p_5_in[7]),
        .I3(Q[1]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(Q[0]),
        .O(\MEM_WB[memRead_data][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000CAA00000000)) 
    \MEM_WB[memRead_data][7]_i_3 
       (.I0(p_6_in[7]),
        .I1(p_7_in[7]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_2[1]),
        .I5(Q[1]),
        .O(\MEM_WB[memRead_data][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \MEM_WB[memRead_data][8]_i_1 
       (.I0(\MEM_WB[memRead_data][8]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][8]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][14]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][8] ),
        .I4(\MEM_WB[memRead_data][8]_i_4_n_0 ),
        .I5(\MEM_WB[memRead_data][8]_i_5_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][8]_i_11 
       (.I0(memory_reg_bram_3_n_27),
        .I1(memory_reg_bram_2_n_27),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_27),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_27),
        .O(\MEM_WB[memRead_data][8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][8]_i_12 
       (.I0(memory_reg_bram_7_n_27),
        .I1(memory_reg_bram_6_n_27),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_27),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_27),
        .O(\MEM_WB[memRead_data][8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][8]_i_13 
       (.I0(memory_reg_bram_11_n_27),
        .I1(memory_reg_bram_10_n_27),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_27),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_27),
        .O(\MEM_WB[memRead_data][8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][8]_i_14 
       (.I0(memory_reg_bram_15_n_27),
        .I1(memory_reg_bram_14_n_27),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_27),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_27),
        .O(\MEM_WB[memRead_data][8]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h05100000)) 
    \MEM_WB[memRead_data][8]_i_2 
       (.I0(Q[1]),
        .I1(\MEM_WB_reg[memRead_data][31]_1 ),
        .I2(memory_reg_bram_0_2[1]),
        .I3(memory_reg_bram_0_2[0]),
        .I4(p_5_in[0]),
        .O(\MEM_WB[memRead_data][8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \MEM_WB[memRead_data][8]_i_3 
       (.I0(memory_reg_bram_0_2[0]),
        .I1(Q[1]),
        .I2(memory_reg_bram_0_2[1]),
        .I3(p_7_in[0]),
        .O(\MEM_WB[memRead_data][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[memRead_data][8]_i_4 
       (.I0(ioBuffer[8]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .O(\MEM_WB[memRead_data][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \MEM_WB[memRead_data][8]_i_5 
       (.I0(p_6_in[0]),
        .I1(\MEM_WB_reg[memRead_data][8]_0 ),
        .I2(\MEM_WB_reg[memRead_data][31]_1 ),
        .I3(\MEM_WB_reg[memRead_data][8]_1 ),
        .I4(\MEM_WB[memRead_data][31]_i_12_n_0 ),
        .I5(\MEM_WB_reg[memRead_data][8]_2 ),
        .O(\MEM_WB[memRead_data][8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][8]_i_6 
       (.I0(memory_reg_mux_sel_a_pos_0_1),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB[memRead_data][0]_i_2_0 ),
        .O(p_5_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \MEM_WB[memRead_data][9]_i_1 
       (.I0(\MEM_WB[memRead_data][9]_i_2_n_0 ),
        .I1(\MEM_WB[memRead_data][9]_i_3_n_0 ),
        .I2(\MEM_WB[memRead_data][14]_i_4_n_0 ),
        .I3(\MEM_WB_reg[memRead_data][8] ),
        .I4(\MEM_WB[memRead_data][9]_i_4_n_0 ),
        .I5(\MEM_WB[memRead_data][9]_i_5_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][9]_i_11 
       (.I0(memory_reg_bram_3_n_26),
        .I1(memory_reg_bram_2_n_26),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_1_n_26),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_0_n_26),
        .O(\MEM_WB[memRead_data][9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][9]_i_12 
       (.I0(memory_reg_bram_7_n_26),
        .I1(memory_reg_bram_6_n_26),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_5_n_26),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_4_n_26),
        .O(\MEM_WB[memRead_data][9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][9]_i_13 
       (.I0(memory_reg_bram_11_n_26),
        .I1(memory_reg_bram_10_n_26),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_9_n_26),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_8_n_26),
        .O(\MEM_WB[memRead_data][9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \MEM_WB[memRead_data][9]_i_14 
       (.I0(memory_reg_bram_15_n_26),
        .I1(memory_reg_bram_14_n_26),
        .I2(memory_reg_mux_sel_a_pos_2_n_0),
        .I3(memory_reg_bram_13_n_26),
        .I4(memory_reg_mux_sel_a_pos_3_n_0),
        .I5(memory_reg_bram_12_n_26),
        .O(\MEM_WB[memRead_data][9]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h05100000)) 
    \MEM_WB[memRead_data][9]_i_2 
       (.I0(Q[1]),
        .I1(\MEM_WB_reg[memRead_data][31]_1 ),
        .I2(memory_reg_bram_0_2[1]),
        .I3(memory_reg_bram_0_2[0]),
        .I4(p_5_in[1]),
        .O(\MEM_WB[memRead_data][9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \MEM_WB[memRead_data][9]_i_3 
       (.I0(memory_reg_bram_0_2[0]),
        .I1(Q[1]),
        .I2(memory_reg_bram_0_2[1]),
        .I3(p_7_in[1]),
        .O(\MEM_WB[memRead_data][9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \MEM_WB[memRead_data][9]_i_4 
       (.I0(ioBuffer[9]),
        .I1(\EX_MEM_reg[ALU_result][18] ),
        .O(\MEM_WB[memRead_data][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888F888888888888)) 
    \MEM_WB[memRead_data][9]_i_5 
       (.I0(p_6_in[1]),
        .I1(\MEM_WB_reg[memRead_data][8]_0 ),
        .I2(\MEM_WB_reg[memRead_data][31]_1 ),
        .I3(\MEM_WB_reg[memRead_data][8]_1 ),
        .I4(\MEM_WB[memRead_data][31]_i_12_n_0 ),
        .I5(\MEM_WB_reg[memRead_data][8]_2 ),
        .O(\MEM_WB[memRead_data][9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \MEM_WB[memRead_data][9]_i_6 
       (.I0(memory_reg_mux_sel_a_pos_0_2),
        .I1(\MEM_WB_reg[memRead_data][31] ),
        .I2(\MEM_WB[memRead_data][1]_i_2_0 ),
        .O(p_5_in[1]));
  MUXF8 \MEM_WB_reg[memRead_data][0]_i_4 
       (.I0(\MEM_WB_reg[memRead_data][0]_i_6_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][0]_i_7_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_25),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][0]_i_6 
       (.I0(\MEM_WB[memRead_data][0]_i_8_n_0 ),
        .I1(\MEM_WB[memRead_data][0]_i_9_n_0 ),
        .O(\MEM_WB_reg[memRead_data][0]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][0]_i_7 
       (.I0(\MEM_WB[memRead_data][0]_i_10_n_0 ),
        .I1(\MEM_WB[memRead_data][0]_i_11_n_0 ),
        .O(\MEM_WB_reg[memRead_data][0]_i_7_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][10]_i_10 
       (.I0(\MEM_WB[memRead_data][10]_i_13_n_0 ),
        .I1(\MEM_WB[memRead_data][10]_i_14_n_0 ),
        .O(\MEM_WB_reg[memRead_data][10]_i_10_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][10]_i_7 
       (.I0(\MEM_WB_reg[memRead_data][10]_i_9_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][10]_i_10_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_3),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][10]_i_9 
       (.I0(\MEM_WB[memRead_data][10]_i_11_n_0 ),
        .I1(\MEM_WB[memRead_data][10]_i_12_n_0 ),
        .O(\MEM_WB_reg[memRead_data][10]_i_9_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][11]_i_10 
       (.I0(\MEM_WB[memRead_data][11]_i_13_n_0 ),
        .I1(\MEM_WB[memRead_data][11]_i_14_n_0 ),
        .O(\MEM_WB_reg[memRead_data][11]_i_10_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][11]_i_7 
       (.I0(\MEM_WB_reg[memRead_data][11]_i_9_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][11]_i_10_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_4),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][11]_i_9 
       (.I0(\MEM_WB[memRead_data][11]_i_11_n_0 ),
        .I1(\MEM_WB[memRead_data][11]_i_12_n_0 ),
        .O(\MEM_WB_reg[memRead_data][11]_i_9_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][12]_i_10 
       (.I0(\MEM_WB[memRead_data][12]_i_13_n_0 ),
        .I1(\MEM_WB[memRead_data][12]_i_14_n_0 ),
        .O(\MEM_WB_reg[memRead_data][12]_i_10_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][12]_i_7 
       (.I0(\MEM_WB_reg[memRead_data][12]_i_9_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][12]_i_10_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_5),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][12]_i_9 
       (.I0(\MEM_WB[memRead_data][12]_i_11_n_0 ),
        .I1(\MEM_WB[memRead_data][12]_i_12_n_0 ),
        .O(\MEM_WB_reg[memRead_data][12]_i_9_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][13]_i_10 
       (.I0(\MEM_WB[memRead_data][13]_i_13_n_0 ),
        .I1(\MEM_WB[memRead_data][13]_i_14_n_0 ),
        .O(\MEM_WB_reg[memRead_data][13]_i_10_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][13]_i_7 
       (.I0(\MEM_WB_reg[memRead_data][13]_i_9_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][13]_i_10_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_6),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][13]_i_9 
       (.I0(\MEM_WB[memRead_data][13]_i_11_n_0 ),
        .I1(\MEM_WB[memRead_data][13]_i_12_n_0 ),
        .O(\MEM_WB_reg[memRead_data][13]_i_9_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][14]_i_11 
       (.I0(\MEM_WB_reg[memRead_data][14]_i_13_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][14]_i_14_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_7),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][14]_i_13 
       (.I0(\MEM_WB[memRead_data][14]_i_15_n_0 ),
        .I1(\MEM_WB[memRead_data][14]_i_16_n_0 ),
        .O(\MEM_WB_reg[memRead_data][14]_i_13_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][14]_i_14 
       (.I0(\MEM_WB[memRead_data][14]_i_17_n_0 ),
        .I1(\MEM_WB[memRead_data][14]_i_18_n_0 ),
        .O(\MEM_WB_reg[memRead_data][14]_i_14_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][16]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][16]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][16]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_9),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][16]_i_5 
       (.I0(\MEM_WB[memRead_data][16]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][16]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][16]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][16]_i_6 
       (.I0(\MEM_WB[memRead_data][16]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][16]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][16]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][17]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][17]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][17]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_10),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][17]_i_5 
       (.I0(\MEM_WB[memRead_data][17]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][17]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][17]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][17]_i_6 
       (.I0(\MEM_WB[memRead_data][17]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][17]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][17]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][18]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][18]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][18]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_11),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][18]_i_5 
       (.I0(\MEM_WB[memRead_data][18]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][18]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][18]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][18]_i_6 
       (.I0(\MEM_WB[memRead_data][18]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][18]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][18]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][19]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][19]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][19]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_12),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][19]_i_5 
       (.I0(\MEM_WB[memRead_data][19]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][19]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][19]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][19]_i_6 
       (.I0(\MEM_WB[memRead_data][19]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][19]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][19]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][1]_i_4 
       (.I0(\MEM_WB_reg[memRead_data][1]_i_6_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][1]_i_7_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_26),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][1]_i_6 
       (.I0(\MEM_WB[memRead_data][1]_i_8_n_0 ),
        .I1(\MEM_WB[memRead_data][1]_i_9_n_0 ),
        .O(\MEM_WB_reg[memRead_data][1]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][1]_i_7 
       (.I0(\MEM_WB[memRead_data][1]_i_10_n_0 ),
        .I1(\MEM_WB[memRead_data][1]_i_11_n_0 ),
        .O(\MEM_WB_reg[memRead_data][1]_i_7_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][20]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][20]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][20]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_13),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][20]_i_5 
       (.I0(\MEM_WB[memRead_data][20]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][20]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][20]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][20]_i_6 
       (.I0(\MEM_WB[memRead_data][20]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][20]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][20]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][21]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][21]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][21]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_14),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][21]_i_5 
       (.I0(\MEM_WB[memRead_data][21]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][21]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][21]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][21]_i_6 
       (.I0(\MEM_WB[memRead_data][21]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][21]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][21]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][22]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][22]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][22]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_15),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][22]_i_5 
       (.I0(\MEM_WB[memRead_data][22]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][22]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][22]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][22]_i_6 
       (.I0(\MEM_WB[memRead_data][22]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][22]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][22]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][23]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][23]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][23]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_16),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][23]_i_5 
       (.I0(\MEM_WB[memRead_data][23]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][23]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][23]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][23]_i_6 
       (.I0(\MEM_WB[memRead_data][23]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][23]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][23]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][24]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][24]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][24]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_17),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][24]_i_5 
       (.I0(\MEM_WB[memRead_data][24]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][24]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][24]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][24]_i_6 
       (.I0(\MEM_WB[memRead_data][24]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][24]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][24]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][25]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][25]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][25]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_18),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][25]_i_5 
       (.I0(\MEM_WB[memRead_data][25]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][25]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][25]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][25]_i_6 
       (.I0(\MEM_WB[memRead_data][25]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][25]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][25]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][26]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][26]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][26]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_19),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][26]_i_5 
       (.I0(\MEM_WB[memRead_data][26]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][26]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][26]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][26]_i_6 
       (.I0(\MEM_WB[memRead_data][26]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][26]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][26]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][27]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][27]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][27]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_20),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][27]_i_5 
       (.I0(\MEM_WB[memRead_data][27]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][27]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][27]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][27]_i_6 
       (.I0(\MEM_WB[memRead_data][27]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][27]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][27]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][28]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][28]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][28]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_21),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][28]_i_5 
       (.I0(\MEM_WB[memRead_data][28]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][28]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][28]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][28]_i_6 
       (.I0(\MEM_WB[memRead_data][28]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][28]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][28]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][29]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][29]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][29]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_22),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][29]_i_5 
       (.I0(\MEM_WB[memRead_data][29]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][29]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][29]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][29]_i_6 
       (.I0(\MEM_WB[memRead_data][29]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][29]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][29]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][2]_i_4 
       (.I0(\MEM_WB_reg[memRead_data][2]_i_6_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][2]_i_7_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_27),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][2]_i_6 
       (.I0(\MEM_WB[memRead_data][2]_i_8_n_0 ),
        .I1(\MEM_WB[memRead_data][2]_i_9_n_0 ),
        .O(\MEM_WB_reg[memRead_data][2]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][2]_i_7 
       (.I0(\MEM_WB[memRead_data][2]_i_10_n_0 ),
        .I1(\MEM_WB[memRead_data][2]_i_11_n_0 ),
        .O(\MEM_WB_reg[memRead_data][2]_i_7_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][30]_i_3 
       (.I0(\MEM_WB_reg[memRead_data][30]_i_5_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][30]_i_6_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_23),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][30]_i_5 
       (.I0(\MEM_WB[memRead_data][30]_i_7_n_0 ),
        .I1(\MEM_WB[memRead_data][30]_i_8_n_0 ),
        .O(\MEM_WB_reg[memRead_data][30]_i_5_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][30]_i_6 
       (.I0(\MEM_WB[memRead_data][30]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][30]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][30]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][31]_i_13 
       (.I0(\MEM_WB_reg[memRead_data][31]_i_22_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][31]_i_23_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_24),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][31]_i_18 
       (.I0(\MEM_WB_reg[memRead_data][31]_i_25_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][31]_i_26_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_8),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][31]_i_20 
       (.I0(\MEM_WB_reg[memRead_data][31]_i_27_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][31]_i_28_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_0),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][31]_i_22 
       (.I0(\MEM_WB[memRead_data][31]_i_29_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_30_n_0 ),
        .O(\MEM_WB_reg[memRead_data][31]_i_22_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][31]_i_23 
       (.I0(\MEM_WB[memRead_data][31]_i_31_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_32_n_0 ),
        .O(\MEM_WB_reg[memRead_data][31]_i_23_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][31]_i_25 
       (.I0(\MEM_WB[memRead_data][31]_i_33_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_34_n_0 ),
        .O(\MEM_WB_reg[memRead_data][31]_i_25_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][31]_i_26 
       (.I0(\MEM_WB[memRead_data][31]_i_35_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_36_n_0 ),
        .O(\MEM_WB_reg[memRead_data][31]_i_26_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][31]_i_27 
       (.I0(\MEM_WB[memRead_data][31]_i_37_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_38_n_0 ),
        .O(\MEM_WB_reg[memRead_data][31]_i_27_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][31]_i_28 
       (.I0(\MEM_WB[memRead_data][31]_i_39_n_0 ),
        .I1(\MEM_WB[memRead_data][31]_i_40_n_0 ),
        .O(\MEM_WB_reg[memRead_data][31]_i_28_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][3]_i_4 
       (.I0(\MEM_WB_reg[memRead_data][3]_i_6_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][3]_i_7_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_28),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][3]_i_6 
       (.I0(\MEM_WB[memRead_data][3]_i_8_n_0 ),
        .I1(\MEM_WB[memRead_data][3]_i_9_n_0 ),
        .O(\MEM_WB_reg[memRead_data][3]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][3]_i_7 
       (.I0(\MEM_WB[memRead_data][3]_i_10_n_0 ),
        .I1(\MEM_WB[memRead_data][3]_i_11_n_0 ),
        .O(\MEM_WB_reg[memRead_data][3]_i_7_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][4]_i_4 
       (.I0(\MEM_WB_reg[memRead_data][4]_i_6_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][4]_i_7_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_29),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][4]_i_6 
       (.I0(\MEM_WB[memRead_data][4]_i_8_n_0 ),
        .I1(\MEM_WB[memRead_data][4]_i_9_n_0 ),
        .O(\MEM_WB_reg[memRead_data][4]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][4]_i_7 
       (.I0(\MEM_WB[memRead_data][4]_i_10_n_0 ),
        .I1(\MEM_WB[memRead_data][4]_i_11_n_0 ),
        .O(\MEM_WB_reg[memRead_data][4]_i_7_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][5]_i_4 
       (.I0(\MEM_WB_reg[memRead_data][5]_i_6_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][5]_i_7_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_30),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][5]_i_6 
       (.I0(\MEM_WB[memRead_data][5]_i_8_n_0 ),
        .I1(\MEM_WB[memRead_data][5]_i_9_n_0 ),
        .O(\MEM_WB_reg[memRead_data][5]_i_6_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][5]_i_7 
       (.I0(\MEM_WB[memRead_data][5]_i_10_n_0 ),
        .I1(\MEM_WB[memRead_data][5]_i_11_n_0 ),
        .O(\MEM_WB_reg[memRead_data][5]_i_7_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][6]_i_4 
       (.I0(\MEM_WB_reg[memRead_data][6]_i_7_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][6]_i_8_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_31),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][6]_i_7 
       (.I0(\MEM_WB[memRead_data][6]_i_9_n_0 ),
        .I1(\MEM_WB[memRead_data][6]_i_10_n_0 ),
        .O(\MEM_WB_reg[memRead_data][6]_i_7_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][6]_i_8 
       (.I0(\MEM_WB[memRead_data][6]_i_11_n_0 ),
        .I1(\MEM_WB[memRead_data][6]_i_12_n_0 ),
        .O(\MEM_WB_reg[memRead_data][6]_i_8_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][8]_i_10 
       (.I0(\MEM_WB[memRead_data][8]_i_13_n_0 ),
        .I1(\MEM_WB[memRead_data][8]_i_14_n_0 ),
        .O(\MEM_WB_reg[memRead_data][8]_i_10_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][8]_i_7 
       (.I0(\MEM_WB_reg[memRead_data][8]_i_9_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][8]_i_10_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_1),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][8]_i_9 
       (.I0(\MEM_WB[memRead_data][8]_i_11_n_0 ),
        .I1(\MEM_WB[memRead_data][8]_i_12_n_0 ),
        .O(\MEM_WB_reg[memRead_data][8]_i_9_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][9]_i_10 
       (.I0(\MEM_WB[memRead_data][9]_i_13_n_0 ),
        .I1(\MEM_WB[memRead_data][9]_i_14_n_0 ),
        .O(\MEM_WB_reg[memRead_data][9]_i_10_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  MUXF8 \MEM_WB_reg[memRead_data][9]_i_7 
       (.I0(\MEM_WB_reg[memRead_data][9]_i_9_n_0 ),
        .I1(\MEM_WB_reg[memRead_data][9]_i_10_n_0 ),
        .O(memory_reg_mux_sel_a_pos_0_2),
        .S(memory_reg_mux_sel_a_pos_0_n_0));
  MUXF7 \MEM_WB_reg[memRead_data][9]_i_9 
       (.I0(\MEM_WB[memRead_data][9]_i_11_n_0 ),
        .I1(\MEM_WB[memRead_data][9]_i_12_n_0 ),
        .O(\MEM_WB_reg[memRead_data][9]_i_9_n_0 ),
        .S(memory_reg_mux_sel_a_pos_1_n_0));
  LUT4 #(
    .INIT(16'hA820)) 
    \ioBuffer[0]_i_1 
       (.I0(\ioBuffer[4]_i_2_n_0 ),
        .I1(\ioBuffer[4]_i_3_n_0 ),
        .I2(buttons_IBUF[0]),
        .I3(switches_IBUF[0]),
        .O(\ioBuffer[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \ioBuffer[15]_i_1 
       (.I0(\ioBuffer[4]_i_2_n_0 ),
        .I1(\ioBuffer[4]_i_3_n_0 ),
        .I2(E),
        .O(\ioBuffer[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA820)) 
    \ioBuffer[1]_i_1 
       (.I0(\ioBuffer[4]_i_2_n_0 ),
        .I1(\ioBuffer[4]_i_3_n_0 ),
        .I2(buttons_IBUF[1]),
        .I3(switches_IBUF[1]),
        .O(\ioBuffer[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA820)) 
    \ioBuffer[2]_i_1 
       (.I0(\ioBuffer[4]_i_2_n_0 ),
        .I1(\ioBuffer[4]_i_3_n_0 ),
        .I2(buttons_IBUF[2]),
        .I3(switches_IBUF[2]),
        .O(\ioBuffer[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA820)) 
    \ioBuffer[3]_i_1 
       (.I0(\ioBuffer[4]_i_2_n_0 ),
        .I1(\ioBuffer[4]_i_3_n_0 ),
        .I2(buttons_IBUF[3]),
        .I3(switches_IBUF[3]),
        .O(\ioBuffer[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA820)) 
    \ioBuffer[4]_i_1 
       (.I0(\ioBuffer[4]_i_2_n_0 ),
        .I1(\ioBuffer[4]_i_3_n_0 ),
        .I2(buttons_IBUF[4]),
        .I3(switches_IBUF[4]),
        .O(\ioBuffer[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ioBuffer[4]_i_10 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\ioBuffer[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ioBuffer[4]_i_11 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\ioBuffer[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ioBuffer[4]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\EX_MEM_reg[ALU_result][18]_0 ),
        .I4(\ioBuffer[4]_i_5_n_0 ),
        .I5(\ioBuffer[4]_i_6_n_0 ),
        .O(\ioBuffer[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ioBuffer[4]_i_3 
       (.I0(\EX_MEM_reg[ALU_result][6] ),
        .I1(\ioBuffer[4]_i_8_n_0 ),
        .I2(\EX_MEM_reg[ALU_result][10] ),
        .I3(\ioBuffer[4]_i_10_n_0 ),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(\ioBuffer[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ioBuffer[4]_i_4 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\EX_MEM_reg[ALU_result][18]_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ioBuffer[4]_i_5 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[14]),
        .I4(\ioBuffer[4]_i_11_n_0 ),
        .O(\ioBuffer[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ioBuffer[4]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][26] ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\EX_MEM_reg[ALU_result][1] ),
        .I4(\EX_MEM_reg[ALU_result][30] ),
        .I5(\EX_MEM_reg[ALU_result][22] ),
        .O(\ioBuffer[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ioBuffer[4]_i_7 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\EX_MEM_reg[ALU_result][6] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ioBuffer[4]_i_8 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\ioBuffer[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ioBuffer[4]_i_9 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\EX_MEM_reg[ALU_result][10] ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[0] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\ioBuffer[0]_i_1_n_0 ),
        .Q(ioBuffer[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[10] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[10]),
        .Q(ioBuffer[10]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[11] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[11]),
        .Q(ioBuffer[11]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[12] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[12]),
        .Q(ioBuffer[12]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[13] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[13]),
        .Q(ioBuffer[13]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[14] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[14]),
        .Q(ioBuffer[14]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[15] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[15]),
        .Q(ioBuffer[15]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[1] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\ioBuffer[1]_i_1_n_0 ),
        .Q(ioBuffer[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[2] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\ioBuffer[2]_i_1_n_0 ),
        .Q(ioBuffer[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[3] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\ioBuffer[3]_i_1_n_0 ),
        .Q(ioBuffer[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[4] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\ioBuffer[4]_i_1_n_0 ),
        .Q(ioBuffer[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[5] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[5]),
        .Q(ioBuffer[5]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[6] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[6]),
        .Q(ioBuffer[6]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[7] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[7]),
        .Q(ioBuffer[7]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[8] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[8]),
        .Q(ioBuffer[8]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \ioBuffer_reg[9] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(switches_IBUF[9]),
        .Q(ioBuffer[9]),
        .R(\ioBuffer[15]_i_1_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFF1FF06F00C300E70000031700A420230015451300100513000404131100C437),
    .INIT_01(256'h0000000000000000000000000000000000008067FE501EE3FFF2829300F00293),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_0
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_0_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_0_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_0_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_0_n_4,memory_reg_bram_0_n_5,memory_reg_bram_0_n_6,memory_reg_bram_0_n_7,memory_reg_bram_0_n_8,memory_reg_bram_0_n_9,memory_reg_bram_0_n_10,memory_reg_bram_0_n_11,memory_reg_bram_0_n_12,memory_reg_bram_0_n_13,memory_reg_bram_0_n_14,memory_reg_bram_0_n_15,memory_reg_bram_0_n_16,memory_reg_bram_0_n_17,memory_reg_bram_0_n_18,memory_reg_bram_0_n_19,memory_reg_bram_0_n_20,memory_reg_bram_0_n_21,memory_reg_bram_0_n_22,memory_reg_bram_0_n_23,memory_reg_bram_0_n_24,memory_reg_bram_0_n_25,memory_reg_bram_0_n_26,memory_reg_bram_0_n_27,memory_reg_bram_0_n_28,memory_reg_bram_0_n_29,memory_reg_bram_0_n_30,memory_reg_bram_0_n_31,memory_reg_bram_0_n_32,memory_reg_bram_0_n_33,memory_reg_bram_0_n_34,memory_reg_bram_0_n_35}),
        .DOBDO({memory_reg_bram_0_n_36,memory_reg_bram_0_n_37,memory_reg_bram_0_n_38,memory_reg_bram_0_n_39,memory_reg_bram_0_n_40,memory_reg_bram_0_n_41,memory_reg_bram_0_n_42,memory_reg_bram_0_n_43,memory_reg_bram_0_n_44,memory_reg_bram_0_n_45,memory_reg_bram_0_n_46,memory_reg_bram_0_n_47,memory_reg_bram_0_n_48,memory_reg_bram_0_n_49,memory_reg_bram_0_n_50,memory_reg_bram_0_n_51,memory_reg_bram_0_n_52,memory_reg_bram_0_n_53,memory_reg_bram_0_n_54,memory_reg_bram_0_n_55,memory_reg_bram_0_n_56,memory_reg_bram_0_n_57,memory_reg_bram_0_n_58,memory_reg_bram_0_n_59,memory_reg_bram_0_n_60,memory_reg_bram_0_n_61,memory_reg_bram_0_n_62,memory_reg_bram_0_n_63,memory_reg_bram_0_n_64,memory_reg_bram_0_n_65,memory_reg_bram_0_n_66,memory_reg_bram_0_n_67}),
        .DOPADOP(NLW_memory_reg_bram_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_0_i_1_n_0),
        .ENBWREN(memory_reg_bram_0_0),
        .INJECTDBITERR(NLW_memory_reg_bram_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_0_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_0_i_27_n_0,memory_reg_bram_0_i_28_n_0,memory_reg_bram_0_i_29_n_0,memory_reg_bram_0_i_30_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0001)) 
    memory_reg_bram_0_i_1
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(memory_reg_bram_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    memory_reg_bram_0_i_10
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_1[8]),
        .I2(memory_reg_bram_0_1[24]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_1[0]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'hFFFF44F4000044F4)) 
    memory_reg_bram_0_i_11
       (.I0(memory_reg_bram_0_2[1]),
        .I1(memory_reg_bram_0_1[7]),
        .I2(memory_reg_bram_0_1[23]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(memory_reg_bram_0_1[15]),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'hFFFF44F4000044F4)) 
    memory_reg_bram_0_i_12
       (.I0(memory_reg_bram_0_2[1]),
        .I1(memory_reg_bram_0_1[6]),
        .I2(memory_reg_bram_0_1[22]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(memory_reg_bram_0_1[14]),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hFFFF44F4000044F4)) 
    memory_reg_bram_0_i_13
       (.I0(memory_reg_bram_0_2[1]),
        .I1(memory_reg_bram_0_1[5]),
        .I2(memory_reg_bram_0_1[21]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(memory_reg_bram_0_1[13]),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hFFFF44F4000044F4)) 
    memory_reg_bram_0_i_14
       (.I0(memory_reg_bram_0_2[1]),
        .I1(memory_reg_bram_0_1[4]),
        .I2(memory_reg_bram_0_1[20]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(memory_reg_bram_0_1[12]),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'hFFFF44F4000044F4)) 
    memory_reg_bram_0_i_15
       (.I0(memory_reg_bram_0_2[1]),
        .I1(memory_reg_bram_0_1[3]),
        .I2(memory_reg_bram_0_1[19]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(memory_reg_bram_0_1[11]),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'hFFFF44F4000044F4)) 
    memory_reg_bram_0_i_16
       (.I0(memory_reg_bram_0_2[1]),
        .I1(memory_reg_bram_0_1[2]),
        .I2(memory_reg_bram_0_1[18]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(memory_reg_bram_0_1[10]),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'hFFFF44F4000044F4)) 
    memory_reg_bram_0_i_17
       (.I0(memory_reg_bram_0_2[1]),
        .I1(memory_reg_bram_0_1[1]),
        .I2(memory_reg_bram_0_1[17]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(memory_reg_bram_0_1[9]),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'hFFFF44F4000044F4)) 
    memory_reg_bram_0_i_18
       (.I0(memory_reg_bram_0_2[1]),
        .I1(memory_reg_bram_0_1[0]),
        .I2(memory_reg_bram_0_1[16]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(memory_reg_bram_0_1[8]),
        .O(p_1_in[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_19
       (.I0(memory_reg_bram_0_1[7]),
        .I1(Q[0]),
        .I2(memory_reg_bram_0_1[15]),
        .O(p_1_in[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_20
       (.I0(memory_reg_bram_0_1[6]),
        .I1(Q[0]),
        .I2(memory_reg_bram_0_1[14]),
        .O(p_1_in[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_21
       (.I0(memory_reg_bram_0_1[5]),
        .I1(Q[0]),
        .I2(memory_reg_bram_0_1[13]),
        .O(p_1_in[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_22
       (.I0(memory_reg_bram_0_1[4]),
        .I1(Q[0]),
        .I2(memory_reg_bram_0_1[12]),
        .O(p_1_in[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_23
       (.I0(memory_reg_bram_0_1[3]),
        .I1(Q[0]),
        .I2(memory_reg_bram_0_1[11]),
        .O(p_1_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_24
       (.I0(memory_reg_bram_0_1[2]),
        .I1(Q[0]),
        .I2(memory_reg_bram_0_1[10]),
        .O(p_1_in[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_25
       (.I0(memory_reg_bram_0_1[1]),
        .I1(Q[0]),
        .I2(memory_reg_bram_0_1[9]),
        .O(p_1_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_bram_0_i_26
       (.I0(memory_reg_bram_0_1[0]),
        .I1(Q[0]),
        .I2(memory_reg_bram_0_1[8]),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_0_i_27
       (.I0(p_0_in[24]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_0_i_27_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_0_i_28
       (.I0(p_0_in[16]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_0_i_28_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_0_i_29
       (.I0(p_0_in[8]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_0_i_29_n_0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    memory_reg_bram_0_i_3
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_1[15]),
        .I2(memory_reg_bram_0_1[31]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_1[7]),
        .O(p_1_in[31]));
  LUT5 #(
    .INIT(32'h00000002)) 
    memory_reg_bram_0_i_30
       (.I0(p_0_in[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_0_i_30_n_0));
  LUT6 #(
    .INIT(64'h0000000002240000)) 
    memory_reg_bram_0_i_31
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_2[1]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_12_1),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(p_0_in[24]));
  LUT6 #(
    .INIT(64'h0000000010260000)) 
    memory_reg_bram_0_i_32
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_2[1]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_12_1),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'h0000000011140000)) 
    memory_reg_bram_0_i_33
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_2[1]),
        .I2(memory_reg_bram_0_2[0]),
        .I3(Q[0]),
        .I4(memory_reg_bram_12_1),
        .I5(\EX_MEM_reg[ALU_result][18] ),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h0000000000000070)) 
    memory_reg_bram_0_i_34
       (.I0(memory_reg_bram_0_2[1]),
        .I1(memory_reg_bram_0_2[0]),
        .I2(memory_reg_bram_12_1),
        .I3(\EX_MEM_reg[ALU_result][18] ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    memory_reg_bram_0_i_4
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_1[14]),
        .I2(memory_reg_bram_0_1[30]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_1[6]),
        .O(p_1_in[30]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    memory_reg_bram_0_i_5
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_1[13]),
        .I2(memory_reg_bram_0_1[29]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_1[5]),
        .O(p_1_in[29]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    memory_reg_bram_0_i_6
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_1[12]),
        .I2(memory_reg_bram_0_1[28]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_1[4]),
        .O(p_1_in[28]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    memory_reg_bram_0_i_7
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_1[11]),
        .I2(memory_reg_bram_0_1[27]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_1[3]),
        .O(p_1_in[27]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    memory_reg_bram_0_i_8
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_1[10]),
        .I2(memory_reg_bram_0_1[26]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_1[2]),
        .O(p_1_in[26]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    memory_reg_bram_0_i_9
       (.I0(Q[1]),
        .I1(memory_reg_bram_0_1[9]),
        .I2(memory_reg_bram_0_1[25]),
        .I3(Q[0]),
        .I4(memory_reg_bram_0_1[1]),
        .O(p_1_in[25]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_1
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_1_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_1_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_1_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_1_n_4,memory_reg_bram_1_n_5,memory_reg_bram_1_n_6,memory_reg_bram_1_n_7,memory_reg_bram_1_n_8,memory_reg_bram_1_n_9,memory_reg_bram_1_n_10,memory_reg_bram_1_n_11,memory_reg_bram_1_n_12,memory_reg_bram_1_n_13,memory_reg_bram_1_n_14,memory_reg_bram_1_n_15,memory_reg_bram_1_n_16,memory_reg_bram_1_n_17,memory_reg_bram_1_n_18,memory_reg_bram_1_n_19,memory_reg_bram_1_n_20,memory_reg_bram_1_n_21,memory_reg_bram_1_n_22,memory_reg_bram_1_n_23,memory_reg_bram_1_n_24,memory_reg_bram_1_n_25,memory_reg_bram_1_n_26,memory_reg_bram_1_n_27,memory_reg_bram_1_n_28,memory_reg_bram_1_n_29,memory_reg_bram_1_n_30,memory_reg_bram_1_n_31,memory_reg_bram_1_n_32,memory_reg_bram_1_n_33,memory_reg_bram_1_n_34,memory_reg_bram_1_n_35}),
        .DOBDO({memory_reg_bram_1_n_36,memory_reg_bram_1_n_37,memory_reg_bram_1_n_38,memory_reg_bram_1_n_39,memory_reg_bram_1_n_40,memory_reg_bram_1_n_41,memory_reg_bram_1_n_42,memory_reg_bram_1_n_43,memory_reg_bram_1_n_44,memory_reg_bram_1_n_45,memory_reg_bram_1_n_46,memory_reg_bram_1_n_47,memory_reg_bram_1_n_48,memory_reg_bram_1_n_49,memory_reg_bram_1_n_50,memory_reg_bram_1_n_51,memory_reg_bram_1_n_52,memory_reg_bram_1_n_53,memory_reg_bram_1_n_54,memory_reg_bram_1_n_55,memory_reg_bram_1_n_56,memory_reg_bram_1_n_57,memory_reg_bram_1_n_58,memory_reg_bram_1_n_59,memory_reg_bram_1_n_60,memory_reg_bram_1_n_61,memory_reg_bram_1_n_62,memory_reg_bram_1_n_63,memory_reg_bram_1_n_64,memory_reg_bram_1_n_65,memory_reg_bram_1_n_66,memory_reg_bram_1_n_67}),
        .DOPADOP(NLW_memory_reg_bram_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_1_i_1_n_0),
        .ENBWREN(memory_reg_bram_1_0),
        .INJECTDBITERR(NLW_memory_reg_bram_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_1_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_1_i_3_n_0,memory_reg_bram_1_i_4_n_0,memory_reg_bram_1_i_5_n_0,memory_reg_bram_1_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_10" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "10240" *) 
  (* ram_addr_end = "11263" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_10
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_10_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_10_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_10_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_10_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_10_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_10_n_4,memory_reg_bram_10_n_5,memory_reg_bram_10_n_6,memory_reg_bram_10_n_7,memory_reg_bram_10_n_8,memory_reg_bram_10_n_9,memory_reg_bram_10_n_10,memory_reg_bram_10_n_11,memory_reg_bram_10_n_12,memory_reg_bram_10_n_13,memory_reg_bram_10_n_14,memory_reg_bram_10_n_15,memory_reg_bram_10_n_16,memory_reg_bram_10_n_17,memory_reg_bram_10_n_18,memory_reg_bram_10_n_19,memory_reg_bram_10_n_20,memory_reg_bram_10_n_21,memory_reg_bram_10_n_22,memory_reg_bram_10_n_23,memory_reg_bram_10_n_24,memory_reg_bram_10_n_25,memory_reg_bram_10_n_26,memory_reg_bram_10_n_27,memory_reg_bram_10_n_28,memory_reg_bram_10_n_29,memory_reg_bram_10_n_30,memory_reg_bram_10_n_31,memory_reg_bram_10_n_32,memory_reg_bram_10_n_33,memory_reg_bram_10_n_34,memory_reg_bram_10_n_35}),
        .DOBDO({memory_reg_bram_10_n_36,memory_reg_bram_10_n_37,memory_reg_bram_10_n_38,memory_reg_bram_10_n_39,memory_reg_bram_10_n_40,memory_reg_bram_10_n_41,memory_reg_bram_10_n_42,memory_reg_bram_10_n_43,memory_reg_bram_10_n_44,memory_reg_bram_10_n_45,memory_reg_bram_10_n_46,memory_reg_bram_10_n_47,memory_reg_bram_10_n_48,memory_reg_bram_10_n_49,memory_reg_bram_10_n_50,memory_reg_bram_10_n_51,memory_reg_bram_10_n_52,memory_reg_bram_10_n_53,memory_reg_bram_10_n_54,memory_reg_bram_10_n_55,memory_reg_bram_10_n_56,memory_reg_bram_10_n_57,memory_reg_bram_10_n_58,memory_reg_bram_10_n_59,memory_reg_bram_10_n_60,memory_reg_bram_10_n_61,memory_reg_bram_10_n_62,memory_reg_bram_10_n_63,memory_reg_bram_10_n_64,memory_reg_bram_10_n_65,memory_reg_bram_10_n_66,memory_reg_bram_10_n_67}),
        .DOPADOP(NLW_memory_reg_bram_10_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_10_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_10_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_10_i_1_n_0),
        .ENBWREN(memory_reg_bram_10_0),
        .INJECTDBITERR(NLW_memory_reg_bram_10_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_10_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_10_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_10_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_10_i_3_n_0,memory_reg_bram_10_i_4_n_0,memory_reg_bram_10_i_5_n_0,memory_reg_bram_10_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_10_i_1
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[13]),
        .O(memory_reg_bram_10_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_10_i_3
       (.I0(p_0_in[24]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memory_reg_bram_10_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_10_i_4
       (.I0(p_0_in[16]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memory_reg_bram_10_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_10_i_5
       (.I0(p_0_in[8]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memory_reg_bram_10_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_10_i_6
       (.I0(p_0_in[0]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memory_reg_bram_10_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_11" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "11264" *) 
  (* ram_addr_end = "12287" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_11
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_11_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_11_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_11_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_11_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_11_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_11_n_4,memory_reg_bram_11_n_5,memory_reg_bram_11_n_6,memory_reg_bram_11_n_7,memory_reg_bram_11_n_8,memory_reg_bram_11_n_9,memory_reg_bram_11_n_10,memory_reg_bram_11_n_11,memory_reg_bram_11_n_12,memory_reg_bram_11_n_13,memory_reg_bram_11_n_14,memory_reg_bram_11_n_15,memory_reg_bram_11_n_16,memory_reg_bram_11_n_17,memory_reg_bram_11_n_18,memory_reg_bram_11_n_19,memory_reg_bram_11_n_20,memory_reg_bram_11_n_21,memory_reg_bram_11_n_22,memory_reg_bram_11_n_23,memory_reg_bram_11_n_24,memory_reg_bram_11_n_25,memory_reg_bram_11_n_26,memory_reg_bram_11_n_27,memory_reg_bram_11_n_28,memory_reg_bram_11_n_29,memory_reg_bram_11_n_30,memory_reg_bram_11_n_31,memory_reg_bram_11_n_32,memory_reg_bram_11_n_33,memory_reg_bram_11_n_34,memory_reg_bram_11_n_35}),
        .DOBDO({memory_reg_bram_11_n_36,memory_reg_bram_11_n_37,memory_reg_bram_11_n_38,memory_reg_bram_11_n_39,memory_reg_bram_11_n_40,memory_reg_bram_11_n_41,memory_reg_bram_11_n_42,memory_reg_bram_11_n_43,memory_reg_bram_11_n_44,memory_reg_bram_11_n_45,memory_reg_bram_11_n_46,memory_reg_bram_11_n_47,memory_reg_bram_11_n_48,memory_reg_bram_11_n_49,memory_reg_bram_11_n_50,memory_reg_bram_11_n_51,memory_reg_bram_11_n_52,memory_reg_bram_11_n_53,memory_reg_bram_11_n_54,memory_reg_bram_11_n_55,memory_reg_bram_11_n_56,memory_reg_bram_11_n_57,memory_reg_bram_11_n_58,memory_reg_bram_11_n_59,memory_reg_bram_11_n_60,memory_reg_bram_11_n_61,memory_reg_bram_11_n_62,memory_reg_bram_11_n_63,memory_reg_bram_11_n_64,memory_reg_bram_11_n_65,memory_reg_bram_11_n_66,memory_reg_bram_11_n_67}),
        .DOPADOP(NLW_memory_reg_bram_11_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_11_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_11_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_11_i_1_n_0),
        .ENBWREN(memory_reg_bram_11_0),
        .INJECTDBITERR(NLW_memory_reg_bram_11_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_11_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_11_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_11_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_11_i_3_n_0,memory_reg_bram_11_i_4_n_0,memory_reg_bram_11_i_5_n_0,memory_reg_bram_11_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_11_i_1
       (.I0(Q[12]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .O(memory_reg_bram_11_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_11_i_3
       (.I0(p_0_in[24]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[12]),
        .O(memory_reg_bram_11_i_3_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_11_i_4
       (.I0(p_0_in[16]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[12]),
        .O(memory_reg_bram_11_i_4_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_11_i_5
       (.I0(p_0_in[8]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[12]),
        .O(memory_reg_bram_11_i_5_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_11_i_6
       (.I0(p_0_in[0]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(Q[12]),
        .O(memory_reg_bram_11_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_12" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "12288" *) 
  (* ram_addr_end = "13311" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_12
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_12_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_12_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_12_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_12_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_12_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_12_n_4,memory_reg_bram_12_n_5,memory_reg_bram_12_n_6,memory_reg_bram_12_n_7,memory_reg_bram_12_n_8,memory_reg_bram_12_n_9,memory_reg_bram_12_n_10,memory_reg_bram_12_n_11,memory_reg_bram_12_n_12,memory_reg_bram_12_n_13,memory_reg_bram_12_n_14,memory_reg_bram_12_n_15,memory_reg_bram_12_n_16,memory_reg_bram_12_n_17,memory_reg_bram_12_n_18,memory_reg_bram_12_n_19,memory_reg_bram_12_n_20,memory_reg_bram_12_n_21,memory_reg_bram_12_n_22,memory_reg_bram_12_n_23,memory_reg_bram_12_n_24,memory_reg_bram_12_n_25,memory_reg_bram_12_n_26,memory_reg_bram_12_n_27,memory_reg_bram_12_n_28,memory_reg_bram_12_n_29,memory_reg_bram_12_n_30,memory_reg_bram_12_n_31,memory_reg_bram_12_n_32,memory_reg_bram_12_n_33,memory_reg_bram_12_n_34,memory_reg_bram_12_n_35}),
        .DOBDO({memory_reg_bram_12_n_36,memory_reg_bram_12_n_37,memory_reg_bram_12_n_38,memory_reg_bram_12_n_39,memory_reg_bram_12_n_40,memory_reg_bram_12_n_41,memory_reg_bram_12_n_42,memory_reg_bram_12_n_43,memory_reg_bram_12_n_44,memory_reg_bram_12_n_45,memory_reg_bram_12_n_46,memory_reg_bram_12_n_47,memory_reg_bram_12_n_48,memory_reg_bram_12_n_49,memory_reg_bram_12_n_50,memory_reg_bram_12_n_51,memory_reg_bram_12_n_52,memory_reg_bram_12_n_53,memory_reg_bram_12_n_54,memory_reg_bram_12_n_55,memory_reg_bram_12_n_56,memory_reg_bram_12_n_57,memory_reg_bram_12_n_58,memory_reg_bram_12_n_59,memory_reg_bram_12_n_60,memory_reg_bram_12_n_61,memory_reg_bram_12_n_62,memory_reg_bram_12_n_63,memory_reg_bram_12_n_64,memory_reg_bram_12_n_65,memory_reg_bram_12_n_66,memory_reg_bram_12_n_67}),
        .DOPADOP(NLW_memory_reg_bram_12_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_12_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_12_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_12_i_1_n_0),
        .ENBWREN(memory_reg_bram_12_0),
        .INJECTDBITERR(NLW_memory_reg_bram_12_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_12_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_12_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_12_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_12_i_3_n_0,memory_reg_bram_12_i_4_n_0,memory_reg_bram_12_i_5_n_0,memory_reg_bram_12_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_12_i_1
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(memory_reg_bram_12_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_12_i_3
       (.I0(p_0_in[24]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_12_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_12_i_4
       (.I0(p_0_in[16]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_12_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_12_i_5
       (.I0(p_0_in[8]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_12_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_12_i_6
       (.I0(p_0_in[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_12_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_13" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "13312" *) 
  (* ram_addr_end = "14335" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_13
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_13_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_13_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_13_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_13_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_13_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_13_n_4,memory_reg_bram_13_n_5,memory_reg_bram_13_n_6,memory_reg_bram_13_n_7,memory_reg_bram_13_n_8,memory_reg_bram_13_n_9,memory_reg_bram_13_n_10,memory_reg_bram_13_n_11,memory_reg_bram_13_n_12,memory_reg_bram_13_n_13,memory_reg_bram_13_n_14,memory_reg_bram_13_n_15,memory_reg_bram_13_n_16,memory_reg_bram_13_n_17,memory_reg_bram_13_n_18,memory_reg_bram_13_n_19,memory_reg_bram_13_n_20,memory_reg_bram_13_n_21,memory_reg_bram_13_n_22,memory_reg_bram_13_n_23,memory_reg_bram_13_n_24,memory_reg_bram_13_n_25,memory_reg_bram_13_n_26,memory_reg_bram_13_n_27,memory_reg_bram_13_n_28,memory_reg_bram_13_n_29,memory_reg_bram_13_n_30,memory_reg_bram_13_n_31,memory_reg_bram_13_n_32,memory_reg_bram_13_n_33,memory_reg_bram_13_n_34,memory_reg_bram_13_n_35}),
        .DOBDO({memory_reg_bram_13_n_36,memory_reg_bram_13_n_37,memory_reg_bram_13_n_38,memory_reg_bram_13_n_39,memory_reg_bram_13_n_40,memory_reg_bram_13_n_41,memory_reg_bram_13_n_42,memory_reg_bram_13_n_43,memory_reg_bram_13_n_44,memory_reg_bram_13_n_45,memory_reg_bram_13_n_46,memory_reg_bram_13_n_47,memory_reg_bram_13_n_48,memory_reg_bram_13_n_49,memory_reg_bram_13_n_50,memory_reg_bram_13_n_51,memory_reg_bram_13_n_52,memory_reg_bram_13_n_53,memory_reg_bram_13_n_54,memory_reg_bram_13_n_55,memory_reg_bram_13_n_56,memory_reg_bram_13_n_57,memory_reg_bram_13_n_58,memory_reg_bram_13_n_59,memory_reg_bram_13_n_60,memory_reg_bram_13_n_61,memory_reg_bram_13_n_62,memory_reg_bram_13_n_63,memory_reg_bram_13_n_64,memory_reg_bram_13_n_65,memory_reg_bram_13_n_66,memory_reg_bram_13_n_67}),
        .DOPADOP(NLW_memory_reg_bram_13_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_13_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_13_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_13_i_1_n_0),
        .ENBWREN(memory_reg_bram_13_0),
        .INJECTDBITERR(NLW_memory_reg_bram_13_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_13_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_13_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_13_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_13_i_3_n_0,memory_reg_bram_13_i_4_n_0,memory_reg_bram_13_i_5_n_0,memory_reg_bram_13_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_13_i_1
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(memory_reg_bram_13_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_13_i_3
       (.I0(p_0_in[24]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memory_reg_bram_13_i_3_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_13_i_4
       (.I0(p_0_in[16]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memory_reg_bram_13_i_4_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_13_i_5
       (.I0(p_0_in[8]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memory_reg_bram_13_i_5_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_13_i_6
       (.I0(p_0_in[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memory_reg_bram_13_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_14" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "14336" *) 
  (* ram_addr_end = "15359" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_14
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_14_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_14_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_14_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_14_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_14_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_14_n_4,memory_reg_bram_14_n_5,memory_reg_bram_14_n_6,memory_reg_bram_14_n_7,memory_reg_bram_14_n_8,memory_reg_bram_14_n_9,memory_reg_bram_14_n_10,memory_reg_bram_14_n_11,memory_reg_bram_14_n_12,memory_reg_bram_14_n_13,memory_reg_bram_14_n_14,memory_reg_bram_14_n_15,memory_reg_bram_14_n_16,memory_reg_bram_14_n_17,memory_reg_bram_14_n_18,memory_reg_bram_14_n_19,memory_reg_bram_14_n_20,memory_reg_bram_14_n_21,memory_reg_bram_14_n_22,memory_reg_bram_14_n_23,memory_reg_bram_14_n_24,memory_reg_bram_14_n_25,memory_reg_bram_14_n_26,memory_reg_bram_14_n_27,memory_reg_bram_14_n_28,memory_reg_bram_14_n_29,memory_reg_bram_14_n_30,memory_reg_bram_14_n_31,memory_reg_bram_14_n_32,memory_reg_bram_14_n_33,memory_reg_bram_14_n_34,memory_reg_bram_14_n_35}),
        .DOBDO({memory_reg_bram_14_n_36,memory_reg_bram_14_n_37,memory_reg_bram_14_n_38,memory_reg_bram_14_n_39,memory_reg_bram_14_n_40,memory_reg_bram_14_n_41,memory_reg_bram_14_n_42,memory_reg_bram_14_n_43,memory_reg_bram_14_n_44,memory_reg_bram_14_n_45,memory_reg_bram_14_n_46,memory_reg_bram_14_n_47,memory_reg_bram_14_n_48,memory_reg_bram_14_n_49,memory_reg_bram_14_n_50,memory_reg_bram_14_n_51,memory_reg_bram_14_n_52,memory_reg_bram_14_n_53,memory_reg_bram_14_n_54,memory_reg_bram_14_n_55,memory_reg_bram_14_n_56,memory_reg_bram_14_n_57,memory_reg_bram_14_n_58,memory_reg_bram_14_n_59,memory_reg_bram_14_n_60,memory_reg_bram_14_n_61,memory_reg_bram_14_n_62,memory_reg_bram_14_n_63,memory_reg_bram_14_n_64,memory_reg_bram_14_n_65,memory_reg_bram_14_n_66,memory_reg_bram_14_n_67}),
        .DOPADOP(NLW_memory_reg_bram_14_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_14_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_14_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_14_i_1_n_0),
        .ENBWREN(memory_reg_bram_14_0),
        .INJECTDBITERR(NLW_memory_reg_bram_14_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_14_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_14_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_14_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_14_i_3_n_0,memory_reg_bram_14_i_4_n_0,memory_reg_bram_14_i_5_n_0,memory_reg_bram_14_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_14_i_1
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(memory_reg_bram_14_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_14_i_3
       (.I0(p_0_in[24]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_14_i_3_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_14_i_4
       (.I0(p_0_in[16]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_14_i_4_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_14_i_5
       (.I0(p_0_in[8]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_14_i_5_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_14_i_6
       (.I0(p_0_in[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_14_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_15" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "15360" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_15
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_15_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_15_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_15_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_15_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_15_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_15_n_4,memory_reg_bram_15_n_5,memory_reg_bram_15_n_6,memory_reg_bram_15_n_7,memory_reg_bram_15_n_8,memory_reg_bram_15_n_9,memory_reg_bram_15_n_10,memory_reg_bram_15_n_11,memory_reg_bram_15_n_12,memory_reg_bram_15_n_13,memory_reg_bram_15_n_14,memory_reg_bram_15_n_15,memory_reg_bram_15_n_16,memory_reg_bram_15_n_17,memory_reg_bram_15_n_18,memory_reg_bram_15_n_19,memory_reg_bram_15_n_20,memory_reg_bram_15_n_21,memory_reg_bram_15_n_22,memory_reg_bram_15_n_23,memory_reg_bram_15_n_24,memory_reg_bram_15_n_25,memory_reg_bram_15_n_26,memory_reg_bram_15_n_27,memory_reg_bram_15_n_28,memory_reg_bram_15_n_29,memory_reg_bram_15_n_30,memory_reg_bram_15_n_31,memory_reg_bram_15_n_32,memory_reg_bram_15_n_33,memory_reg_bram_15_n_34,memory_reg_bram_15_n_35}),
        .DOBDO({memory_reg_bram_15_n_36,memory_reg_bram_15_n_37,memory_reg_bram_15_n_38,memory_reg_bram_15_n_39,memory_reg_bram_15_n_40,memory_reg_bram_15_n_41,memory_reg_bram_15_n_42,memory_reg_bram_15_n_43,memory_reg_bram_15_n_44,memory_reg_bram_15_n_45,memory_reg_bram_15_n_46,memory_reg_bram_15_n_47,memory_reg_bram_15_n_48,memory_reg_bram_15_n_49,memory_reg_bram_15_n_50,memory_reg_bram_15_n_51,memory_reg_bram_15_n_52,memory_reg_bram_15_n_53,memory_reg_bram_15_n_54,memory_reg_bram_15_n_55,memory_reg_bram_15_n_56,memory_reg_bram_15_n_57,memory_reg_bram_15_n_58,memory_reg_bram_15_n_59,memory_reg_bram_15_n_60,memory_reg_bram_15_n_61,memory_reg_bram_15_n_62,memory_reg_bram_15_n_63,memory_reg_bram_15_n_64,memory_reg_bram_15_n_65,memory_reg_bram_15_n_66,memory_reg_bram_15_n_67}),
        .DOPADOP(NLW_memory_reg_bram_15_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_15_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_15_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_15_i_1_n_0),
        .ENBWREN(memory_reg_bram_15_0),
        .INJECTDBITERR(NLW_memory_reg_bram_15_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_15_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_15_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_15_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_15_i_3_n_0,memory_reg_bram_15_i_4_n_0,memory_reg_bram_15_i_5_n_0,memory_reg_bram_15_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    memory_reg_bram_15_i_1
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(memory_reg_bram_15_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_15_i_3
       (.I0(p_0_in[24]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_15_i_3_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_15_i_4
       (.I0(p_0_in[16]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_15_i_4_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_15_i_5
       (.I0(p_0_in[8]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_15_i_5_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    memory_reg_bram_15_i_6
       (.I0(p_0_in[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_15_i_6_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_1_i_1
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(memory_reg_bram_1_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_1_i_3
       (.I0(p_0_in[24]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memory_reg_bram_1_i_3_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_1_i_4
       (.I0(p_0_in[16]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memory_reg_bram_1_i_4_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_1_i_5
       (.I0(p_0_in[8]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memory_reg_bram_1_i_5_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_1_i_6
       (.I0(p_0_in[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(memory_reg_bram_1_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_2" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_2
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_2_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_2_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_2_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_2_n_4,memory_reg_bram_2_n_5,memory_reg_bram_2_n_6,memory_reg_bram_2_n_7,memory_reg_bram_2_n_8,memory_reg_bram_2_n_9,memory_reg_bram_2_n_10,memory_reg_bram_2_n_11,memory_reg_bram_2_n_12,memory_reg_bram_2_n_13,memory_reg_bram_2_n_14,memory_reg_bram_2_n_15,memory_reg_bram_2_n_16,memory_reg_bram_2_n_17,memory_reg_bram_2_n_18,memory_reg_bram_2_n_19,memory_reg_bram_2_n_20,memory_reg_bram_2_n_21,memory_reg_bram_2_n_22,memory_reg_bram_2_n_23,memory_reg_bram_2_n_24,memory_reg_bram_2_n_25,memory_reg_bram_2_n_26,memory_reg_bram_2_n_27,memory_reg_bram_2_n_28,memory_reg_bram_2_n_29,memory_reg_bram_2_n_30,memory_reg_bram_2_n_31,memory_reg_bram_2_n_32,memory_reg_bram_2_n_33,memory_reg_bram_2_n_34,memory_reg_bram_2_n_35}),
        .DOBDO({memory_reg_bram_2_n_36,memory_reg_bram_2_n_37,memory_reg_bram_2_n_38,memory_reg_bram_2_n_39,memory_reg_bram_2_n_40,memory_reg_bram_2_n_41,memory_reg_bram_2_n_42,memory_reg_bram_2_n_43,memory_reg_bram_2_n_44,memory_reg_bram_2_n_45,memory_reg_bram_2_n_46,memory_reg_bram_2_n_47,memory_reg_bram_2_n_48,memory_reg_bram_2_n_49,memory_reg_bram_2_n_50,memory_reg_bram_2_n_51,memory_reg_bram_2_n_52,memory_reg_bram_2_n_53,memory_reg_bram_2_n_54,memory_reg_bram_2_n_55,memory_reg_bram_2_n_56,memory_reg_bram_2_n_57,memory_reg_bram_2_n_58,memory_reg_bram_2_n_59,memory_reg_bram_2_n_60,memory_reg_bram_2_n_61,memory_reg_bram_2_n_62,memory_reg_bram_2_n_63,memory_reg_bram_2_n_64,memory_reg_bram_2_n_65,memory_reg_bram_2_n_66,memory_reg_bram_2_n_67}),
        .DOPADOP(NLW_memory_reg_bram_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_2_i_1_n_0),
        .ENBWREN(memory_reg_bram_2_0),
        .INJECTDBITERR(NLW_memory_reg_bram_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_2_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_2_i_3_n_0,memory_reg_bram_2_i_4_n_0,memory_reg_bram_2_i_5_n_0,memory_reg_bram_2_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_2_i_1
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(memory_reg_bram_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_2_i_3
       (.I0(p_0_in[24]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_2_i_3_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_2_i_4
       (.I0(p_0_in[16]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_2_i_4_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_2_i_5
       (.I0(p_0_in[8]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_2_i_5_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_2_i_6
       (.I0(p_0_in[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(memory_reg_bram_2_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_3" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_3
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_3_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_3_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_3_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_3_n_4,memory_reg_bram_3_n_5,memory_reg_bram_3_n_6,memory_reg_bram_3_n_7,memory_reg_bram_3_n_8,memory_reg_bram_3_n_9,memory_reg_bram_3_n_10,memory_reg_bram_3_n_11,memory_reg_bram_3_n_12,memory_reg_bram_3_n_13,memory_reg_bram_3_n_14,memory_reg_bram_3_n_15,memory_reg_bram_3_n_16,memory_reg_bram_3_n_17,memory_reg_bram_3_n_18,memory_reg_bram_3_n_19,memory_reg_bram_3_n_20,memory_reg_bram_3_n_21,memory_reg_bram_3_n_22,memory_reg_bram_3_n_23,memory_reg_bram_3_n_24,memory_reg_bram_3_n_25,memory_reg_bram_3_n_26,memory_reg_bram_3_n_27,memory_reg_bram_3_n_28,memory_reg_bram_3_n_29,memory_reg_bram_3_n_30,memory_reg_bram_3_n_31,memory_reg_bram_3_n_32,memory_reg_bram_3_n_33,memory_reg_bram_3_n_34,memory_reg_bram_3_n_35}),
        .DOBDO({memory_reg_bram_3_n_36,memory_reg_bram_3_n_37,memory_reg_bram_3_n_38,memory_reg_bram_3_n_39,memory_reg_bram_3_n_40,memory_reg_bram_3_n_41,memory_reg_bram_3_n_42,memory_reg_bram_3_n_43,memory_reg_bram_3_n_44,memory_reg_bram_3_n_45,memory_reg_bram_3_n_46,memory_reg_bram_3_n_47,memory_reg_bram_3_n_48,memory_reg_bram_3_n_49,memory_reg_bram_3_n_50,memory_reg_bram_3_n_51,memory_reg_bram_3_n_52,memory_reg_bram_3_n_53,memory_reg_bram_3_n_54,memory_reg_bram_3_n_55,memory_reg_bram_3_n_56,memory_reg_bram_3_n_57,memory_reg_bram_3_n_58,memory_reg_bram_3_n_59,memory_reg_bram_3_n_60,memory_reg_bram_3_n_61,memory_reg_bram_3_n_62,memory_reg_bram_3_n_63,memory_reg_bram_3_n_64,memory_reg_bram_3_n_65,memory_reg_bram_3_n_66,memory_reg_bram_3_n_67}),
        .DOPADOP(NLW_memory_reg_bram_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_3_i_1_n_0),
        .ENBWREN(memory_reg_bram_3_0),
        .INJECTDBITERR(NLW_memory_reg_bram_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_3_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_3_i_3_n_0,memory_reg_bram_3_i_4_n_0,memory_reg_bram_3_i_5_n_0,memory_reg_bram_3_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_3_i_1
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(memory_reg_bram_3_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_3_i_3
       (.I0(p_0_in[24]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(memory_reg_bram_3_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_3_i_4
       (.I0(p_0_in[16]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(memory_reg_bram_3_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_3_i_5
       (.I0(p_0_in[8]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(memory_reg_bram_3_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_3_i_6
       (.I0(p_0_in[0]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(memory_reg_bram_3_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_4" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "4096" *) 
  (* ram_addr_end = "5119" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_4
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_4_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_4_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_4_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_4_n_4,memory_reg_bram_4_n_5,memory_reg_bram_4_n_6,memory_reg_bram_4_n_7,memory_reg_bram_4_n_8,memory_reg_bram_4_n_9,memory_reg_bram_4_n_10,memory_reg_bram_4_n_11,memory_reg_bram_4_n_12,memory_reg_bram_4_n_13,memory_reg_bram_4_n_14,memory_reg_bram_4_n_15,memory_reg_bram_4_n_16,memory_reg_bram_4_n_17,memory_reg_bram_4_n_18,memory_reg_bram_4_n_19,memory_reg_bram_4_n_20,memory_reg_bram_4_n_21,memory_reg_bram_4_n_22,memory_reg_bram_4_n_23,memory_reg_bram_4_n_24,memory_reg_bram_4_n_25,memory_reg_bram_4_n_26,memory_reg_bram_4_n_27,memory_reg_bram_4_n_28,memory_reg_bram_4_n_29,memory_reg_bram_4_n_30,memory_reg_bram_4_n_31,memory_reg_bram_4_n_32,memory_reg_bram_4_n_33,memory_reg_bram_4_n_34,memory_reg_bram_4_n_35}),
        .DOBDO({memory_reg_bram_4_n_36,memory_reg_bram_4_n_37,memory_reg_bram_4_n_38,memory_reg_bram_4_n_39,memory_reg_bram_4_n_40,memory_reg_bram_4_n_41,memory_reg_bram_4_n_42,memory_reg_bram_4_n_43,memory_reg_bram_4_n_44,memory_reg_bram_4_n_45,memory_reg_bram_4_n_46,memory_reg_bram_4_n_47,memory_reg_bram_4_n_48,memory_reg_bram_4_n_49,memory_reg_bram_4_n_50,memory_reg_bram_4_n_51,memory_reg_bram_4_n_52,memory_reg_bram_4_n_53,memory_reg_bram_4_n_54,memory_reg_bram_4_n_55,memory_reg_bram_4_n_56,memory_reg_bram_4_n_57,memory_reg_bram_4_n_58,memory_reg_bram_4_n_59,memory_reg_bram_4_n_60,memory_reg_bram_4_n_61,memory_reg_bram_4_n_62,memory_reg_bram_4_n_63,memory_reg_bram_4_n_64,memory_reg_bram_4_n_65,memory_reg_bram_4_n_66,memory_reg_bram_4_n_67}),
        .DOPADOP(NLW_memory_reg_bram_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_4_i_1_n_0),
        .ENBWREN(memory_reg_bram_4_0),
        .INJECTDBITERR(NLW_memory_reg_bram_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_4_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_4_i_3_n_0,memory_reg_bram_4_i_4_n_0,memory_reg_bram_4_i_5_n_0,memory_reg_bram_4_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_4_i_1
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[13]),
        .O(memory_reg_bram_4_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_4_i_3
       (.I0(p_0_in[24]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memory_reg_bram_4_i_3_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_4_i_4
       (.I0(p_0_in[16]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memory_reg_bram_4_i_4_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_4_i_5
       (.I0(p_0_in[8]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memory_reg_bram_4_i_5_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_4_i_6
       (.I0(p_0_in[0]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[14]),
        .O(memory_reg_bram_4_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_5" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "5120" *) 
  (* ram_addr_end = "6143" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_5
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_5_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_5_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_5_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_5_n_4,memory_reg_bram_5_n_5,memory_reg_bram_5_n_6,memory_reg_bram_5_n_7,memory_reg_bram_5_n_8,memory_reg_bram_5_n_9,memory_reg_bram_5_n_10,memory_reg_bram_5_n_11,memory_reg_bram_5_n_12,memory_reg_bram_5_n_13,memory_reg_bram_5_n_14,memory_reg_bram_5_n_15,memory_reg_bram_5_n_16,memory_reg_bram_5_n_17,memory_reg_bram_5_n_18,memory_reg_bram_5_n_19,memory_reg_bram_5_n_20,memory_reg_bram_5_n_21,memory_reg_bram_5_n_22,memory_reg_bram_5_n_23,memory_reg_bram_5_n_24,memory_reg_bram_5_n_25,memory_reg_bram_5_n_26,memory_reg_bram_5_n_27,memory_reg_bram_5_n_28,memory_reg_bram_5_n_29,memory_reg_bram_5_n_30,memory_reg_bram_5_n_31,memory_reg_bram_5_n_32,memory_reg_bram_5_n_33,memory_reg_bram_5_n_34,memory_reg_bram_5_n_35}),
        .DOBDO({memory_reg_bram_5_n_36,memory_reg_bram_5_n_37,memory_reg_bram_5_n_38,memory_reg_bram_5_n_39,memory_reg_bram_5_n_40,memory_reg_bram_5_n_41,memory_reg_bram_5_n_42,memory_reg_bram_5_n_43,memory_reg_bram_5_n_44,memory_reg_bram_5_n_45,memory_reg_bram_5_n_46,memory_reg_bram_5_n_47,memory_reg_bram_5_n_48,memory_reg_bram_5_n_49,memory_reg_bram_5_n_50,memory_reg_bram_5_n_51,memory_reg_bram_5_n_52,memory_reg_bram_5_n_53,memory_reg_bram_5_n_54,memory_reg_bram_5_n_55,memory_reg_bram_5_n_56,memory_reg_bram_5_n_57,memory_reg_bram_5_n_58,memory_reg_bram_5_n_59,memory_reg_bram_5_n_60,memory_reg_bram_5_n_61,memory_reg_bram_5_n_62,memory_reg_bram_5_n_63,memory_reg_bram_5_n_64,memory_reg_bram_5_n_65,memory_reg_bram_5_n_66,memory_reg_bram_5_n_67}),
        .DOPADOP(NLW_memory_reg_bram_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_5_i_1_n_0),
        .ENBWREN(memory_reg_bram_5_0),
        .INJECTDBITERR(NLW_memory_reg_bram_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_5_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_5_i_3_n_0,memory_reg_bram_5_i_4_n_0,memory_reg_bram_5_i_5_n_0,memory_reg_bram_5_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_5_i_1
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .O(memory_reg_bram_5_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_5_i_3
       (.I0(p_0_in[24]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(Q[15]),
        .O(memory_reg_bram_5_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_5_i_4
       (.I0(p_0_in[16]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(Q[15]),
        .O(memory_reg_bram_5_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_5_i_5
       (.I0(p_0_in[8]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(Q[15]),
        .O(memory_reg_bram_5_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_5_i_6
       (.I0(p_0_in[0]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(Q[15]),
        .O(memory_reg_bram_5_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_6" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "6144" *) 
  (* ram_addr_end = "7167" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_6
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_6_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_6_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_6_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_6_n_4,memory_reg_bram_6_n_5,memory_reg_bram_6_n_6,memory_reg_bram_6_n_7,memory_reg_bram_6_n_8,memory_reg_bram_6_n_9,memory_reg_bram_6_n_10,memory_reg_bram_6_n_11,memory_reg_bram_6_n_12,memory_reg_bram_6_n_13,memory_reg_bram_6_n_14,memory_reg_bram_6_n_15,memory_reg_bram_6_n_16,memory_reg_bram_6_n_17,memory_reg_bram_6_n_18,memory_reg_bram_6_n_19,memory_reg_bram_6_n_20,memory_reg_bram_6_n_21,memory_reg_bram_6_n_22,memory_reg_bram_6_n_23,memory_reg_bram_6_n_24,memory_reg_bram_6_n_25,memory_reg_bram_6_n_26,memory_reg_bram_6_n_27,memory_reg_bram_6_n_28,memory_reg_bram_6_n_29,memory_reg_bram_6_n_30,memory_reg_bram_6_n_31,memory_reg_bram_6_n_32,memory_reg_bram_6_n_33,memory_reg_bram_6_n_34,memory_reg_bram_6_n_35}),
        .DOBDO({memory_reg_bram_6_n_36,memory_reg_bram_6_n_37,memory_reg_bram_6_n_38,memory_reg_bram_6_n_39,memory_reg_bram_6_n_40,memory_reg_bram_6_n_41,memory_reg_bram_6_n_42,memory_reg_bram_6_n_43,memory_reg_bram_6_n_44,memory_reg_bram_6_n_45,memory_reg_bram_6_n_46,memory_reg_bram_6_n_47,memory_reg_bram_6_n_48,memory_reg_bram_6_n_49,memory_reg_bram_6_n_50,memory_reg_bram_6_n_51,memory_reg_bram_6_n_52,memory_reg_bram_6_n_53,memory_reg_bram_6_n_54,memory_reg_bram_6_n_55,memory_reg_bram_6_n_56,memory_reg_bram_6_n_57,memory_reg_bram_6_n_58,memory_reg_bram_6_n_59,memory_reg_bram_6_n_60,memory_reg_bram_6_n_61,memory_reg_bram_6_n_62,memory_reg_bram_6_n_63,memory_reg_bram_6_n_64,memory_reg_bram_6_n_65,memory_reg_bram_6_n_66,memory_reg_bram_6_n_67}),
        .DOPADOP(NLW_memory_reg_bram_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_6_i_1_n_0),
        .ENBWREN(memory_reg_bram_6_0),
        .INJECTDBITERR(NLW_memory_reg_bram_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_6_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_6_i_3_n_0,memory_reg_bram_6_i_4_n_0,memory_reg_bram_6_i_5_n_0,memory_reg_bram_6_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_6_i_1
       (.I0(Q[15]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .O(memory_reg_bram_6_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_6_i_3
       (.I0(p_0_in[24]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memory_reg_bram_6_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_6_i_4
       (.I0(p_0_in[16]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memory_reg_bram_6_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_6_i_5
       (.I0(p_0_in[8]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memory_reg_bram_6_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_6_i_6
       (.I0(p_0_in[0]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memory_reg_bram_6_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_7" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "7168" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_7
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_7_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_7_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_7_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_7_n_4,memory_reg_bram_7_n_5,memory_reg_bram_7_n_6,memory_reg_bram_7_n_7,memory_reg_bram_7_n_8,memory_reg_bram_7_n_9,memory_reg_bram_7_n_10,memory_reg_bram_7_n_11,memory_reg_bram_7_n_12,memory_reg_bram_7_n_13,memory_reg_bram_7_n_14,memory_reg_bram_7_n_15,memory_reg_bram_7_n_16,memory_reg_bram_7_n_17,memory_reg_bram_7_n_18,memory_reg_bram_7_n_19,memory_reg_bram_7_n_20,memory_reg_bram_7_n_21,memory_reg_bram_7_n_22,memory_reg_bram_7_n_23,memory_reg_bram_7_n_24,memory_reg_bram_7_n_25,memory_reg_bram_7_n_26,memory_reg_bram_7_n_27,memory_reg_bram_7_n_28,memory_reg_bram_7_n_29,memory_reg_bram_7_n_30,memory_reg_bram_7_n_31,memory_reg_bram_7_n_32,memory_reg_bram_7_n_33,memory_reg_bram_7_n_34,memory_reg_bram_7_n_35}),
        .DOBDO({memory_reg_bram_7_n_36,memory_reg_bram_7_n_37,memory_reg_bram_7_n_38,memory_reg_bram_7_n_39,memory_reg_bram_7_n_40,memory_reg_bram_7_n_41,memory_reg_bram_7_n_42,memory_reg_bram_7_n_43,memory_reg_bram_7_n_44,memory_reg_bram_7_n_45,memory_reg_bram_7_n_46,memory_reg_bram_7_n_47,memory_reg_bram_7_n_48,memory_reg_bram_7_n_49,memory_reg_bram_7_n_50,memory_reg_bram_7_n_51,memory_reg_bram_7_n_52,memory_reg_bram_7_n_53,memory_reg_bram_7_n_54,memory_reg_bram_7_n_55,memory_reg_bram_7_n_56,memory_reg_bram_7_n_57,memory_reg_bram_7_n_58,memory_reg_bram_7_n_59,memory_reg_bram_7_n_60,memory_reg_bram_7_n_61,memory_reg_bram_7_n_62,memory_reg_bram_7_n_63,memory_reg_bram_7_n_64,memory_reg_bram_7_n_65,memory_reg_bram_7_n_66,memory_reg_bram_7_n_67}),
        .DOPADOP(NLW_memory_reg_bram_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_7_i_1_n_0),
        .ENBWREN(memory_reg_bram_7_0),
        .INJECTDBITERR(NLW_memory_reg_bram_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_7_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_7_i_3_n_0,memory_reg_bram_7_i_4_n_0,memory_reg_bram_7_i_5_n_0,memory_reg_bram_7_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_7_i_1
       (.I0(Q[12]),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .O(memory_reg_bram_7_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_7_i_3
       (.I0(p_0_in[24]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .O(memory_reg_bram_7_i_3_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_7_i_4
       (.I0(p_0_in[16]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .O(memory_reg_bram_7_i_4_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_7_i_5
       (.I0(p_0_in[8]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .O(memory_reg_bram_7_i_5_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    memory_reg_bram_7_i_6
       (.I0(p_0_in[0]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[12]),
        .O(memory_reg_bram_7_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_8" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "8192" *) 
  (* ram_addr_end = "9215" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_8
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_8_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_8_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_8_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_8_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_8_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_8_n_4,memory_reg_bram_8_n_5,memory_reg_bram_8_n_6,memory_reg_bram_8_n_7,memory_reg_bram_8_n_8,memory_reg_bram_8_n_9,memory_reg_bram_8_n_10,memory_reg_bram_8_n_11,memory_reg_bram_8_n_12,memory_reg_bram_8_n_13,memory_reg_bram_8_n_14,memory_reg_bram_8_n_15,memory_reg_bram_8_n_16,memory_reg_bram_8_n_17,memory_reg_bram_8_n_18,memory_reg_bram_8_n_19,memory_reg_bram_8_n_20,memory_reg_bram_8_n_21,memory_reg_bram_8_n_22,memory_reg_bram_8_n_23,memory_reg_bram_8_n_24,memory_reg_bram_8_n_25,memory_reg_bram_8_n_26,memory_reg_bram_8_n_27,memory_reg_bram_8_n_28,memory_reg_bram_8_n_29,memory_reg_bram_8_n_30,memory_reg_bram_8_n_31,memory_reg_bram_8_n_32,memory_reg_bram_8_n_33,memory_reg_bram_8_n_34,memory_reg_bram_8_n_35}),
        .DOBDO({memory_reg_bram_8_n_36,memory_reg_bram_8_n_37,memory_reg_bram_8_n_38,memory_reg_bram_8_n_39,memory_reg_bram_8_n_40,memory_reg_bram_8_n_41,memory_reg_bram_8_n_42,memory_reg_bram_8_n_43,memory_reg_bram_8_n_44,memory_reg_bram_8_n_45,memory_reg_bram_8_n_46,memory_reg_bram_8_n_47,memory_reg_bram_8_n_48,memory_reg_bram_8_n_49,memory_reg_bram_8_n_50,memory_reg_bram_8_n_51,memory_reg_bram_8_n_52,memory_reg_bram_8_n_53,memory_reg_bram_8_n_54,memory_reg_bram_8_n_55,memory_reg_bram_8_n_56,memory_reg_bram_8_n_57,memory_reg_bram_8_n_58,memory_reg_bram_8_n_59,memory_reg_bram_8_n_60,memory_reg_bram_8_n_61,memory_reg_bram_8_n_62,memory_reg_bram_8_n_63,memory_reg_bram_8_n_64,memory_reg_bram_8_n_65,memory_reg_bram_8_n_66,memory_reg_bram_8_n_67}),
        .DOPADOP(NLW_memory_reg_bram_8_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_8_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_8_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_8_i_1_n_0),
        .ENBWREN(memory_reg_bram_8_0),
        .INJECTDBITERR(NLW_memory_reg_bram_8_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_8_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_8_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_8_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_8_i_3_n_0,memory_reg_bram_8_i_4_n_0,memory_reg_bram_8_i_5_n_0,memory_reg_bram_8_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_1
       (.I0(Q[15]),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(Q[13]),
        .O(memory_reg_bram_8_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_8_i_3
       (.I0(p_0_in[24]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memory_reg_bram_8_i_3_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_8_i_4
       (.I0(p_0_in[16]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memory_reg_bram_8_i_4_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_8_i_5
       (.I0(p_0_in[8]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memory_reg_bram_8_i_5_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    memory_reg_bram_8_i_6
       (.I0(p_0_in[0]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .I4(Q[15]),
        .O(memory_reg_bram_8_i_6_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_MEMORY/memory_reg_bram_9" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "9216" *) 
  (* ram_addr_end = "10239" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    memory_reg_bram_9
       (.ADDRARDADDR({1'b1,Q[11:2],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,PC[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(NLW_memory_reg_bram_9_CASCADEINA_UNCONNECTED),
        .CASCADEINB(NLW_memory_reg_bram_9_CASCADEINB_UNCONNECTED),
        .CASCADEOUTA(NLW_memory_reg_bram_9_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_bram_9_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DBITERR(NLW_memory_reg_bram_9_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,memory_reg_bram_0_1[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({memory_reg_bram_9_n_4,memory_reg_bram_9_n_5,memory_reg_bram_9_n_6,memory_reg_bram_9_n_7,memory_reg_bram_9_n_8,memory_reg_bram_9_n_9,memory_reg_bram_9_n_10,memory_reg_bram_9_n_11,memory_reg_bram_9_n_12,memory_reg_bram_9_n_13,memory_reg_bram_9_n_14,memory_reg_bram_9_n_15,memory_reg_bram_9_n_16,memory_reg_bram_9_n_17,memory_reg_bram_9_n_18,memory_reg_bram_9_n_19,memory_reg_bram_9_n_20,memory_reg_bram_9_n_21,memory_reg_bram_9_n_22,memory_reg_bram_9_n_23,memory_reg_bram_9_n_24,memory_reg_bram_9_n_25,memory_reg_bram_9_n_26,memory_reg_bram_9_n_27,memory_reg_bram_9_n_28,memory_reg_bram_9_n_29,memory_reg_bram_9_n_30,memory_reg_bram_9_n_31,memory_reg_bram_9_n_32,memory_reg_bram_9_n_33,memory_reg_bram_9_n_34,memory_reg_bram_9_n_35}),
        .DOBDO({memory_reg_bram_9_n_36,memory_reg_bram_9_n_37,memory_reg_bram_9_n_38,memory_reg_bram_9_n_39,memory_reg_bram_9_n_40,memory_reg_bram_9_n_41,memory_reg_bram_9_n_42,memory_reg_bram_9_n_43,memory_reg_bram_9_n_44,memory_reg_bram_9_n_45,memory_reg_bram_9_n_46,memory_reg_bram_9_n_47,memory_reg_bram_9_n_48,memory_reg_bram_9_n_49,memory_reg_bram_9_n_50,memory_reg_bram_9_n_51,memory_reg_bram_9_n_52,memory_reg_bram_9_n_53,memory_reg_bram_9_n_54,memory_reg_bram_9_n_55,memory_reg_bram_9_n_56,memory_reg_bram_9_n_57,memory_reg_bram_9_n_58,memory_reg_bram_9_n_59,memory_reg_bram_9_n_60,memory_reg_bram_9_n_61,memory_reg_bram_9_n_62,memory_reg_bram_9_n_63,memory_reg_bram_9_n_64,memory_reg_bram_9_n_65,memory_reg_bram_9_n_66,memory_reg_bram_9_n_67}),
        .DOPADOP(NLW_memory_reg_bram_9_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_bram_9_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_bram_9_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_bram_9_i_1_n_0),
        .ENBWREN(memory_reg_bram_9_0),
        .INJECTDBITERR(NLW_memory_reg_bram_9_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_bram_9_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_bram_9_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_bram_9_SBITERR_UNCONNECTED),
        .WEA({memory_reg_bram_9_i_3_n_0,memory_reg_bram_9_i_4_n_0,memory_reg_bram_9_i_5_n_0,memory_reg_bram_9_i_6_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_9_i_1
       (.I0(Q[14]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[12]),
        .O(memory_reg_bram_9_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_9_i_3
       (.I0(p_0_in[24]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(memory_reg_bram_9_i_3_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_9_i_4
       (.I0(p_0_in[16]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(memory_reg_bram_9_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_9_i_5
       (.I0(p_0_in[8]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(memory_reg_bram_9_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    memory_reg_bram_9_i_6
       (.I0(p_0_in[0]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(memory_reg_bram_9_i_6_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    memory_reg_mux_sel_a_pos_0
       (.C(memory_reg_mux_sel_a_pos_3_0),
        .CE(1'b1),
        .D(Q[15]),
        .Q(memory_reg_mux_sel_a_pos_0_n_0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    memory_reg_mux_sel_a_pos_1
       (.C(memory_reg_mux_sel_a_pos_3_0),
        .CE(1'b1),
        .D(Q[14]),
        .Q(memory_reg_mux_sel_a_pos_1_n_0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    memory_reg_mux_sel_a_pos_2
       (.C(memory_reg_mux_sel_a_pos_3_0),
        .CE(1'b1),
        .D(Q[13]),
        .Q(memory_reg_mux_sel_a_pos_2_n_0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    memory_reg_mux_sel_a_pos_3
       (.C(memory_reg_mux_sel_a_pos_3_0),
        .CE(1'b1),
        .D(Q[12]),
        .Q(memory_reg_mux_sel_a_pos_3_n_0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    memory_reg_mux_sel_b_pos_0
       (.C(memory_reg_mux_sel_a_pos_3_0),
        .CE(1'b1),
        .D(PC[13]),
        .Q(memory_reg_mux_sel_b_pos_0_n_0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    memory_reg_mux_sel_b_pos_1
       (.C(memory_reg_mux_sel_a_pos_3_0),
        .CE(1'b1),
        .D(PC[12]),
        .Q(memory_reg_mux_sel_b_pos_1_n_0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    memory_reg_mux_sel_b_pos_2
       (.C(memory_reg_mux_sel_a_pos_3_0),
        .CE(1'b1),
        .D(PC[11]),
        .Q(memory_reg_mux_sel_b_pos_2_n_0),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    memory_reg_mux_sel_b_pos_3
       (.C(memory_reg_mux_sel_a_pos_3_0),
        .CE(1'b1),
        .D(PC[10]),
        .Q(memory_reg_mux_sel_b_pos_3_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \r_leds[15]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\EX_MEM_reg[ALU_result][1] ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_leds[15]_i_4 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(Q[28]),
        .I3(Q[29]),
        .O(\EX_MEM_reg[ALU_result][30] ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_leds[15]_i_5 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[24]),
        .I3(Q[25]),
        .O(\EX_MEM_reg[ALU_result][26] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \r_leds[15]_i_6 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .O(\EX_MEM_reg[ALU_result][22] ));
endmodule

module OTTER_MCU
   (Q,
    \EX_MEM_reg[memRead]_0 ,
    memory_reg_mux_sel_a_pos_0,
    memory_reg_mux_sel_a_pos_0_0,
    memory_reg_mux_sel_a_pos_0_1,
    memory_reg_mux_sel_a_pos_0_2,
    memory_reg_mux_sel_a_pos_0_3,
    memory_reg_mux_sel_a_pos_0_4,
    memory_reg_mux_sel_a_pos_0_5,
    memory_reg_mux_sel_a_pos_0_6,
    memory_reg_mux_sel_a_pos_0_7,
    memory_reg_mux_sel_a_pos_0_8,
    memory_reg_mux_sel_a_pos_0_9,
    memory_reg_mux_sel_a_pos_0_10,
    memory_reg_mux_sel_a_pos_0_11,
    memory_reg_mux_sel_a_pos_0_12,
    memory_reg_mux_sel_a_pos_0_13,
    memory_reg_mux_sel_a_pos_0_14,
    memory_reg_mux_sel_a_pos_0_15,
    memory_reg_mux_sel_a_pos_0_16,
    memory_reg_mux_sel_a_pos_0_17,
    memory_reg_mux_sel_a_pos_0_18,
    memory_reg_mux_sel_a_pos_0_19,
    memory_reg_mux_sel_a_pos_0_20,
    memory_reg_mux_sel_a_pos_0_21,
    memory_reg_mux_sel_a_pos_0_22,
    memory_reg_mux_sel_a_pos_0_23,
    memory_reg_mux_sel_a_pos_0_24,
    memory_reg_mux_sel_a_pos_0_25,
    memory_reg_mux_sel_a_pos_0_26,
    memory_reg_mux_sel_a_pos_0_27,
    memory_reg_mux_sel_a_pos_0_28,
    memory_reg_mux_sel_a_pos_0_29,
    memory_reg_mux_sel_a_pos_0_30,
    E,
    \EX_MEM_reg[ALU_result][2]_0 ,
    \EX_MEM_reg[memWrite]_0 ,
    reg_file_reg_2,
    CLK_50MHz_BUFG,
    buttons_IBUF,
    \MEM_WB_reg[memRead_data][31]_0 ,
    \MEM_WB[memRead_data][31]_i_2 ,
    \MEM_WB[memRead_data][0]_i_2 ,
    \MEM_WB[memRead_data][1]_i_2 ,
    \MEM_WB[memRead_data][2]_i_2 ,
    \MEM_WB[memRead_data][3]_i_2 ,
    \MEM_WB[memRead_data][4]_i_2 ,
    \MEM_WB[memRead_data][5]_i_2 ,
    \MEM_WB[memRead_data][6]_i_2 ,
    \MEM_WB[memRead_data][31]_i_2_0 ,
    \MEM_WB_reg[memRead_data][16]_0 ,
    \MEM_WB_reg[memRead_data][17]_0 ,
    \MEM_WB_reg[memRead_data][18]_0 ,
    \MEM_WB_reg[memRead_data][19]_0 ,
    \MEM_WB_reg[memRead_data][20]_0 ,
    \MEM_WB_reg[memRead_data][21]_0 ,
    \MEM_WB_reg[memRead_data][22]_0 ,
    \MEM_WB_reg[memRead_data][23]_0 ,
    \MEM_WB_reg[memRead_data][24]_0 ,
    \MEM_WB_reg[memRead_data][25]_0 ,
    \MEM_WB_reg[memRead_data][26]_0 ,
    \MEM_WB_reg[memRead_data][27]_0 ,
    \MEM_WB_reg[memRead_data][28]_0 ,
    \MEM_WB_reg[memRead_data][29]_0 ,
    \MEM_WB_reg[memRead_data][30]_0 ,
    \MEM_WB_reg[memRead_data][31]_1 ,
    switches_IBUF,
    \MEM_WB_reg[memRead_data][0]_0 ,
    \MEM_WB_reg[memRead_data][1]_0 ,
    \MEM_WB_reg[memRead_data][2]_0 ,
    \MEM_WB_reg[memRead_data][3]_0 ,
    \MEM_WB_reg[memRead_data][4]_0 ,
    \MEM_WB_reg[memRead_data][5]_0 ,
    \MEM_WB_reg[memRead_data][6]_0 );
  output [15:0]Q;
  output \EX_MEM_reg[memRead]_0 ;
  output memory_reg_mux_sel_a_pos_0;
  output memory_reg_mux_sel_a_pos_0_0;
  output memory_reg_mux_sel_a_pos_0_1;
  output memory_reg_mux_sel_a_pos_0_2;
  output memory_reg_mux_sel_a_pos_0_3;
  output memory_reg_mux_sel_a_pos_0_4;
  output memory_reg_mux_sel_a_pos_0_5;
  output memory_reg_mux_sel_a_pos_0_6;
  output memory_reg_mux_sel_a_pos_0_7;
  output memory_reg_mux_sel_a_pos_0_8;
  output memory_reg_mux_sel_a_pos_0_9;
  output memory_reg_mux_sel_a_pos_0_10;
  output memory_reg_mux_sel_a_pos_0_11;
  output memory_reg_mux_sel_a_pos_0_12;
  output memory_reg_mux_sel_a_pos_0_13;
  output memory_reg_mux_sel_a_pos_0_14;
  output memory_reg_mux_sel_a_pos_0_15;
  output memory_reg_mux_sel_a_pos_0_16;
  output memory_reg_mux_sel_a_pos_0_17;
  output memory_reg_mux_sel_a_pos_0_18;
  output memory_reg_mux_sel_a_pos_0_19;
  output memory_reg_mux_sel_a_pos_0_20;
  output memory_reg_mux_sel_a_pos_0_21;
  output memory_reg_mux_sel_a_pos_0_22;
  output memory_reg_mux_sel_a_pos_0_23;
  output memory_reg_mux_sel_a_pos_0_24;
  output memory_reg_mux_sel_a_pos_0_25;
  output memory_reg_mux_sel_a_pos_0_26;
  output memory_reg_mux_sel_a_pos_0_27;
  output memory_reg_mux_sel_a_pos_0_28;
  output memory_reg_mux_sel_a_pos_0_29;
  output memory_reg_mux_sel_a_pos_0_30;
  output [0:0]E;
  output [0:0]\EX_MEM_reg[ALU_result][2]_0 ;
  output [0:0]\EX_MEM_reg[memWrite]_0 ;
  input reg_file_reg_2;
  input CLK_50MHz_BUFG;
  input [4:0]buttons_IBUF;
  input \MEM_WB_reg[memRead_data][31]_0 ;
  input \MEM_WB[memRead_data][31]_i_2 ;
  input \MEM_WB[memRead_data][0]_i_2 ;
  input \MEM_WB[memRead_data][1]_i_2 ;
  input \MEM_WB[memRead_data][2]_i_2 ;
  input \MEM_WB[memRead_data][3]_i_2 ;
  input \MEM_WB[memRead_data][4]_i_2 ;
  input \MEM_WB[memRead_data][5]_i_2 ;
  input \MEM_WB[memRead_data][6]_i_2 ;
  input \MEM_WB[memRead_data][31]_i_2_0 ;
  input \MEM_WB_reg[memRead_data][16]_0 ;
  input \MEM_WB_reg[memRead_data][17]_0 ;
  input \MEM_WB_reg[memRead_data][18]_0 ;
  input \MEM_WB_reg[memRead_data][19]_0 ;
  input \MEM_WB_reg[memRead_data][20]_0 ;
  input \MEM_WB_reg[memRead_data][21]_0 ;
  input \MEM_WB_reg[memRead_data][22]_0 ;
  input \MEM_WB_reg[memRead_data][23]_0 ;
  input \MEM_WB_reg[memRead_data][24]_0 ;
  input \MEM_WB_reg[memRead_data][25]_0 ;
  input \MEM_WB_reg[memRead_data][26]_0 ;
  input \MEM_WB_reg[memRead_data][27]_0 ;
  input \MEM_WB_reg[memRead_data][28]_0 ;
  input \MEM_WB_reg[memRead_data][29]_0 ;
  input \MEM_WB_reg[memRead_data][30]_0 ;
  input \MEM_WB_reg[memRead_data][31]_1 ;
  input [15:0]switches_IBUF;
  input \MEM_WB_reg[memRead_data][0]_0 ;
  input \MEM_WB_reg[memRead_data][1]_0 ;
  input \MEM_WB_reg[memRead_data][2]_0 ;
  input \MEM_WB_reg[memRead_data][3]_0 ;
  input \MEM_WB_reg[memRead_data][4]_0 ;
  input \MEM_WB_reg[memRead_data][5]_0 ;
  input \MEM_WB_reg[memRead_data][6]_0 ;

  wire [30:0]ALU_forward_muxA;
  wire [31:0]ALU_forward_muxB;
  wire [27:1]ALU_srcB;
  wire BRANCH_CONDITIONAL_n_4;
  wire BRANCH_target0_carry__0_i_1_n_0;
  wire BRANCH_target0_carry__0_i_2_n_0;
  wire BRANCH_target0_carry__0_i_3_n_0;
  wire BRANCH_target0_carry__0_i_4_n_0;
  wire BRANCH_target0_carry__0_n_0;
  wire BRANCH_target0_carry__1_i_1_n_0;
  wire BRANCH_target0_carry__1_i_2_n_0;
  wire BRANCH_target0_carry__1_i_3_n_0;
  wire BRANCH_target0_carry__1_i_4_n_0;
  wire BRANCH_target0_carry__1_n_0;
  wire BRANCH_target0_carry__2_i_1_n_0;
  wire BRANCH_target0_carry__2_i_2_n_0;
  wire BRANCH_target0_carry__2_i_3_n_0;
  wire BRANCH_target0_carry__2_i_4_n_0;
  wire BRANCH_target0_carry__2_n_0;
  wire BRANCH_target0_carry__3_i_1_n_0;
  wire BRANCH_target0_carry__3_i_2_n_0;
  wire BRANCH_target0_carry__3_i_3_n_0;
  wire BRANCH_target0_carry__3_i_4_n_0;
  wire BRANCH_target0_carry__3_n_0;
  wire BRANCH_target0_carry__4_i_1_n_0;
  wire BRANCH_target0_carry__4_i_2_n_0;
  wire BRANCH_target0_carry__4_i_3_n_0;
  wire BRANCH_target0_carry__4_i_4_n_0;
  wire BRANCH_target0_carry__4_n_0;
  wire BRANCH_target0_carry__5_i_1_n_0;
  wire BRANCH_target0_carry__5_i_2_n_0;
  wire BRANCH_target0_carry__5_i_3_n_0;
  wire BRANCH_target0_carry__5_i_4_n_0;
  wire BRANCH_target0_carry__5_n_0;
  wire BRANCH_target0_carry_i_1_n_0;
  wire BRANCH_target0_carry_i_2_n_0;
  wire BRANCH_target0_carry_i_3_n_0;
  wire BRANCH_target0_carry_i_4_n_0;
  wire BRANCH_target0_carry_n_0;
  wire CLK_50MHz_BUFG;
  wire [3:0]\CONTROL_UNIT/alu_fun ;
  wire \CONTROL_UNIT/branch ;
  wire \CONTROL_UNIT/jump ;
  wire \CONTROL_UNIT/memRead2 ;
  wire \CONTROL_UNIT/memWrite ;
  wire \CONTROL_UNIT/regWrite ;
  wire [1:0]\CONTROL_UNIT/rf_wr_sel ;
  wire \CONTROL_UNIT/srcB_sel ;
  wire \DE_EX[alu_fun][3]_i_2_n_0 ;
  wire \DE_EX[imm][19]_i_2_n_0 ;
  wire \DE_EX[imm][31]_i_2_n_0 ;
  wire \DE_EX[imm][31]_i_3_n_0 ;
  wire \DE_EX[imm][4]_i_2_n_0 ;
  wire \DE_EX[rf_sel][0]_i_2_n_0 ;
  wire \DE_EX_reg[IR_n_0_][0] ;
  wire \DE_EX_reg[IR_n_0_][1] ;
  wire \DE_EX_reg[IR_n_0_][2] ;
  wire \DE_EX_reg[IR_n_0_][3] ;
  wire \DE_EX_reg[IR_n_0_][4] ;
  wire \DE_EX_reg[IR_n_0_][5] ;
  wire \DE_EX_reg[IR_n_0_][6] ;
  wire [31:0]\DE_EX_reg[PC] ;
  wire \DE_EX_reg[alu_fun_n_0_][0] ;
  wire \DE_EX_reg[alu_fun_n_0_][1] ;
  wire \DE_EX_reg[alu_fun_n_0_][2] ;
  wire \DE_EX_reg[alu_fun_n_0_][3] ;
  wire \DE_EX_reg[branch_n_0_] ;
  wire [31:0]\DE_EX_reg[imm] ;
  wire \DE_EX_reg[jump_n_0_] ;
  wire \DE_EX_reg[memRead]__0 ;
  wire \DE_EX_reg[memWrite]__0 ;
  wire \DE_EX_reg[rd_addr_n_0_][0] ;
  wire \DE_EX_reg[rd_addr_n_0_][1] ;
  wire \DE_EX_reg[rd_addr_n_0_][2] ;
  wire \DE_EX_reg[rd_addr_n_0_][3] ;
  wire \DE_EX_reg[rd_addr_n_0_][4] ;
  wire \DE_EX_reg[regWrite]__0 ;
  wire \DE_EX_reg[rf_sel_n_0_][0] ;
  wire \DE_EX_reg[rf_sel_n_0_][1] ;
  wire \DE_EX_reg[rs1_addr_n_0_][0] ;
  wire \DE_EX_reg[rs1_addr_n_0_][1] ;
  wire \DE_EX_reg[rs1_addr_n_0_][2] ;
  wire \DE_EX_reg[rs1_addr_n_0_][3] ;
  wire \DE_EX_reg[rs1_addr_n_0_][4] ;
  wire \DE_EX_reg[rs2_addr_n_0_][0] ;
  wire \DE_EX_reg[rs2_addr_n_0_][1] ;
  wire \DE_EX_reg[rs2_addr_n_0_][2] ;
  wire \DE_EX_reg[rs2_addr_n_0_][3] ;
  wire \DE_EX_reg[rs2_addr_n_0_][4] ;
  wire \DE_EX_reg[srcB_sel]__0 ;
  wire [0:0]E;
  wire \EX_MEM[ALU_result][31]_i_3_n_0 ;
  wire [0:0]\EX_MEM_reg[ALU_result][2]_0 ;
  wire [31:0]\EX_MEM_reg[PC] ;
  wire \EX_MEM_reg[memRead]_0 ;
  wire \EX_MEM_reg[memRead_sign_n_0_] ;
  wire \EX_MEM_reg[memRead_size_n_0_][0] ;
  wire \EX_MEM_reg[memRead_size_n_0_][1] ;
  wire [0:0]\EX_MEM_reg[memWrite]_0 ;
  wire \EX_MEM_reg[memWrite_n_0_] ;
  wire \EX_MEM_reg[rd_addr_n_0_][0] ;
  wire \EX_MEM_reg[rd_addr_n_0_][1] ;
  wire \EX_MEM_reg[rd_addr_n_0_][2] ;
  wire \EX_MEM_reg[rd_addr_n_0_][3] ;
  wire \EX_MEM_reg[rd_addr_n_0_][4] ;
  wire \EX_MEM_reg[regWrite_n_0_] ;
  wire [1:0]\EX_MEM_reg[rf_sel] ;
  wire \EX_MEM_reg[write_data_n_0_][16] ;
  wire \EX_MEM_reg[write_data_n_0_][17] ;
  wire \EX_MEM_reg[write_data_n_0_][18] ;
  wire \EX_MEM_reg[write_data_n_0_][19] ;
  wire \EX_MEM_reg[write_data_n_0_][20] ;
  wire \EX_MEM_reg[write_data_n_0_][21] ;
  wire \EX_MEM_reg[write_data_n_0_][22] ;
  wire \EX_MEM_reg[write_data_n_0_][23] ;
  wire \EX_MEM_reg[write_data_n_0_][24] ;
  wire \EX_MEM_reg[write_data_n_0_][25] ;
  wire \EX_MEM_reg[write_data_n_0_][26] ;
  wire \EX_MEM_reg[write_data_n_0_][27] ;
  wire \EX_MEM_reg[write_data_n_0_][28] ;
  wire \EX_MEM_reg[write_data_n_0_][29] ;
  wire \EX_MEM_reg[write_data_n_0_][30] ;
  wire \EX_MEM_reg[write_data_n_0_][31] ;
  wire \HAZARD_UNIT/forwardB_E2__3 ;
  wire [4:0]\IF_DE[rd_addr] ;
  wire [4:0]\IF_DE[rs1_addr] ;
  wire [4:0]\IF_DE[rs2_addr] ;
  wire [6:0]\IF_DE_reg[IR] ;
  wire \IF_DE_reg[IR_n_0_][12] ;
  wire \IF_DE_reg[IR_n_0_][13] ;
  wire \IF_DE_reg[IR_n_0_][14] ;
  wire \IF_DE_reg[IR_n_0_][25] ;
  wire \IF_DE_reg[IR_n_0_][26] ;
  wire \IF_DE_reg[IR_n_0_][27] ;
  wire \IF_DE_reg[IR_n_0_][28] ;
  wire \IF_DE_reg[IR_n_0_][29] ;
  wire \IF_DE_reg[IR_n_0_][30] ;
  wire \IF_DE_reg[IR_n_0_][31] ;
  wire [31:0]\IF_DE_reg[PC] ;
  wire [31:0]IOBUS_addr;
  wire [31:0]IR;
  wire \MEM_WB[PC_plus4][4]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][0]_i_2 ;
  wire \MEM_WB[memRead_data][14]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_8_n_0 ;
  wire \MEM_WB[memRead_data][14]_i_9_n_0 ;
  wire \MEM_WB[memRead_data][15]_i_2_n_0 ;
  wire \MEM_WB[memRead_data][1]_i_2 ;
  wire \MEM_WB[memRead_data][2]_i_2 ;
  wire \MEM_WB[memRead_data][31]_i_10_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_11_n_0 ;
  wire \MEM_WB[memRead_data][31]_i_2 ;
  wire \MEM_WB[memRead_data][31]_i_2_0 ;
  wire \MEM_WB[memRead_data][31]_i_5_n_0 ;
  wire \MEM_WB[memRead_data][3]_i_2 ;
  wire \MEM_WB[memRead_data][4]_i_2 ;
  wire \MEM_WB[memRead_data][5]_i_2 ;
  wire \MEM_WB[memRead_data][6]_i_2 ;
  wire \MEM_WB[memRead_data][6]_i_6_n_0 ;
  wire \MEM_WB[memRead_data][7]_i_4_n_0 ;
  wire [31:0]\MEM_WB_reg[ALU_result] ;
  wire [31:0]\MEM_WB_reg[PC_plus4] ;
  wire \MEM_WB_reg[PC_plus4][12]_i_1_n_0 ;
  wire \MEM_WB_reg[PC_plus4][12]_i_1_n_4 ;
  wire \MEM_WB_reg[PC_plus4][12]_i_1_n_5 ;
  wire \MEM_WB_reg[PC_plus4][12]_i_1_n_6 ;
  wire \MEM_WB_reg[PC_plus4][12]_i_1_n_7 ;
  wire \MEM_WB_reg[PC_plus4][16]_i_1_n_0 ;
  wire \MEM_WB_reg[PC_plus4][16]_i_1_n_4 ;
  wire \MEM_WB_reg[PC_plus4][16]_i_1_n_5 ;
  wire \MEM_WB_reg[PC_plus4][16]_i_1_n_6 ;
  wire \MEM_WB_reg[PC_plus4][16]_i_1_n_7 ;
  wire \MEM_WB_reg[PC_plus4][20]_i_1_n_0 ;
  wire \MEM_WB_reg[PC_plus4][20]_i_1_n_4 ;
  wire \MEM_WB_reg[PC_plus4][20]_i_1_n_5 ;
  wire \MEM_WB_reg[PC_plus4][20]_i_1_n_6 ;
  wire \MEM_WB_reg[PC_plus4][20]_i_1_n_7 ;
  wire \MEM_WB_reg[PC_plus4][24]_i_1_n_0 ;
  wire \MEM_WB_reg[PC_plus4][24]_i_1_n_4 ;
  wire \MEM_WB_reg[PC_plus4][24]_i_1_n_5 ;
  wire \MEM_WB_reg[PC_plus4][24]_i_1_n_6 ;
  wire \MEM_WB_reg[PC_plus4][24]_i_1_n_7 ;
  wire \MEM_WB_reg[PC_plus4][28]_i_1_n_0 ;
  wire \MEM_WB_reg[PC_plus4][28]_i_1_n_4 ;
  wire \MEM_WB_reg[PC_plus4][28]_i_1_n_5 ;
  wire \MEM_WB_reg[PC_plus4][28]_i_1_n_6 ;
  wire \MEM_WB_reg[PC_plus4][28]_i_1_n_7 ;
  wire \MEM_WB_reg[PC_plus4][31]_i_1_n_5 ;
  wire \MEM_WB_reg[PC_plus4][31]_i_1_n_6 ;
  wire \MEM_WB_reg[PC_plus4][31]_i_1_n_7 ;
  wire \MEM_WB_reg[PC_plus4][4]_i_1_n_0 ;
  wire \MEM_WB_reg[PC_plus4][4]_i_1_n_4 ;
  wire \MEM_WB_reg[PC_plus4][4]_i_1_n_5 ;
  wire \MEM_WB_reg[PC_plus4][4]_i_1_n_6 ;
  wire \MEM_WB_reg[PC_plus4][4]_i_1_n_7 ;
  wire \MEM_WB_reg[PC_plus4][8]_i_1_n_0 ;
  wire \MEM_WB_reg[PC_plus4][8]_i_1_n_4 ;
  wire \MEM_WB_reg[PC_plus4][8]_i_1_n_5 ;
  wire \MEM_WB_reg[PC_plus4][8]_i_1_n_6 ;
  wire \MEM_WB_reg[PC_plus4][8]_i_1_n_7 ;
  wire [31:0]\MEM_WB_reg[memRead_data] ;
  wire \MEM_WB_reg[memRead_data][0]_0 ;
  wire \MEM_WB_reg[memRead_data][16]_0 ;
  wire \MEM_WB_reg[memRead_data][17]_0 ;
  wire \MEM_WB_reg[memRead_data][18]_0 ;
  wire \MEM_WB_reg[memRead_data][19]_0 ;
  wire \MEM_WB_reg[memRead_data][1]_0 ;
  wire \MEM_WB_reg[memRead_data][20]_0 ;
  wire \MEM_WB_reg[memRead_data][21]_0 ;
  wire \MEM_WB_reg[memRead_data][22]_0 ;
  wire \MEM_WB_reg[memRead_data][23]_0 ;
  wire \MEM_WB_reg[memRead_data][24]_0 ;
  wire \MEM_WB_reg[memRead_data][25]_0 ;
  wire \MEM_WB_reg[memRead_data][26]_0 ;
  wire \MEM_WB_reg[memRead_data][27]_0 ;
  wire \MEM_WB_reg[memRead_data][28]_0 ;
  wire \MEM_WB_reg[memRead_data][29]_0 ;
  wire \MEM_WB_reg[memRead_data][2]_0 ;
  wire \MEM_WB_reg[memRead_data][30]_0 ;
  wire \MEM_WB_reg[memRead_data][31]_0 ;
  wire \MEM_WB_reg[memRead_data][31]_1 ;
  wire \MEM_WB_reg[memRead_data][3]_0 ;
  wire \MEM_WB_reg[memRead_data][4]_0 ;
  wire \MEM_WB_reg[memRead_data][5]_0 ;
  wire \MEM_WB_reg[memRead_data][6]_0 ;
  wire \MEM_WB_reg[rd_addr_n_0_][0] ;
  wire \MEM_WB_reg[rd_addr_n_0_][1] ;
  wire \MEM_WB_reg[rd_addr_n_0_][2] ;
  wire \MEM_WB_reg[rd_addr_n_0_][3] ;
  wire \MEM_WB_reg[rd_addr_n_0_][4] ;
  wire \MEM_WB_reg[regWrite_n_0_] ;
  wire [1:0]\MEM_WB_reg[rf_sel] ;
  wire OTTER_ALU_n_38;
  wire OTTER_ALU_n_39;
  wire OTTER_ALU_n_40;
  wire OTTER_ALU_n_41;
  wire OTTER_ALU_n_42;
  wire OTTER_ALU_n_43;
  wire OTTER_ALU_n_44;
  wire OTTER_ALU_n_45;
  wire OTTER_ALU_n_46;
  wire OTTER_ALU_n_47;
  wire OTTER_ALU_n_48;
  wire OTTER_ALU_n_49;
  wire OTTER_ALU_n_50;
  wire OTTER_ALU_n_51;
  wire OTTER_ALU_n_52;
  wire OTTER_ALU_n_53;
  wire OTTER_ALU_n_54;
  wire OTTER_ALU_n_55;
  wire OTTER_ALU_n_56;
  wire OTTER_ALU_n_57;
  wire OTTER_ALU_n_58;
  wire OTTER_ALU_n_59;
  wire OTTER_ALU_n_60;
  wire OTTER_ALU_n_61;
  wire OTTER_ALU_n_62;
  wire OTTER_ALU_n_63;
  wire OTTER_ALU_n_64;
  wire OTTER_ALU_n_65;
  wire OTTER_MEMORY_n_100;
  wire OTTER_MEMORY_n_101;
  wire OTTER_MEMORY_n_102;
  wire OTTER_MEMORY_n_103;
  wire OTTER_MEMORY_n_96;
  wire OTTER_MEMORY_n_97;
  wire OTTER_MEMORY_n_98;
  wire OTTER_MEMORY_n_99;
  wire OTTER_REG_FILE_n_0;
  wire OTTER_REG_FILE_n_1;
  wire OTTER_REG_FILE_n_100;
  wire OTTER_REG_FILE_n_101;
  wire OTTER_REG_FILE_n_102;
  wire OTTER_REG_FILE_n_103;
  wire OTTER_REG_FILE_n_104;
  wire OTTER_REG_FILE_n_105;
  wire OTTER_REG_FILE_n_106;
  wire OTTER_REG_FILE_n_107;
  wire OTTER_REG_FILE_n_108;
  wire OTTER_REG_FILE_n_109;
  wire OTTER_REG_FILE_n_110;
  wire OTTER_REG_FILE_n_111;
  wire OTTER_REG_FILE_n_112;
  wire OTTER_REG_FILE_n_113;
  wire OTTER_REG_FILE_n_114;
  wire OTTER_REG_FILE_n_115;
  wire OTTER_REG_FILE_n_116;
  wire OTTER_REG_FILE_n_117;
  wire OTTER_REG_FILE_n_118;
  wire OTTER_REG_FILE_n_119;
  wire OTTER_REG_FILE_n_120;
  wire OTTER_REG_FILE_n_121;
  wire OTTER_REG_FILE_n_154;
  wire OTTER_REG_FILE_n_155;
  wire OTTER_REG_FILE_n_156;
  wire OTTER_REG_FILE_n_157;
  wire OTTER_REG_FILE_n_158;
  wire OTTER_REG_FILE_n_159;
  wire OTTER_REG_FILE_n_160;
  wire OTTER_REG_FILE_n_161;
  wire OTTER_REG_FILE_n_164;
  wire OTTER_REG_FILE_n_165;
  wire OTTER_REG_FILE_n_166;
  wire OTTER_REG_FILE_n_167;
  wire OTTER_REG_FILE_n_168;
  wire OTTER_REG_FILE_n_169;
  wire OTTER_REG_FILE_n_170;
  wire OTTER_REG_FILE_n_171;
  wire OTTER_REG_FILE_n_172;
  wire OTTER_REG_FILE_n_173;
  wire OTTER_REG_FILE_n_174;
  wire OTTER_REG_FILE_n_175;
  wire OTTER_REG_FILE_n_176;
  wire OTTER_REG_FILE_n_177;
  wire OTTER_REG_FILE_n_178;
  wire OTTER_REG_FILE_n_179;
  wire OTTER_REG_FILE_n_180;
  wire OTTER_REG_FILE_n_181;
  wire OTTER_REG_FILE_n_182;
  wire OTTER_REG_FILE_n_183;
  wire OTTER_REG_FILE_n_184;
  wire OTTER_REG_FILE_n_185;
  wire OTTER_REG_FILE_n_186;
  wire OTTER_REG_FILE_n_187;
  wire OTTER_REG_FILE_n_2;
  wire OTTER_REG_FILE_n_220;
  wire OTTER_REG_FILE_n_221;
  wire OTTER_REG_FILE_n_222;
  wire OTTER_REG_FILE_n_223;
  wire OTTER_REG_FILE_n_224;
  wire OTTER_REG_FILE_n_225;
  wire OTTER_REG_FILE_n_226;
  wire OTTER_REG_FILE_n_227;
  wire OTTER_REG_FILE_n_228;
  wire OTTER_REG_FILE_n_229;
  wire OTTER_REG_FILE_n_230;
  wire OTTER_REG_FILE_n_231;
  wire OTTER_REG_FILE_n_232;
  wire OTTER_REG_FILE_n_233;
  wire OTTER_REG_FILE_n_234;
  wire OTTER_REG_FILE_n_235;
  wire OTTER_REG_FILE_n_236;
  wire OTTER_REG_FILE_n_237;
  wire OTTER_REG_FILE_n_238;
  wire OTTER_REG_FILE_n_239;
  wire OTTER_REG_FILE_n_240;
  wire OTTER_REG_FILE_n_241;
  wire OTTER_REG_FILE_n_242;
  wire OTTER_REG_FILE_n_243;
  wire OTTER_REG_FILE_n_244;
  wire OTTER_REG_FILE_n_245;
  wire OTTER_REG_FILE_n_246;
  wire OTTER_REG_FILE_n_247;
  wire OTTER_REG_FILE_n_248;
  wire OTTER_REG_FILE_n_249;
  wire OTTER_REG_FILE_n_250;
  wire OTTER_REG_FILE_n_251;
  wire OTTER_REG_FILE_n_252;
  wire OTTER_REG_FILE_n_253;
  wire OTTER_REG_FILE_n_254;
  wire OTTER_REG_FILE_n_255;
  wire OTTER_REG_FILE_n_256;
  wire OTTER_REG_FILE_n_257;
  wire OTTER_REG_FILE_n_258;
  wire OTTER_REG_FILE_n_259;
  wire OTTER_REG_FILE_n_260;
  wire OTTER_REG_FILE_n_261;
  wire OTTER_REG_FILE_n_262;
  wire OTTER_REG_FILE_n_263;
  wire OTTER_REG_FILE_n_264;
  wire OTTER_REG_FILE_n_265;
  wire OTTER_REG_FILE_n_266;
  wire OTTER_REG_FILE_n_267;
  wire OTTER_REG_FILE_n_268;
  wire OTTER_REG_FILE_n_269;
  wire OTTER_REG_FILE_n_270;
  wire OTTER_REG_FILE_n_271;
  wire OTTER_REG_FILE_n_273;
  wire OTTER_REG_FILE_n_274;
  wire OTTER_REG_FILE_n_275;
  wire OTTER_REG_FILE_n_276;
  wire OTTER_REG_FILE_n_277;
  wire OTTER_REG_FILE_n_278;
  wire OTTER_REG_FILE_n_279;
  wire OTTER_REG_FILE_n_280;
  wire OTTER_REG_FILE_n_281;
  wire OTTER_REG_FILE_n_282;
  wire OTTER_REG_FILE_n_283;
  wire OTTER_REG_FILE_n_284;
  wire OTTER_REG_FILE_n_285;
  wire OTTER_REG_FILE_n_286;
  wire OTTER_REG_FILE_n_287;
  wire OTTER_REG_FILE_n_288;
  wire OTTER_REG_FILE_n_289;
  wire OTTER_REG_FILE_n_290;
  wire OTTER_REG_FILE_n_291;
  wire OTTER_REG_FILE_n_292;
  wire OTTER_REG_FILE_n_293;
  wire OTTER_REG_FILE_n_294;
  wire OTTER_REG_FILE_n_295;
  wire OTTER_REG_FILE_n_296;
  wire OTTER_REG_FILE_n_297;
  wire OTTER_REG_FILE_n_298;
  wire OTTER_REG_FILE_n_299;
  wire OTTER_REG_FILE_n_3;
  wire OTTER_REG_FILE_n_300;
  wire OTTER_REG_FILE_n_301;
  wire OTTER_REG_FILE_n_302;
  wire OTTER_REG_FILE_n_303;
  wire OTTER_REG_FILE_n_304;
  wire OTTER_REG_FILE_n_305;
  wire OTTER_REG_FILE_n_306;
  wire OTTER_REG_FILE_n_307;
  wire OTTER_REG_FILE_n_308;
  wire OTTER_REG_FILE_n_309;
  wire OTTER_REG_FILE_n_310;
  wire OTTER_REG_FILE_n_311;
  wire OTTER_REG_FILE_n_312;
  wire OTTER_REG_FILE_n_313;
  wire OTTER_REG_FILE_n_314;
  wire OTTER_REG_FILE_n_315;
  wire OTTER_REG_FILE_n_316;
  wire OTTER_REG_FILE_n_317;
  wire OTTER_REG_FILE_n_318;
  wire OTTER_REG_FILE_n_319;
  wire OTTER_REG_FILE_n_320;
  wire OTTER_REG_FILE_n_321;
  wire OTTER_REG_FILE_n_322;
  wire OTTER_REG_FILE_n_323;
  wire OTTER_REG_FILE_n_324;
  wire OTTER_REG_FILE_n_325;
  wire OTTER_REG_FILE_n_326;
  wire OTTER_REG_FILE_n_327;
  wire OTTER_REG_FILE_n_328;
  wire OTTER_REG_FILE_n_329;
  wire OTTER_REG_FILE_n_330;
  wire OTTER_REG_FILE_n_331;
  wire OTTER_REG_FILE_n_332;
  wire OTTER_REG_FILE_n_333;
  wire OTTER_REG_FILE_n_334;
  wire OTTER_REG_FILE_n_335;
  wire OTTER_REG_FILE_n_336;
  wire OTTER_REG_FILE_n_337;
  wire OTTER_REG_FILE_n_338;
  wire OTTER_REG_FILE_n_339;
  wire OTTER_REG_FILE_n_340;
  wire OTTER_REG_FILE_n_341;
  wire OTTER_REG_FILE_n_342;
  wire OTTER_REG_FILE_n_343;
  wire OTTER_REG_FILE_n_344;
  wire OTTER_REG_FILE_n_345;
  wire OTTER_REG_FILE_n_346;
  wire OTTER_REG_FILE_n_347;
  wire OTTER_REG_FILE_n_348;
  wire OTTER_REG_FILE_n_349;
  wire OTTER_REG_FILE_n_350;
  wire OTTER_REG_FILE_n_351;
  wire OTTER_REG_FILE_n_352;
  wire OTTER_REG_FILE_n_353;
  wire OTTER_REG_FILE_n_354;
  wire OTTER_REG_FILE_n_355;
  wire OTTER_REG_FILE_n_356;
  wire OTTER_REG_FILE_n_357;
  wire OTTER_REG_FILE_n_358;
  wire OTTER_REG_FILE_n_359;
  wire OTTER_REG_FILE_n_62;
  wire OTTER_REG_FILE_n_63;
  wire OTTER_REG_FILE_n_64;
  wire OTTER_REG_FILE_n_65;
  wire OTTER_REG_FILE_n_66;
  wire OTTER_REG_FILE_n_67;
  wire OTTER_REG_FILE_n_68;
  wire OTTER_REG_FILE_n_69;
  wire OTTER_REG_FILE_n_70;
  wire OTTER_REG_FILE_n_71;
  wire OTTER_REG_FILE_n_72;
  wire OTTER_REG_FILE_n_73;
  wire OTTER_REG_FILE_n_74;
  wire OTTER_REG_FILE_n_75;
  wire OTTER_REG_FILE_n_76;
  wire OTTER_REG_FILE_n_77;
  wire OTTER_REG_FILE_n_78;
  wire OTTER_REG_FILE_n_79;
  wire OTTER_REG_FILE_n_80;
  wire OTTER_REG_FILE_n_81;
  wire OTTER_REG_FILE_n_82;
  wire OTTER_REG_FILE_n_83;
  wire OTTER_REG_FILE_n_84;
  wire OTTER_REG_FILE_n_85;
  wire OTTER_REG_FILE_n_86;
  wire OTTER_REG_FILE_n_87;
  wire OTTER_REG_FILE_n_88;
  wire OTTER_REG_FILE_n_89;
  wire OTTER_REG_FILE_n_90;
  wire OTTER_REG_FILE_n_91;
  wire OTTER_REG_FILE_n_92;
  wire OTTER_REG_FILE_n_93;
  wire OTTER_REG_FILE_n_94;
  wire OTTER_REG_FILE_n_95;
  wire OTTER_REG_FILE_n_96;
  wire OTTER_REG_FILE_n_97;
  wire OTTER_REG_FILE_n_98;
  wire OTTER_REG_FILE_n_99;
  wire [15:2]PC;
  wire PROGRAM_COUNTER_n_32;
  wire PROGRAM_COUNTER_n_33;
  wire PROGRAM_COUNTER_n_34;
  wire PROGRAM_COUNTER_n_35;
  wire PROGRAM_COUNTER_n_36;
  wire PROGRAM_COUNTER_n_37;
  wire PROGRAM_COUNTER_n_38;
  wire PROGRAM_COUNTER_n_39;
  wire PROGRAM_COUNTER_n_40;
  wire PROGRAM_COUNTER_n_41;
  wire PROGRAM_COUNTER_n_42;
  wire PROGRAM_COUNTER_n_43;
  wire PROGRAM_COUNTER_n_44;
  wire PROGRAM_COUNTER_n_45;
  wire PROGRAM_COUNTER_n_46;
  wire PROGRAM_COUNTER_n_47;
  wire PROGRAM_COUNTER_n_48;
  wire PROGRAM_COUNTER_n_49;
  wire PROGRAM_COUNTER_n_51;
  wire PROGRAM_COUNTER_n_52;
  wire PROGRAM_COUNTER_n_53;
  wire PROGRAM_COUNTER_n_54;
  wire PROGRAM_COUNTER_n_68;
  wire PROGRAM_COUNTER_n_69;
  wire PROGRAM_COUNTER_n_70;
  wire PROGRAM_COUNTER_n_71;
  wire PROGRAM_COUNTER_n_72;
  wire PROGRAM_COUNTER_n_74;
  wire PROGRAM_COUNTER_n_75;
  wire PROGRAM_COUNTER_n_76;
  wire PROGRAM_COUNTER_n_77;
  wire PROGRAM_COUNTER_n_78;
  wire PROGRAM_COUNTER_n_79;
  wire PROGRAM_COUNTER_n_80;
  wire PROGRAM_COUNTER_n_81;
  wire PROGRAM_COUNTER_n_82;
  wire PROGRAM_COUNTER_n_83;
  wire PROGRAM_COUNTER_n_84;
  wire PROGRAM_COUNTER_n_85;
  wire PROGRAM_COUNTER_n_86;
  wire PROGRAM_COUNTER_n_87;
  wire PROGRAM_COUNTER_n_88;
  wire [15:0]Q;
  wire [31:0]alu_result;
  wire branch2;
  wire branch21_in;
  wire branch25_in;
  wire [4:0]buttons_IBUF;
  wire [31:0]data0;
  wire [31:0]data1;
  wire data2;
  wire data3;
  wire [31:28]data8;
  wire [31:0]data_out_reg;
  wire flush_D;
  wire flush_E;
  wire [1:1]forwardA_E;
  wire [1:1]forwardB_E;
  wire [31:0]immed_ext;
  wire [2:0]immed_sel;
  wire [31:0]memRead_data;
  wire memory_reg_mux_sel_a_pos_0;
  wire memory_reg_mux_sel_a_pos_0_0;
  wire memory_reg_mux_sel_a_pos_0_1;
  wire memory_reg_mux_sel_a_pos_0_10;
  wire memory_reg_mux_sel_a_pos_0_11;
  wire memory_reg_mux_sel_a_pos_0_12;
  wire memory_reg_mux_sel_a_pos_0_13;
  wire memory_reg_mux_sel_a_pos_0_14;
  wire memory_reg_mux_sel_a_pos_0_15;
  wire memory_reg_mux_sel_a_pos_0_16;
  wire memory_reg_mux_sel_a_pos_0_17;
  wire memory_reg_mux_sel_a_pos_0_18;
  wire memory_reg_mux_sel_a_pos_0_19;
  wire memory_reg_mux_sel_a_pos_0_2;
  wire memory_reg_mux_sel_a_pos_0_20;
  wire memory_reg_mux_sel_a_pos_0_21;
  wire memory_reg_mux_sel_a_pos_0_22;
  wire memory_reg_mux_sel_a_pos_0_23;
  wire memory_reg_mux_sel_a_pos_0_24;
  wire memory_reg_mux_sel_a_pos_0_25;
  wire memory_reg_mux_sel_a_pos_0_26;
  wire memory_reg_mux_sel_a_pos_0_27;
  wire memory_reg_mux_sel_a_pos_0_28;
  wire memory_reg_mux_sel_a_pos_0_29;
  wire memory_reg_mux_sel_a_pos_0_3;
  wire memory_reg_mux_sel_a_pos_0_30;
  wire memory_reg_mux_sel_a_pos_0_4;
  wire memory_reg_mux_sel_a_pos_0_5;
  wire memory_reg_mux_sel_a_pos_0_6;
  wire memory_reg_mux_sel_a_pos_0_7;
  wire memory_reg_mux_sel_a_pos_0_8;
  wire memory_reg_mux_sel_a_pos_0_9;
  wire p_0_in;
  wire [1:0]p_1_in;
  wire \r_leds[15]_i_3_n_0 ;
  wire \r_leds[15]_i_7_n_0 ;
  wire reg_file_reg_2;
  wire stall_D;
  wire [15:0]switches_IBUF;
  wire [31:0]wd;
  wire [2:0]NLW_BRANCH_target0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_BRANCH_target0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_BRANCH_target0_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_BRANCH_target0_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_BRANCH_target0_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_BRANCH_target0_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_BRANCH_target0_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_BRANCH_target0_carry__6_CO_UNCONNECTED;
  wire [2:0]\NLW_MEM_WB_reg[PC_plus4][12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_MEM_WB_reg[PC_plus4][16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_MEM_WB_reg[PC_plus4][20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_MEM_WB_reg[PC_plus4][24]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_MEM_WB_reg[PC_plus4][28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_MEM_WB_reg[PC_plus4][31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_MEM_WB_reg[PC_plus4][31]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_MEM_WB_reg[PC_plus4][4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_MEM_WB_reg[PC_plus4][8]_i_1_CO_UNCONNECTED ;
  wire NLW_OTTER_REG_FILE_reg_file_reg_2_11_UNCONNECTED;

  BranchCondGen BRANCH_CONDITIONAL
       (.CO(branch2),
        .\DE_EX_reg[rs2_addr][2] (BRANCH_CONDITIONAL_n_4),
        .DI({OTTER_REG_FILE_n_273,OTTER_REG_FILE_n_274,OTTER_REG_FILE_n_275,OTTER_REG_FILE_n_276}),
        .\EX_MEM[write_data][31]_i_3_0 (\DE_EX_reg[rs2_addr_n_0_][3] ),
        .\EX_MEM[write_data][31]_i_3_1 (\DE_EX_reg[rs2_addr_n_0_][4] ),
        .\EX_MEM_reg[write_data][30] (PROGRAM_COUNTER_n_53),
        .\EX_MEM_reg[write_data][30]_0 (PROGRAM_COUNTER_n_54),
        .\EX_MEM_reg[write_data][30]_1 (PROGRAM_COUNTER_n_52),
        .\EX_MEM_reg[write_data][30]_2 (PROGRAM_COUNTER_n_51),
        .\EX_MEM_reg[write_data][30]_3 (\DE_EX_reg[rs2_addr_n_0_][2] ),
        .\IF_DE[IR][31]_i_8 ({OTTER_REG_FILE_n_228,OTTER_REG_FILE_n_229,OTTER_REG_FILE_n_230,OTTER_REG_FILE_n_231}),
        .\IF_DE[IR][31]_i_8_0 ({OTTER_REG_FILE_n_293,OTTER_REG_FILE_n_294,OTTER_REG_FILE_n_295,OTTER_REG_FILE_n_296}),
        .\IF_DE[IR][31]_i_8_1 ({OTTER_REG_FILE_n_224,OTTER_REG_FILE_n_225,OTTER_REG_FILE_n_226,OTTER_REG_FILE_n_227}),
        .\IF_DE[IR][31]_i_8_2 ({OTTER_REG_FILE_n_235,OTTER_REG_FILE_n_236,OTTER_REG_FILE_n_237,OTTER_REG_FILE_n_238}),
        .\IF_DE[IR][31]_i_8_3 ({OTTER_REG_FILE_n_232,OTTER_REG_FILE_n_233,OTTER_REG_FILE_n_234}),
        .Q({\EX_MEM_reg[rd_addr_n_0_][4] ,\EX_MEM_reg[rd_addr_n_0_][3] ,\EX_MEM_reg[rd_addr_n_0_][2] }),
        .S({OTTER_REG_FILE_n_118,OTTER_REG_FILE_n_119,OTTER_REG_FILE_n_120,OTTER_REG_FILE_n_121}),
        .branch2_carry__1_0({OTTER_REG_FILE_n_281,OTTER_REG_FILE_n_282,OTTER_REG_FILE_n_283,OTTER_REG_FILE_n_284}),
        .branch2_carry__1_1({OTTER_REG_FILE_n_277,OTTER_REG_FILE_n_278,OTTER_REG_FILE_n_279,OTTER_REG_FILE_n_280}),
        .branch2_carry__2_0({OTTER_REG_FILE_n_289,OTTER_REG_FILE_n_290,OTTER_REG_FILE_n_291,OTTER_REG_FILE_n_292}),
        .branch2_carry__2_1({OTTER_REG_FILE_n_285,OTTER_REG_FILE_n_286,OTTER_REG_FILE_n_287,OTTER_REG_FILE_n_288}),
        .\branch2_inferred__0/i__carry__0_0 ({OTTER_REG_FILE_n_267,OTTER_REG_FILE_n_268,OTTER_REG_FILE_n_269,OTTER_REG_FILE_n_270}),
        .\branch2_inferred__0/i__carry__0_1 ({OTTER_REG_FILE_n_154,OTTER_REG_FILE_n_155,OTTER_REG_FILE_n_156,OTTER_REG_FILE_n_157}),
        .\branch2_inferred__0/i__carry__1_0 ({OTTER_REG_FILE_n_251,OTTER_REG_FILE_n_252,OTTER_REG_FILE_n_253,OTTER_REG_FILE_n_254}),
        .\branch2_inferred__0/i__carry__1_1 ({OTTER_REG_FILE_n_255,OTTER_REG_FILE_n_256,OTTER_REG_FILE_n_257,OTTER_REG_FILE_n_258}),
        .\branch2_inferred__0/i__carry__2_0 ({OTTER_REG_FILE_n_239,OTTER_REG_FILE_n_240,OTTER_REG_FILE_n_241,OTTER_REG_FILE_n_242}),
        .\branch2_inferred__0/i__carry__2_1 ({OTTER_REG_FILE_n_243,OTTER_REG_FILE_n_244,OTTER_REG_FILE_n_245,OTTER_REG_FILE_n_246}),
        .\branch2_inferred__1/i__carry__0_0 ({OTTER_REG_FILE_n_158,OTTER_REG_FILE_n_159,OTTER_REG_FILE_n_160,OTTER_REG_FILE_n_161}),
        .\branch2_inferred__1/i__carry__1_0 ({OTTER_REG_FILE_n_247,OTTER_REG_FILE_n_248,OTTER_REG_FILE_n_249,OTTER_REG_FILE_n_250}),
        .forwardB_E(forwardB_E),
        .forwardB_E2__3(\HAZARD_UNIT/forwardB_E2__3 ),
        .i__carry__1_i_3__0(branch25_in),
        .i__carry__2_i_8__0(branch21_in));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 BRANCH_target0_carry
       (.CI(1'b0),
        .CO({BRANCH_target0_carry_n_0,NLW_BRANCH_target0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\DE_EX_reg[PC] [3:0]),
        .O(data1[3:0]),
        .S({BRANCH_target0_carry_i_1_n_0,BRANCH_target0_carry_i_2_n_0,BRANCH_target0_carry_i_3_n_0,BRANCH_target0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 BRANCH_target0_carry__0
       (.CI(BRANCH_target0_carry_n_0),
        .CO({BRANCH_target0_carry__0_n_0,NLW_BRANCH_target0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\DE_EX_reg[PC] [7:4]),
        .O(data1[7:4]),
        .S({BRANCH_target0_carry__0_i_1_n_0,BRANCH_target0_carry__0_i_2_n_0,BRANCH_target0_carry__0_i_3_n_0,BRANCH_target0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__0_i_1
       (.I0(\DE_EX_reg[PC] [7]),
        .I1(\DE_EX_reg[imm] [7]),
        .O(BRANCH_target0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__0_i_2
       (.I0(\DE_EX_reg[PC] [6]),
        .I1(\DE_EX_reg[imm] [6]),
        .O(BRANCH_target0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__0_i_3
       (.I0(\DE_EX_reg[PC] [5]),
        .I1(\DE_EX_reg[imm] [5]),
        .O(BRANCH_target0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__0_i_4
       (.I0(\DE_EX_reg[PC] [4]),
        .I1(\DE_EX_reg[imm] [4]),
        .O(BRANCH_target0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 BRANCH_target0_carry__1
       (.CI(BRANCH_target0_carry__0_n_0),
        .CO({BRANCH_target0_carry__1_n_0,NLW_BRANCH_target0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\DE_EX_reg[PC] [11:8]),
        .O(data1[11:8]),
        .S({BRANCH_target0_carry__1_i_1_n_0,BRANCH_target0_carry__1_i_2_n_0,BRANCH_target0_carry__1_i_3_n_0,BRANCH_target0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__1_i_1
       (.I0(\DE_EX_reg[PC] [11]),
        .I1(\DE_EX_reg[imm] [11]),
        .O(BRANCH_target0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__1_i_2
       (.I0(\DE_EX_reg[PC] [10]),
        .I1(\DE_EX_reg[imm] [10]),
        .O(BRANCH_target0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__1_i_3
       (.I0(\DE_EX_reg[PC] [9]),
        .I1(\DE_EX_reg[imm] [9]),
        .O(BRANCH_target0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__1_i_4
       (.I0(\DE_EX_reg[PC] [8]),
        .I1(\DE_EX_reg[imm] [8]),
        .O(BRANCH_target0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 BRANCH_target0_carry__2
       (.CI(BRANCH_target0_carry__1_n_0),
        .CO({BRANCH_target0_carry__2_n_0,NLW_BRANCH_target0_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\DE_EX_reg[PC] [15:12]),
        .O(data1[15:12]),
        .S({BRANCH_target0_carry__2_i_1_n_0,BRANCH_target0_carry__2_i_2_n_0,BRANCH_target0_carry__2_i_3_n_0,BRANCH_target0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__2_i_1
       (.I0(\DE_EX_reg[PC] [15]),
        .I1(\DE_EX_reg[imm] [15]),
        .O(BRANCH_target0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__2_i_2
       (.I0(\DE_EX_reg[PC] [14]),
        .I1(\DE_EX_reg[imm] [14]),
        .O(BRANCH_target0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__2_i_3
       (.I0(\DE_EX_reg[PC] [13]),
        .I1(\DE_EX_reg[imm] [13]),
        .O(BRANCH_target0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__2_i_4
       (.I0(\DE_EX_reg[PC] [12]),
        .I1(\DE_EX_reg[imm] [12]),
        .O(BRANCH_target0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 BRANCH_target0_carry__3
       (.CI(BRANCH_target0_carry__2_n_0),
        .CO({BRANCH_target0_carry__3_n_0,NLW_BRANCH_target0_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\DE_EX_reg[PC] [19:16]),
        .O(data1[19:16]),
        .S({BRANCH_target0_carry__3_i_1_n_0,BRANCH_target0_carry__3_i_2_n_0,BRANCH_target0_carry__3_i_3_n_0,BRANCH_target0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__3_i_1
       (.I0(\DE_EX_reg[PC] [19]),
        .I1(\DE_EX_reg[imm] [19]),
        .O(BRANCH_target0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__3_i_2
       (.I0(\DE_EX_reg[PC] [18]),
        .I1(\DE_EX_reg[imm] [18]),
        .O(BRANCH_target0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__3_i_3
       (.I0(\DE_EX_reg[PC] [17]),
        .I1(\DE_EX_reg[imm] [17]),
        .O(BRANCH_target0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__3_i_4
       (.I0(\DE_EX_reg[PC] [16]),
        .I1(\DE_EX_reg[imm] [16]),
        .O(BRANCH_target0_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 BRANCH_target0_carry__4
       (.CI(BRANCH_target0_carry__3_n_0),
        .CO({BRANCH_target0_carry__4_n_0,NLW_BRANCH_target0_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\DE_EX_reg[PC] [23:20]),
        .O(data1[23:20]),
        .S({BRANCH_target0_carry__4_i_1_n_0,BRANCH_target0_carry__4_i_2_n_0,BRANCH_target0_carry__4_i_3_n_0,BRANCH_target0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__4_i_1
       (.I0(\DE_EX_reg[PC] [23]),
        .I1(\DE_EX_reg[imm] [23]),
        .O(BRANCH_target0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__4_i_2
       (.I0(\DE_EX_reg[PC] [22]),
        .I1(\DE_EX_reg[imm] [22]),
        .O(BRANCH_target0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__4_i_3
       (.I0(\DE_EX_reg[PC] [21]),
        .I1(\DE_EX_reg[imm] [21]),
        .O(BRANCH_target0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__4_i_4
       (.I0(\DE_EX_reg[PC] [20]),
        .I1(\DE_EX_reg[imm] [20]),
        .O(BRANCH_target0_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 BRANCH_target0_carry__5
       (.CI(BRANCH_target0_carry__4_n_0),
        .CO({BRANCH_target0_carry__5_n_0,NLW_BRANCH_target0_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(\DE_EX_reg[PC] [27:24]),
        .O(data1[27:24]),
        .S({BRANCH_target0_carry__5_i_1_n_0,BRANCH_target0_carry__5_i_2_n_0,BRANCH_target0_carry__5_i_3_n_0,BRANCH_target0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__5_i_1
       (.I0(\DE_EX_reg[PC] [27]),
        .I1(\DE_EX_reg[imm] [27]),
        .O(BRANCH_target0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__5_i_2
       (.I0(\DE_EX_reg[PC] [26]),
        .I1(\DE_EX_reg[imm] [26]),
        .O(BRANCH_target0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__5_i_3
       (.I0(\DE_EX_reg[PC] [25]),
        .I1(\DE_EX_reg[imm] [25]),
        .O(BRANCH_target0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__5_i_4
       (.I0(\DE_EX_reg[PC] [24]),
        .I1(\DE_EX_reg[imm] [24]),
        .O(BRANCH_target0_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 BRANCH_target0_carry__6
       (.CI(BRANCH_target0_carry__5_n_0),
        .CO(NLW_BRANCH_target0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\DE_EX_reg[PC] [30:28]}),
        .O(data1[31:28]),
        .S({PROGRAM_COUNTER_n_85,PROGRAM_COUNTER_n_86,PROGRAM_COUNTER_n_87,PROGRAM_COUNTER_n_88}));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry_i_1
       (.I0(\DE_EX_reg[PC] [3]),
        .I1(\DE_EX_reg[imm] [3]),
        .O(BRANCH_target0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry_i_2
       (.I0(\DE_EX_reg[PC] [2]),
        .I1(\DE_EX_reg[imm] [2]),
        .O(BRANCH_target0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry_i_3
       (.I0(\DE_EX_reg[PC] [1]),
        .I1(\DE_EX_reg[imm] [1]),
        .O(BRANCH_target0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry_i_4
       (.I0(\DE_EX_reg[PC] [0]),
        .I1(\DE_EX_reg[imm] [0]),
        .O(BRANCH_target0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000000E0000)) 
    \DE_EX[alu_fun][0]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][12] ),
        .I1(\IF_DE_reg[IR] [2]),
        .I2(\IF_DE_reg[IR] [3]),
        .I3(\IF_DE_reg[IR] [6]),
        .I4(\IF_DE_reg[IR] [4]),
        .I5(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .O(\CONTROL_UNIT/alu_fun [0]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DE_EX[alu_fun][1]_i_1 
       (.I0(\IF_DE_reg[IR] [6]),
        .I1(\IF_DE_reg[IR] [3]),
        .I2(\IF_DE_reg[IR] [2]),
        .I3(\IF_DE_reg[IR] [4]),
        .I4(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I5(\IF_DE_reg[IR_n_0_][13] ),
        .O(\CONTROL_UNIT/alu_fun [1]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \DE_EX[alu_fun][2]_i_1 
       (.I0(\IF_DE_reg[IR] [6]),
        .I1(\IF_DE_reg[IR] [3]),
        .I2(\IF_DE_reg[IR] [2]),
        .I3(\IF_DE_reg[IR] [4]),
        .I4(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I5(\IF_DE_reg[IR_n_0_][14] ),
        .O(\CONTROL_UNIT/alu_fun [2]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \DE_EX[alu_fun][3]_i_1 
       (.I0(\IF_DE_reg[IR] [1]),
        .I1(\IF_DE_reg[IR] [0]),
        .I2(\IF_DE_reg[IR] [4]),
        .I3(\IF_DE_reg[IR] [6]),
        .I4(\IF_DE_reg[IR] [3]),
        .I5(\DE_EX[alu_fun][3]_i_2_n_0 ),
        .O(\CONTROL_UNIT/alu_fun [3]));
  LUT6 #(
    .INIT(64'hEEFEAAAAEEEEAAAA)) 
    \DE_EX[alu_fun][3]_i_2 
       (.I0(\IF_DE_reg[IR] [2]),
        .I1(\IF_DE_reg[IR] [5]),
        .I2(\IF_DE_reg[IR_n_0_][14] ),
        .I3(\IF_DE_reg[IR_n_0_][13] ),
        .I4(\IF_DE_reg[IR_n_0_][30] ),
        .I5(\IF_DE_reg[IR_n_0_][12] ),
        .O(\DE_EX[alu_fun][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \DE_EX[branch]_i_1 
       (.I0(\IF_DE_reg[IR] [2]),
        .I1(\IF_DE_reg[IR] [6]),
        .I2(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I3(\IF_DE_reg[IR] [5]),
        .I4(\IF_DE_reg[IR] [4]),
        .I5(\IF_DE_reg[IR] [3]),
        .O(\CONTROL_UNIT/branch ));
  LUT6 #(
    .INIT(64'h00E2FFFFFFFF0000)) 
    \DE_EX[imm][0]_i_1 
       (.I0(\IF_DE[rs2_addr] [0]),
        .I1(immed_sel[0]),
        .I2(\IF_DE[rd_addr] [0]),
        .I3(immed_sel[1]),
        .I4(\DE_EX[imm][31]_i_2_n_0 ),
        .I5(\DE_EX[imm][31]_i_3_n_0 ),
        .O(immed_ext[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hBC)) 
    \DE_EX[imm][10]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][30] ),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .O(immed_ext[10]));
  LUT6 #(
    .INIT(64'hFFFFAAF0FF00CCF0)) 
    \DE_EX[imm][11]_i_1 
       (.I0(\IF_DE[rs2_addr] [0]),
        .I1(\IF_DE[rd_addr] [0]),
        .I2(\IF_DE_reg[IR_n_0_][31] ),
        .I3(immed_sel[1]),
        .I4(immed_sel[2]),
        .I5(immed_sel[0]),
        .O(immed_ext[11]));
  LUT6 #(
    .INIT(64'h0000000009000000)) 
    \DE_EX[imm][11]_i_2 
       (.I0(\IF_DE_reg[IR] [2]),
        .I1(\IF_DE_reg[IR] [3]),
        .I2(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I3(\IF_DE_reg[IR] [6]),
        .I4(\IF_DE_reg[IR] [5]),
        .I5(\IF_DE_reg[IR] [4]),
        .O(immed_sel[1]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \DE_EX[imm][11]_i_3 
       (.I0(\IF_DE_reg[IR] [3]),
        .I1(\IF_DE_reg[IR] [6]),
        .I2(\IF_DE_reg[IR] [2]),
        .I3(\IF_DE_reg[IR] [4]),
        .I4(\IF_DE_reg[IR] [0]),
        .I5(\IF_DE_reg[IR] [1]),
        .O(immed_sel[2]));
  LUT6 #(
    .INIT(64'h0000000000008100)) 
    \DE_EX[imm][11]_i_4 
       (.I0(\IF_DE_reg[IR] [6]),
        .I1(\IF_DE_reg[IR] [3]),
        .I2(\IF_DE_reg[IR] [2]),
        .I3(\IF_DE_reg[IR] [5]),
        .I4(\IF_DE_reg[IR] [4]),
        .I5(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .O(immed_sel[0]));
  LUT5 #(
    .INIT(32'hFEBE3EBE)) 
    \DE_EX[imm][12]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][12] ),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\DE_EX[imm][19]_i_2_n_0 ),
        .I4(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[12]));
  LUT5 #(
    .INIT(32'hFEBE3EBE)) 
    \DE_EX[imm][13]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][13] ),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\DE_EX[imm][19]_i_2_n_0 ),
        .I4(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[13]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAC0000CC)) 
    \DE_EX[imm][14]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][31] ),
        .I1(\IF_DE_reg[IR_n_0_][14] ),
        .I2(\DE_EX[imm][19]_i_2_n_0 ),
        .I3(\DE_EX[imm][31]_i_3_n_0 ),
        .I4(\DE_EX[imm][31]_i_2_n_0 ),
        .O(immed_ext[14]));
  LUT5 #(
    .INIT(32'hFEBE3EBE)) 
    \DE_EX[imm][15]_i_1 
       (.I0(\IF_DE[rs1_addr] [0]),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\DE_EX[imm][19]_i_2_n_0 ),
        .I4(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[15]));
  LUT5 #(
    .INIT(32'hFEBE3EBE)) 
    \DE_EX[imm][16]_i_1 
       (.I0(\IF_DE[rs1_addr] [1]),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\DE_EX[imm][19]_i_2_n_0 ),
        .I4(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[16]));
  LUT5 #(
    .INIT(32'hAC0000CC)) 
    \DE_EX[imm][17]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][31] ),
        .I1(\IF_DE[rs1_addr] [2]),
        .I2(\DE_EX[imm][19]_i_2_n_0 ),
        .I3(\DE_EX[imm][31]_i_3_n_0 ),
        .I4(\DE_EX[imm][31]_i_2_n_0 ),
        .O(immed_ext[17]));
  LUT5 #(
    .INIT(32'hFEBE3EBE)) 
    \DE_EX[imm][18]_i_1 
       (.I0(\IF_DE[rs1_addr] [3]),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\DE_EX[imm][19]_i_2_n_0 ),
        .I4(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[18]));
  LUT5 #(
    .INIT(32'hFEBE3EBE)) 
    \DE_EX[imm][19]_i_1 
       (.I0(\IF_DE[rs1_addr] [4]),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\DE_EX[imm][19]_i_2_n_0 ),
        .I4(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[19]));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    \DE_EX[imm][19]_i_2 
       (.I0(\IF_DE_reg[IR] [4]),
        .I1(\IF_DE_reg[IR] [5]),
        .I2(\IF_DE_reg[IR] [6]),
        .I3(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I4(\IF_DE_reg[IR] [3]),
        .I5(\IF_DE_reg[IR] [2]),
        .O(\DE_EX[imm][19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCAFFFF00)) 
    \DE_EX[imm][1]_i_1 
       (.I0(\IF_DE[rd_addr] [1]),
        .I1(\IF_DE[rs2_addr] [1]),
        .I2(\DE_EX[imm][4]_i_2_n_0 ),
        .I3(\DE_EX[imm][31]_i_2_n_0 ),
        .I4(\DE_EX[imm][31]_i_3_n_0 ),
        .O(immed_ext[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hC202)) 
    \DE_EX[imm][20]_i_1 
       (.I0(\IF_DE[rs2_addr] [0]),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[20]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFE3E)) 
    \DE_EX[imm][21]_i_1 
       (.I0(\IF_DE[rs2_addr] [1]),
        .I1(\DE_EX[imm][31]_i_2_n_0 ),
        .I2(\DE_EX[imm][31]_i_3_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[21]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hC202)) 
    \DE_EX[imm][22]_i_1 
       (.I0(\IF_DE[rs2_addr] [2]),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[22]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFE3E)) 
    \DE_EX[imm][23]_i_1 
       (.I0(\IF_DE[rs2_addr] [3]),
        .I1(\DE_EX[imm][31]_i_2_n_0 ),
        .I2(\DE_EX[imm][31]_i_3_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[23]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hC202)) 
    \DE_EX[imm][24]_i_1 
       (.I0(\IF_DE[rs2_addr] [4]),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[24]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFE3E)) 
    \DE_EX[imm][25]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][25] ),
        .I1(\DE_EX[imm][31]_i_2_n_0 ),
        .I2(\DE_EX[imm][31]_i_3_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[25]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hFE3E)) 
    \DE_EX[imm][26]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][26] ),
        .I1(\DE_EX[imm][31]_i_2_n_0 ),
        .I2(\DE_EX[imm][31]_i_3_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[26]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFE3E)) 
    \DE_EX[imm][27]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][27] ),
        .I1(\DE_EX[imm][31]_i_2_n_0 ),
        .I2(\DE_EX[imm][31]_i_3_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[27]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFE3E)) 
    \DE_EX[imm][28]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][28] ),
        .I1(\DE_EX[imm][31]_i_2_n_0 ),
        .I2(\DE_EX[imm][31]_i_3_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[28]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hC202)) 
    \DE_EX[imm][29]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][29] ),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[29]));
  LUT5 #(
    .INIT(32'hCAFFFF00)) 
    \DE_EX[imm][2]_i_1 
       (.I0(\IF_DE[rd_addr] [2]),
        .I1(\IF_DE[rs2_addr] [2]),
        .I2(\DE_EX[imm][4]_i_2_n_0 ),
        .I3(\DE_EX[imm][31]_i_2_n_0 ),
        .I4(\DE_EX[imm][31]_i_3_n_0 ),
        .O(immed_ext[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFE3E)) 
    \DE_EX[imm][30]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][30] ),
        .I1(\DE_EX[imm][31]_i_2_n_0 ),
        .I2(\DE_EX[imm][31]_i_3_n_0 ),
        .I3(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[30]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hF6)) 
    \DE_EX[imm][31]_i_1 
       (.I0(\DE_EX[imm][31]_i_2_n_0 ),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\IF_DE_reg[IR_n_0_][31] ),
        .O(immed_ext[31]));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \DE_EX[imm][31]_i_2 
       (.I0(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR] [4]),
        .I2(\IF_DE_reg[IR] [2]),
        .I3(\IF_DE_reg[IR] [6]),
        .I4(\IF_DE_reg[IR] [3]),
        .O(\DE_EX[imm][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \DE_EX[imm][31]_i_3 
       (.I0(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR] [4]),
        .I2(\IF_DE_reg[IR] [2]),
        .I3(\IF_DE_reg[IR] [6]),
        .I4(\IF_DE_reg[IR] [3]),
        .O(\DE_EX[imm][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCAFFFF00)) 
    \DE_EX[imm][3]_i_1 
       (.I0(\IF_DE[rd_addr] [3]),
        .I1(\IF_DE[rs2_addr] [3]),
        .I2(\DE_EX[imm][4]_i_2_n_0 ),
        .I3(\DE_EX[imm][31]_i_2_n_0 ),
        .I4(\DE_EX[imm][31]_i_3_n_0 ),
        .O(immed_ext[3]));
  LUT5 #(
    .INIT(32'h8080C000)) 
    \DE_EX[imm][4]_i_1 
       (.I0(\IF_DE[rs2_addr] [4]),
        .I1(\DE_EX[imm][31]_i_2_n_0 ),
        .I2(\DE_EX[imm][31]_i_3_n_0 ),
        .I3(\IF_DE[rd_addr] [4]),
        .I4(\DE_EX[imm][4]_i_2_n_0 ),
        .O(immed_ext[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \DE_EX[imm][4]_i_2 
       (.I0(\IF_DE_reg[IR] [4]),
        .I1(\IF_DE_reg[IR] [5]),
        .I2(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I3(\IF_DE_reg[IR] [3]),
        .I4(\IF_DE_reg[IR] [2]),
        .O(\DE_EX[imm][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hBC)) 
    \DE_EX[imm][5]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][25] ),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .O(immed_ext[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hBC)) 
    \DE_EX[imm][6]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][26] ),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .O(immed_ext[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hBC)) 
    \DE_EX[imm][7]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][27] ),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .O(immed_ext[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \DE_EX[imm][8]_i_1 
       (.I0(\DE_EX[imm][31]_i_3_n_0 ),
        .I1(\DE_EX[imm][31]_i_2_n_0 ),
        .I2(\IF_DE_reg[IR_n_0_][28] ),
        .O(immed_ext[8]));
  LUT3 #(
    .INIT(8'hBC)) 
    \DE_EX[imm][9]_i_1 
       (.I0(\IF_DE_reg[IR_n_0_][29] ),
        .I1(\DE_EX[imm][31]_i_3_n_0 ),
        .I2(\DE_EX[imm][31]_i_2_n_0 ),
        .O(immed_ext[9]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \DE_EX[jump]_i_1 
       (.I0(\IF_DE_reg[IR] [2]),
        .I1(\IF_DE_reg[IR] [6]),
        .I2(\IF_DE_reg[IR] [5]),
        .I3(\IF_DE_reg[IR] [4]),
        .I4(\IF_DE_reg[IR] [0]),
        .I5(\IF_DE_reg[IR] [1]),
        .O(\CONTROL_UNIT/jump ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \DE_EX[memRead]_i_1 
       (.I0(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR] [4]),
        .I2(\IF_DE_reg[IR] [5]),
        .I3(\IF_DE_reg[IR] [2]),
        .I4(\IF_DE_reg[IR] [3]),
        .I5(\IF_DE_reg[IR] [6]),
        .O(\CONTROL_UNIT/memRead2 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DE_EX[memWrite]_i_1 
       (.I0(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I1(\IF_DE_reg[IR] [4]),
        .I2(\IF_DE_reg[IR] [5]),
        .I3(\IF_DE_reg[IR] [2]),
        .I4(\IF_DE_reg[IR] [3]),
        .I5(\IF_DE_reg[IR] [6]),
        .O(\CONTROL_UNIT/memWrite ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \DE_EX[regWrite]_i_2 
       (.I0(\IF_DE_reg[IR] [1]),
        .I1(\IF_DE_reg[IR] [0]),
        .I2(\IF_DE_reg[IR] [5]),
        .I3(\IF_DE_reg[IR] [4]),
        .I4(\IF_DE_reg[IR] [3]),
        .I5(\IF_DE_reg[IR] [2]),
        .O(\CONTROL_UNIT/regWrite ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5FFE)) 
    \DE_EX[rf_sel][0]_i_1 
       (.I0(\IF_DE_reg[IR] [2]),
        .I1(\IF_DE_reg[IR] [3]),
        .I2(\IF_DE_reg[IR] [6]),
        .I3(\IF_DE_reg[IR] [5]),
        .I4(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .I5(\IF_DE_reg[IR] [4]),
        .O(\CONTROL_UNIT/rf_wr_sel [0]));
  LUT2 #(
    .INIT(4'h7)) 
    \DE_EX[rf_sel][0]_i_2 
       (.I0(\IF_DE_reg[IR] [1]),
        .I1(\IF_DE_reg[IR] [0]),
        .O(\DE_EX[rf_sel][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \DE_EX[rf_sel][1]_i_1 
       (.I0(\IF_DE_reg[IR] [1]),
        .I1(\IF_DE_reg[IR] [0]),
        .I2(\IF_DE_reg[IR] [4]),
        .I3(\IF_DE_reg[IR] [5]),
        .I4(\IF_DE_reg[IR] [6]),
        .I5(\IF_DE_reg[IR] [2]),
        .O(\CONTROL_UNIT/rf_wr_sel [1]));
  LUT6 #(
    .INIT(64'h0000000002090301)) 
    \DE_EX[srcB_sel]_i_1 
       (.I0(\IF_DE_reg[IR] [2]),
        .I1(\IF_DE_reg[IR] [6]),
        .I2(\IF_DE_reg[IR] [3]),
        .I3(\IF_DE_reg[IR] [4]),
        .I4(\IF_DE_reg[IR] [5]),
        .I5(\DE_EX[rf_sel][0]_i_2_n_0 ),
        .O(\CONTROL_UNIT/srcB_sel ));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR] [0]),
        .Q(\DE_EX_reg[IR_n_0_][0] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR_n_0_][12] ),
        .Q(p_1_in[0]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR_n_0_][13] ),
        .Q(p_1_in[1]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR_n_0_][14] ),
        .Q(p_0_in),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR] [1]),
        .Q(\DE_EX_reg[IR_n_0_][1] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR] [2]),
        .Q(\DE_EX_reg[IR_n_0_][2] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR] [3]),
        .Q(\DE_EX_reg[IR_n_0_][3] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR] [4]),
        .Q(\DE_EX_reg[IR_n_0_][4] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR] [5]),
        .Q(\DE_EX_reg[IR_n_0_][5] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[IR][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[IR] [6]),
        .Q(\DE_EX_reg[IR_n_0_][6] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [0]),
        .Q(\DE_EX_reg[PC] [0]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [10]),
        .Q(\DE_EX_reg[PC] [10]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [11]),
        .Q(\DE_EX_reg[PC] [11]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [12]),
        .Q(\DE_EX_reg[PC] [12]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [13]),
        .Q(\DE_EX_reg[PC] [13]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [14]),
        .Q(\DE_EX_reg[PC] [14]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [15]),
        .Q(\DE_EX_reg[PC] [15]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [16]),
        .Q(\DE_EX_reg[PC] [16]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [17]),
        .Q(\DE_EX_reg[PC] [17]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [18]),
        .Q(\DE_EX_reg[PC] [18]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [19]),
        .Q(\DE_EX_reg[PC] [19]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [1]),
        .Q(\DE_EX_reg[PC] [1]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [20]),
        .Q(\DE_EX_reg[PC] [20]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [21]),
        .Q(\DE_EX_reg[PC] [21]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [22]),
        .Q(\DE_EX_reg[PC] [22]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [23]),
        .Q(\DE_EX_reg[PC] [23]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [24]),
        .Q(\DE_EX_reg[PC] [24]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [25]),
        .Q(\DE_EX_reg[PC] [25]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [26]),
        .Q(\DE_EX_reg[PC] [26]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [27]),
        .Q(\DE_EX_reg[PC] [27]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [28]),
        .Q(\DE_EX_reg[PC] [28]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [29]),
        .Q(\DE_EX_reg[PC] [29]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [2]),
        .Q(\DE_EX_reg[PC] [2]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [30]),
        .Q(\DE_EX_reg[PC] [30]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [31]),
        .Q(\DE_EX_reg[PC] [31]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [3]),
        .Q(\DE_EX_reg[PC] [3]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [4]),
        .Q(\DE_EX_reg[PC] [4]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [5]),
        .Q(\DE_EX_reg[PC] [5]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [6]),
        .Q(\DE_EX_reg[PC] [6]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [7]),
        .Q(\DE_EX_reg[PC] [7]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [8]),
        .Q(\DE_EX_reg[PC] [8]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[PC][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE_reg[PC] [9]),
        .Q(\DE_EX_reg[PC] [9]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[alu_fun][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/alu_fun [0]),
        .Q(\DE_EX_reg[alu_fun_n_0_][0] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[alu_fun][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/alu_fun [1]),
        .Q(\DE_EX_reg[alu_fun_n_0_][1] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[alu_fun][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/alu_fun [2]),
        .Q(\DE_EX_reg[alu_fun_n_0_][2] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[alu_fun][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/alu_fun [3]),
        .Q(\DE_EX_reg[alu_fun_n_0_][3] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[branch] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/branch ),
        .Q(\DE_EX_reg[branch_n_0_] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[0]),
        .Q(\DE_EX_reg[imm] [0]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[10]),
        .Q(\DE_EX_reg[imm] [10]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[11]),
        .Q(\DE_EX_reg[imm] [11]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[12]),
        .Q(\DE_EX_reg[imm] [12]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[13]),
        .Q(\DE_EX_reg[imm] [13]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[14]),
        .Q(\DE_EX_reg[imm] [14]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[15]),
        .Q(\DE_EX_reg[imm] [15]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[16]),
        .Q(\DE_EX_reg[imm] [16]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[17]),
        .Q(\DE_EX_reg[imm] [17]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[18]),
        .Q(\DE_EX_reg[imm] [18]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[19]),
        .Q(\DE_EX_reg[imm] [19]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[1]),
        .Q(\DE_EX_reg[imm] [1]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[20]),
        .Q(\DE_EX_reg[imm] [20]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[21]),
        .Q(\DE_EX_reg[imm] [21]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[22]),
        .Q(\DE_EX_reg[imm] [22]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[23]),
        .Q(\DE_EX_reg[imm] [23]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[24]),
        .Q(\DE_EX_reg[imm] [24]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[25]),
        .Q(\DE_EX_reg[imm] [25]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[26]),
        .Q(\DE_EX_reg[imm] [26]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[27]),
        .Q(\DE_EX_reg[imm] [27]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[28]),
        .Q(\DE_EX_reg[imm] [28]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[29]),
        .Q(\DE_EX_reg[imm] [29]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[2]),
        .Q(\DE_EX_reg[imm] [2]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[30]),
        .Q(\DE_EX_reg[imm] [30]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[31]),
        .Q(\DE_EX_reg[imm] [31]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[3]),
        .Q(\DE_EX_reg[imm] [3]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[4]),
        .Q(\DE_EX_reg[imm] [4]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[5]),
        .Q(\DE_EX_reg[imm] [5]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[6]),
        .Q(\DE_EX_reg[imm] [6]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[7]),
        .Q(\DE_EX_reg[imm] [7]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[8]),
        .Q(\DE_EX_reg[imm] [8]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[imm][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(immed_ext[9]),
        .Q(\DE_EX_reg[imm] [9]),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[jump] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/jump ),
        .Q(\DE_EX_reg[jump_n_0_] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[memRead] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/memRead2 ),
        .Q(\DE_EX_reg[memRead]__0 ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[memWrite] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/memWrite ),
        .Q(\DE_EX_reg[memWrite]__0 ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rd_addr][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rd_addr] [0]),
        .Q(\DE_EX_reg[rd_addr_n_0_][0] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rd_addr][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rd_addr] [1]),
        .Q(\DE_EX_reg[rd_addr_n_0_][1] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rd_addr][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rd_addr] [2]),
        .Q(\DE_EX_reg[rd_addr_n_0_][2] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rd_addr][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rd_addr] [3]),
        .Q(\DE_EX_reg[rd_addr_n_0_][3] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rd_addr][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rd_addr] [4]),
        .Q(\DE_EX_reg[rd_addr_n_0_][4] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[regWrite] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/regWrite ),
        .Q(\DE_EX_reg[regWrite]__0 ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rf_sel][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/rf_wr_sel [0]),
        .Q(\DE_EX_reg[rf_sel_n_0_][0] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rf_sel][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/rf_wr_sel [1]),
        .Q(\DE_EX_reg[rf_sel_n_0_][1] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs1_addr][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs1_addr] [0]),
        .Q(\DE_EX_reg[rs1_addr_n_0_][0] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs1_addr][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs1_addr] [1]),
        .Q(\DE_EX_reg[rs1_addr_n_0_][1] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs1_addr][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs1_addr] [2]),
        .Q(\DE_EX_reg[rs1_addr_n_0_][2] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs1_addr][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs1_addr] [3]),
        .Q(\DE_EX_reg[rs1_addr_n_0_][3] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs1_addr][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs1_addr] [4]),
        .Q(\DE_EX_reg[rs1_addr_n_0_][4] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs2_addr][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs2_addr] [0]),
        .Q(\DE_EX_reg[rs2_addr_n_0_][0] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs2_addr][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs2_addr] [1]),
        .Q(\DE_EX_reg[rs2_addr_n_0_][1] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs2_addr][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs2_addr] [2]),
        .Q(\DE_EX_reg[rs2_addr_n_0_][2] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs2_addr][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs2_addr] [3]),
        .Q(\DE_EX_reg[rs2_addr_n_0_][3] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[rs2_addr][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\IF_DE[rs2_addr] [4]),
        .Q(\DE_EX_reg[rs2_addr_n_0_][4] ),
        .R(flush_E));
  FDRE #(
    .INIT(1'b0)) 
    \DE_EX_reg[srcB_sel] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\CONTROL_UNIT/srcB_sel ),
        .Q(\DE_EX_reg[srcB_sel]__0 ),
        .R(flush_E));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \EX_MEM[ALU_result][31]_i_3 
       (.I0(\DE_EX_reg[IR_n_0_][3] ),
        .I1(\DE_EX_reg[IR_n_0_][5] ),
        .I2(\DE_EX_reg[IR_n_0_][4] ),
        .I3(\DE_EX_reg[IR_n_0_][0] ),
        .I4(\DE_EX_reg[IR_n_0_][1] ),
        .I5(\DE_EX_reg[IR_n_0_][2] ),
        .O(\EX_MEM[ALU_result][31]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[0]),
        .Q(IOBUS_addr[0]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[10]),
        .Q(IOBUS_addr[10]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[11]),
        .Q(IOBUS_addr[11]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[12]),
        .Q(IOBUS_addr[12]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[13]),
        .Q(IOBUS_addr[13]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[14]),
        .Q(IOBUS_addr[14]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[15]),
        .Q(IOBUS_addr[15]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[16]),
        .Q(IOBUS_addr[16]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[17]),
        .Q(IOBUS_addr[17]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[18]),
        .Q(IOBUS_addr[18]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[19]),
        .Q(IOBUS_addr[19]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[1]),
        .Q(IOBUS_addr[1]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[20]),
        .Q(IOBUS_addr[20]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[21]),
        .Q(IOBUS_addr[21]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[22]),
        .Q(IOBUS_addr[22]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[23]),
        .Q(IOBUS_addr[23]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[24]),
        .Q(IOBUS_addr[24]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[25]),
        .Q(IOBUS_addr[25]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[26]),
        .Q(IOBUS_addr[26]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[27]),
        .Q(IOBUS_addr[27]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[28]),
        .Q(IOBUS_addr[28]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[29]),
        .Q(IOBUS_addr[29]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[2]),
        .Q(IOBUS_addr[2]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[30]),
        .Q(IOBUS_addr[30]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[31]),
        .Q(IOBUS_addr[31]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[3]),
        .Q(IOBUS_addr[3]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[4]),
        .Q(IOBUS_addr[4]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[5]),
        .Q(IOBUS_addr[5]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[6]),
        .Q(IOBUS_addr[6]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[7]),
        .Q(IOBUS_addr[7]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[8]),
        .Q(IOBUS_addr[8]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[ALU_result][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(alu_result[9]),
        .Q(IOBUS_addr[9]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [0]),
        .Q(\EX_MEM_reg[PC] [0]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [10]),
        .Q(\EX_MEM_reg[PC] [10]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [11]),
        .Q(\EX_MEM_reg[PC] [11]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [12]),
        .Q(\EX_MEM_reg[PC] [12]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [13]),
        .Q(\EX_MEM_reg[PC] [13]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [14]),
        .Q(\EX_MEM_reg[PC] [14]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [15]),
        .Q(\EX_MEM_reg[PC] [15]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [16]),
        .Q(\EX_MEM_reg[PC] [16]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [17]),
        .Q(\EX_MEM_reg[PC] [17]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [18]),
        .Q(\EX_MEM_reg[PC] [18]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [19]),
        .Q(\EX_MEM_reg[PC] [19]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [1]),
        .Q(\EX_MEM_reg[PC] [1]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [20]),
        .Q(\EX_MEM_reg[PC] [20]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [21]),
        .Q(\EX_MEM_reg[PC] [21]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [22]),
        .Q(\EX_MEM_reg[PC] [22]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [23]),
        .Q(\EX_MEM_reg[PC] [23]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [24]),
        .Q(\EX_MEM_reg[PC] [24]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [25]),
        .Q(\EX_MEM_reg[PC] [25]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [26]),
        .Q(\EX_MEM_reg[PC] [26]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [27]),
        .Q(\EX_MEM_reg[PC] [27]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [28]),
        .Q(\EX_MEM_reg[PC] [28]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [29]),
        .Q(\EX_MEM_reg[PC] [29]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [2]),
        .Q(\EX_MEM_reg[PC] [2]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [30]),
        .Q(\EX_MEM_reg[PC] [30]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [31]),
        .Q(\EX_MEM_reg[PC] [31]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [3]),
        .Q(\EX_MEM_reg[PC] [3]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [4]),
        .Q(\EX_MEM_reg[PC] [4]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [5]),
        .Q(\EX_MEM_reg[PC] [5]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [6]),
        .Q(\EX_MEM_reg[PC] [6]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [7]),
        .Q(\EX_MEM_reg[PC] [7]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [8]),
        .Q(\EX_MEM_reg[PC] [8]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[PC][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[PC] [9]),
        .Q(\EX_MEM_reg[PC] [9]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[memRead] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[memRead]__0 ),
        .Q(\EX_MEM_reg[memRead]_0 ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[memRead_sign] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(p_0_in),
        .Q(\EX_MEM_reg[memRead_sign_n_0_] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[memRead_size][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(\EX_MEM_reg[memRead_size_n_0_][0] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[memRead_size][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(\EX_MEM_reg[memRead_size_n_0_][1] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[memWrite] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[memWrite]__0 ),
        .Q(\EX_MEM_reg[memWrite_n_0_] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[rd_addr][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[rd_addr_n_0_][0] ),
        .Q(\EX_MEM_reg[rd_addr_n_0_][0] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[rd_addr][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[rd_addr_n_0_][1] ),
        .Q(\EX_MEM_reg[rd_addr_n_0_][1] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[rd_addr][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[rd_addr_n_0_][2] ),
        .Q(\EX_MEM_reg[rd_addr_n_0_][2] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[rd_addr][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[rd_addr_n_0_][3] ),
        .Q(\EX_MEM_reg[rd_addr_n_0_][3] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[rd_addr][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[rd_addr_n_0_][4] ),
        .Q(\EX_MEM_reg[rd_addr_n_0_][4] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[regWrite] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[regWrite]__0 ),
        .Q(\EX_MEM_reg[regWrite_n_0_] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[rf_sel][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[rf_sel_n_0_][0] ),
        .Q(\EX_MEM_reg[rf_sel] [0]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[rf_sel][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\DE_EX_reg[rf_sel_n_0_][1] ),
        .Q(\EX_MEM_reg[rf_sel] [1]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[0]),
        .Q(Q[0]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[10]),
        .Q(Q[10]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[11]),
        .Q(Q[11]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[12]),
        .Q(Q[12]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[13]),
        .Q(Q[13]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[14]),
        .Q(Q[14]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[15]),
        .Q(Q[15]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[16]),
        .Q(\EX_MEM_reg[write_data_n_0_][16] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[17]),
        .Q(\EX_MEM_reg[write_data_n_0_][17] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[18]),
        .Q(\EX_MEM_reg[write_data_n_0_][18] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[19]),
        .Q(\EX_MEM_reg[write_data_n_0_][19] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[1]),
        .Q(Q[1]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[20]),
        .Q(\EX_MEM_reg[write_data_n_0_][20] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[21]),
        .Q(\EX_MEM_reg[write_data_n_0_][21] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[22]),
        .Q(\EX_MEM_reg[write_data_n_0_][22] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[23]),
        .Q(\EX_MEM_reg[write_data_n_0_][23] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[24]),
        .Q(\EX_MEM_reg[write_data_n_0_][24] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[25]),
        .Q(\EX_MEM_reg[write_data_n_0_][25] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[26]),
        .Q(\EX_MEM_reg[write_data_n_0_][26] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[27]),
        .Q(\EX_MEM_reg[write_data_n_0_][27] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[28]),
        .Q(\EX_MEM_reg[write_data_n_0_][28] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[29]),
        .Q(\EX_MEM_reg[write_data_n_0_][29] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[2]),
        .Q(Q[2]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[30]),
        .Q(\EX_MEM_reg[write_data_n_0_][30] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[31]),
        .Q(\EX_MEM_reg[write_data_n_0_][31] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[3]),
        .Q(Q[3]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[4]),
        .Q(Q[4]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[5]),
        .Q(Q[5]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[6]),
        .Q(Q[6]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[7]),
        .Q(Q[7]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[8]),
        .Q(Q[8]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \EX_MEM_reg[write_data][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(ALU_forward_muxB[9]),
        .Q(Q[9]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[0]),
        .Q(\IF_DE_reg[IR] [0]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[10]),
        .Q(\IF_DE[rd_addr] [3]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[11]),
        .Q(\IF_DE[rd_addr] [4]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[12]),
        .Q(\IF_DE_reg[IR_n_0_][12] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[13]),
        .Q(\IF_DE_reg[IR_n_0_][13] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[14]),
        .Q(\IF_DE_reg[IR_n_0_][14] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[15]),
        .Q(\IF_DE[rs1_addr] [0]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[16]),
        .Q(\IF_DE[rs1_addr] [1]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[17]),
        .Q(\IF_DE[rs1_addr] [2]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[18]),
        .Q(\IF_DE[rs1_addr] [3]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[19]),
        .Q(\IF_DE[rs1_addr] [4]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[1]),
        .Q(\IF_DE_reg[IR] [1]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[20]),
        .Q(\IF_DE[rs2_addr] [0]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[21]),
        .Q(\IF_DE[rs2_addr] [1]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[22]),
        .Q(\IF_DE[rs2_addr] [2]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[23]),
        .Q(\IF_DE[rs2_addr] [3]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[24]),
        .Q(\IF_DE[rs2_addr] [4]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[25]),
        .Q(\IF_DE_reg[IR_n_0_][25] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[26]),
        .Q(\IF_DE_reg[IR_n_0_][26] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[27]),
        .Q(\IF_DE_reg[IR_n_0_][27] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[28]),
        .Q(\IF_DE_reg[IR_n_0_][28] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[29]),
        .Q(\IF_DE_reg[IR_n_0_][29] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[2]),
        .Q(\IF_DE_reg[IR] [2]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[30]),
        .Q(\IF_DE_reg[IR_n_0_][30] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[31]),
        .Q(\IF_DE_reg[IR_n_0_][31] ),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[3]),
        .Q(\IF_DE_reg[IR] [3]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[4]),
        .Q(\IF_DE_reg[IR] [4]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[5]),
        .Q(\IF_DE_reg[IR] [5]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[6]),
        .Q(\IF_DE_reg[IR] [6]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[7]),
        .Q(\IF_DE[rd_addr] [0]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[8]),
        .Q(\IF_DE[rd_addr] [1]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[IR][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(IR[9]),
        .Q(\IF_DE[rd_addr] [2]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[0]),
        .Q(\IF_DE_reg[PC] [0]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[10]),
        .Q(\IF_DE_reg[PC] [10]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[11]),
        .Q(\IF_DE_reg[PC] [11]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[12]),
        .Q(\IF_DE_reg[PC] [12]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[13]),
        .Q(\IF_DE_reg[PC] [13]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[14]),
        .Q(\IF_DE_reg[PC] [14]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[15]),
        .Q(\IF_DE_reg[PC] [15]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[16]),
        .Q(\IF_DE_reg[PC] [16]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[17]),
        .Q(\IF_DE_reg[PC] [17]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[18]),
        .Q(\IF_DE_reg[PC] [18]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[19]),
        .Q(\IF_DE_reg[PC] [19]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[1]),
        .Q(\IF_DE_reg[PC] [1]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[20]),
        .Q(\IF_DE_reg[PC] [20]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[21]),
        .Q(\IF_DE_reg[PC] [21]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[22]),
        .Q(\IF_DE_reg[PC] [22]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[23]),
        .Q(\IF_DE_reg[PC] [23]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[24]),
        .Q(\IF_DE_reg[PC] [24]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[25]),
        .Q(\IF_DE_reg[PC] [25]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[26]),
        .Q(\IF_DE_reg[PC] [26]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[27]),
        .Q(\IF_DE_reg[PC] [27]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[28]),
        .Q(\IF_DE_reg[PC] [28]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[29]),
        .Q(\IF_DE_reg[PC] [29]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[2]),
        .Q(\IF_DE_reg[PC] [2]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[30]),
        .Q(\IF_DE_reg[PC] [30]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(data_out_reg[31]),
        .Q(\IF_DE_reg[PC] [31]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[3]),
        .Q(\IF_DE_reg[PC] [3]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[4]),
        .Q(\IF_DE_reg[PC] [4]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[5]),
        .Q(\IF_DE_reg[PC] [5]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[6]),
        .Q(\IF_DE_reg[PC] [6]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[7]),
        .Q(\IF_DE_reg[PC] [7]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[8]),
        .Q(\IF_DE_reg[PC] [8]),
        .R(flush_D));
  FDRE #(
    .INIT(1'b0)) 
    \IF_DE_reg[PC][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(PROGRAM_COUNTER_n_32),
        .D(PC[9]),
        .Q(\IF_DE_reg[PC] [9]),
        .R(flush_D));
  LUT1 #(
    .INIT(2'h1)) 
    \MEM_WB[PC_plus4][4]_i_2 
       (.I0(\EX_MEM_reg[PC] [2]),
        .O(\MEM_WB[PC_plus4][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_WB[memRead_data][14]_i_10 
       (.I0(IOBUS_addr[0]),
        .I1(OTTER_MEMORY_n_96),
        .O(\MEM_WB[memRead_data][14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \MEM_WB[memRead_data][14]_i_8 
       (.I0(OTTER_MEMORY_n_96),
        .I1(IOBUS_addr[0]),
        .I2(\EX_MEM_reg[memRead_size_n_0_][0] ),
        .I3(\EX_MEM_reg[memRead_size_n_0_][1] ),
        .I4(IOBUS_addr[1]),
        .O(\MEM_WB[memRead_data][14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \MEM_WB[memRead_data][14]_i_9 
       (.I0(\EX_MEM_reg[memRead_size_n_0_][1] ),
        .I1(\EX_MEM_reg[memRead_size_n_0_][0] ),
        .O(\MEM_WB[memRead_data][14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_WB[memRead_data][15]_i_2 
       (.I0(OTTER_MEMORY_n_96),
        .I1(IOBUS_addr[0]),
        .O(\MEM_WB[memRead_data][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MEM_WB[memRead_data][31]_i_10 
       (.I0(IOBUS_addr[1]),
        .I1(IOBUS_addr[0]),
        .O(\MEM_WB[memRead_data][31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \MEM_WB[memRead_data][31]_i_11 
       (.I0(\EX_MEM_reg[memRead_size_n_0_][1] ),
        .I1(\EX_MEM_reg[memRead_sign_n_0_] ),
        .O(\MEM_WB[memRead_data][31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \MEM_WB[memRead_data][31]_i_5 
       (.I0(\EX_MEM_reg[memRead_sign_n_0_] ),
        .I1(IOBUS_addr[1]),
        .I2(IOBUS_addr[0]),
        .I3(\EX_MEM_reg[memRead_size_n_0_][0] ),
        .I4(\EX_MEM_reg[memRead_size_n_0_][1] ),
        .O(\MEM_WB[memRead_data][31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \MEM_WB[memRead_data][6]_i_6 
       (.I0(IOBUS_addr[1]),
        .I1(\EX_MEM_reg[memRead_size_n_0_][1] ),
        .I2(IOBUS_addr[0]),
        .O(\MEM_WB[memRead_data][6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000001F)) 
    \MEM_WB[memRead_data][7]_i_4 
       (.I0(\EX_MEM_reg[memRead_size_n_0_][0] ),
        .I1(\EX_MEM_reg[memRead_sign_n_0_] ),
        .I2(\EX_MEM_reg[memRead_size_n_0_][1] ),
        .I3(IOBUS_addr[1]),
        .I4(IOBUS_addr[0]),
        .O(\MEM_WB[memRead_data][7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[0]),
        .Q(\MEM_WB_reg[ALU_result] [0]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[10]),
        .Q(\MEM_WB_reg[ALU_result] [10]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[11]),
        .Q(\MEM_WB_reg[ALU_result] [11]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[12]),
        .Q(\MEM_WB_reg[ALU_result] [12]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[13]),
        .Q(\MEM_WB_reg[ALU_result] [13]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[14]),
        .Q(\MEM_WB_reg[ALU_result] [14]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[15]),
        .Q(\MEM_WB_reg[ALU_result] [15]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[16]),
        .Q(\MEM_WB_reg[ALU_result] [16]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[17]),
        .Q(\MEM_WB_reg[ALU_result] [17]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[18]),
        .Q(\MEM_WB_reg[ALU_result] [18]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[19]),
        .Q(\MEM_WB_reg[ALU_result] [19]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[1]),
        .Q(\MEM_WB_reg[ALU_result] [1]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[20]),
        .Q(\MEM_WB_reg[ALU_result] [20]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[21]),
        .Q(\MEM_WB_reg[ALU_result] [21]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[22]),
        .Q(\MEM_WB_reg[ALU_result] [22]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[23]),
        .Q(\MEM_WB_reg[ALU_result] [23]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[24]),
        .Q(\MEM_WB_reg[ALU_result] [24]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[25]),
        .Q(\MEM_WB_reg[ALU_result] [25]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[26]),
        .Q(\MEM_WB_reg[ALU_result] [26]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[27]),
        .Q(\MEM_WB_reg[ALU_result] [27]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[28]),
        .Q(\MEM_WB_reg[ALU_result] [28]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[29]),
        .Q(\MEM_WB_reg[ALU_result] [29]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[2]),
        .Q(\MEM_WB_reg[ALU_result] [2]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[30]),
        .Q(\MEM_WB_reg[ALU_result] [30]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[31]),
        .Q(\MEM_WB_reg[ALU_result] [31]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[3]),
        .Q(\MEM_WB_reg[ALU_result] [3]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[4]),
        .Q(\MEM_WB_reg[ALU_result] [4]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[5]),
        .Q(\MEM_WB_reg[ALU_result] [5]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[6]),
        .Q(\MEM_WB_reg[ALU_result] [6]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[7]),
        .Q(\MEM_WB_reg[ALU_result] [7]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[8]),
        .Q(\MEM_WB_reg[ALU_result] [8]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[ALU_result][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(IOBUS_addr[9]),
        .Q(\MEM_WB_reg[ALU_result] [9]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_reg[PC] [0]),
        .Q(\MEM_WB_reg[PC_plus4] [0]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][12]_i_1_n_6 ),
        .Q(\MEM_WB_reg[PC_plus4] [10]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][12]_i_1_n_5 ),
        .Q(\MEM_WB_reg[PC_plus4] [11]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][12]_i_1_n_4 ),
        .Q(\MEM_WB_reg[PC_plus4] [12]),
        .R(buttons_IBUF[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MEM_WB_reg[PC_plus4][12]_i_1 
       (.CI(\MEM_WB_reg[PC_plus4][8]_i_1_n_0 ),
        .CO({\MEM_WB_reg[PC_plus4][12]_i_1_n_0 ,\NLW_MEM_WB_reg[PC_plus4][12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\MEM_WB_reg[PC_plus4][12]_i_1_n_4 ,\MEM_WB_reg[PC_plus4][12]_i_1_n_5 ,\MEM_WB_reg[PC_plus4][12]_i_1_n_6 ,\MEM_WB_reg[PC_plus4][12]_i_1_n_7 }),
        .S(\EX_MEM_reg[PC] [12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][16]_i_1_n_7 ),
        .Q(\MEM_WB_reg[PC_plus4] [13]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][16]_i_1_n_6 ),
        .Q(\MEM_WB_reg[PC_plus4] [14]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][16]_i_1_n_5 ),
        .Q(\MEM_WB_reg[PC_plus4] [15]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][16]_i_1_n_4 ),
        .Q(\MEM_WB_reg[PC_plus4] [16]),
        .R(buttons_IBUF[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MEM_WB_reg[PC_plus4][16]_i_1 
       (.CI(\MEM_WB_reg[PC_plus4][12]_i_1_n_0 ),
        .CO({\MEM_WB_reg[PC_plus4][16]_i_1_n_0 ,\NLW_MEM_WB_reg[PC_plus4][16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\MEM_WB_reg[PC_plus4][16]_i_1_n_4 ,\MEM_WB_reg[PC_plus4][16]_i_1_n_5 ,\MEM_WB_reg[PC_plus4][16]_i_1_n_6 ,\MEM_WB_reg[PC_plus4][16]_i_1_n_7 }),
        .S(\EX_MEM_reg[PC] [16:13]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][20]_i_1_n_7 ),
        .Q(\MEM_WB_reg[PC_plus4] [17]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][20]_i_1_n_6 ),
        .Q(\MEM_WB_reg[PC_plus4] [18]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][20]_i_1_n_5 ),
        .Q(\MEM_WB_reg[PC_plus4] [19]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][4]_i_1_n_7 ),
        .Q(\MEM_WB_reg[PC_plus4] [1]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][20]_i_1_n_4 ),
        .Q(\MEM_WB_reg[PC_plus4] [20]),
        .R(buttons_IBUF[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MEM_WB_reg[PC_plus4][20]_i_1 
       (.CI(\MEM_WB_reg[PC_plus4][16]_i_1_n_0 ),
        .CO({\MEM_WB_reg[PC_plus4][20]_i_1_n_0 ,\NLW_MEM_WB_reg[PC_plus4][20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\MEM_WB_reg[PC_plus4][20]_i_1_n_4 ,\MEM_WB_reg[PC_plus4][20]_i_1_n_5 ,\MEM_WB_reg[PC_plus4][20]_i_1_n_6 ,\MEM_WB_reg[PC_plus4][20]_i_1_n_7 }),
        .S(\EX_MEM_reg[PC] [20:17]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][24]_i_1_n_7 ),
        .Q(\MEM_WB_reg[PC_plus4] [21]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][24]_i_1_n_6 ),
        .Q(\MEM_WB_reg[PC_plus4] [22]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][24]_i_1_n_5 ),
        .Q(\MEM_WB_reg[PC_plus4] [23]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][24]_i_1_n_4 ),
        .Q(\MEM_WB_reg[PC_plus4] [24]),
        .R(buttons_IBUF[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MEM_WB_reg[PC_plus4][24]_i_1 
       (.CI(\MEM_WB_reg[PC_plus4][20]_i_1_n_0 ),
        .CO({\MEM_WB_reg[PC_plus4][24]_i_1_n_0 ,\NLW_MEM_WB_reg[PC_plus4][24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\MEM_WB_reg[PC_plus4][24]_i_1_n_4 ,\MEM_WB_reg[PC_plus4][24]_i_1_n_5 ,\MEM_WB_reg[PC_plus4][24]_i_1_n_6 ,\MEM_WB_reg[PC_plus4][24]_i_1_n_7 }),
        .S(\EX_MEM_reg[PC] [24:21]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][28]_i_1_n_7 ),
        .Q(\MEM_WB_reg[PC_plus4] [25]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][28]_i_1_n_6 ),
        .Q(\MEM_WB_reg[PC_plus4] [26]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][28]_i_1_n_5 ),
        .Q(\MEM_WB_reg[PC_plus4] [27]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][28]_i_1_n_4 ),
        .Q(\MEM_WB_reg[PC_plus4] [28]),
        .R(buttons_IBUF[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MEM_WB_reg[PC_plus4][28]_i_1 
       (.CI(\MEM_WB_reg[PC_plus4][24]_i_1_n_0 ),
        .CO({\MEM_WB_reg[PC_plus4][28]_i_1_n_0 ,\NLW_MEM_WB_reg[PC_plus4][28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\MEM_WB_reg[PC_plus4][28]_i_1_n_4 ,\MEM_WB_reg[PC_plus4][28]_i_1_n_5 ,\MEM_WB_reg[PC_plus4][28]_i_1_n_6 ,\MEM_WB_reg[PC_plus4][28]_i_1_n_7 }),
        .S(\EX_MEM_reg[PC] [28:25]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][31]_i_1_n_7 ),
        .Q(\MEM_WB_reg[PC_plus4] [29]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][4]_i_1_n_6 ),
        .Q(\MEM_WB_reg[PC_plus4] [2]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][31]_i_1_n_6 ),
        .Q(\MEM_WB_reg[PC_plus4] [30]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][31]_i_1_n_5 ),
        .Q(\MEM_WB_reg[PC_plus4] [31]),
        .R(buttons_IBUF[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MEM_WB_reg[PC_plus4][31]_i_1 
       (.CI(\MEM_WB_reg[PC_plus4][28]_i_1_n_0 ),
        .CO(\NLW_MEM_WB_reg[PC_plus4][31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_MEM_WB_reg[PC_plus4][31]_i_1_O_UNCONNECTED [3],\MEM_WB_reg[PC_plus4][31]_i_1_n_5 ,\MEM_WB_reg[PC_plus4][31]_i_1_n_6 ,\MEM_WB_reg[PC_plus4][31]_i_1_n_7 }),
        .S({1'b0,\EX_MEM_reg[PC] [31:29]}));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][4]_i_1_n_5 ),
        .Q(\MEM_WB_reg[PC_plus4] [3]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][4]_i_1_n_4 ),
        .Q(\MEM_WB_reg[PC_plus4] [4]),
        .R(buttons_IBUF[4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \MEM_WB_reg[PC_plus4][4]_i_1 
       (.CI(1'b0),
        .CO({\MEM_WB_reg[PC_plus4][4]_i_1_n_0 ,\NLW_MEM_WB_reg[PC_plus4][4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\EX_MEM_reg[PC] [2],1'b0}),
        .O({\MEM_WB_reg[PC_plus4][4]_i_1_n_4 ,\MEM_WB_reg[PC_plus4][4]_i_1_n_5 ,\MEM_WB_reg[PC_plus4][4]_i_1_n_6 ,\MEM_WB_reg[PC_plus4][4]_i_1_n_7 }),
        .S({\EX_MEM_reg[PC] [4:3],\MEM_WB[PC_plus4][4]_i_2_n_0 ,\EX_MEM_reg[PC] [1]}));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][8]_i_1_n_7 ),
        .Q(\MEM_WB_reg[PC_plus4] [5]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][8]_i_1_n_6 ),
        .Q(\MEM_WB_reg[PC_plus4] [6]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][8]_i_1_n_5 ),
        .Q(\MEM_WB_reg[PC_plus4] [7]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][8]_i_1_n_4 ),
        .Q(\MEM_WB_reg[PC_plus4] [8]),
        .R(buttons_IBUF[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \MEM_WB_reg[PC_plus4][8]_i_1 
       (.CI(\MEM_WB_reg[PC_plus4][4]_i_1_n_0 ),
        .CO({\MEM_WB_reg[PC_plus4][8]_i_1_n_0 ,\NLW_MEM_WB_reg[PC_plus4][8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\MEM_WB_reg[PC_plus4][8]_i_1_n_4 ,\MEM_WB_reg[PC_plus4][8]_i_1_n_5 ,\MEM_WB_reg[PC_plus4][8]_i_1_n_6 ,\MEM_WB_reg[PC_plus4][8]_i_1_n_7 }),
        .S(\EX_MEM_reg[PC] [8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[PC_plus4][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\MEM_WB_reg[PC_plus4][12]_i_1_n_7 ),
        .Q(\MEM_WB_reg[PC_plus4] [9]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[0]),
        .Q(\MEM_WB_reg[memRead_data] [0]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][10] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[10]),
        .Q(\MEM_WB_reg[memRead_data] [10]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][11] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[11]),
        .Q(\MEM_WB_reg[memRead_data] [11]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][12] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[12]),
        .Q(\MEM_WB_reg[memRead_data] [12]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][13] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[13]),
        .Q(\MEM_WB_reg[memRead_data] [13]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][14] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[14]),
        .Q(\MEM_WB_reg[memRead_data] [14]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][15] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[15]),
        .Q(\MEM_WB_reg[memRead_data] [15]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][16] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[16]),
        .Q(\MEM_WB_reg[memRead_data] [16]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][17] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[17]),
        .Q(\MEM_WB_reg[memRead_data] [17]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][18] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[18]),
        .Q(\MEM_WB_reg[memRead_data] [18]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][19] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[19]),
        .Q(\MEM_WB_reg[memRead_data] [19]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[1]),
        .Q(\MEM_WB_reg[memRead_data] [1]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][20] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[20]),
        .Q(\MEM_WB_reg[memRead_data] [20]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][21] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[21]),
        .Q(\MEM_WB_reg[memRead_data] [21]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][22] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[22]),
        .Q(\MEM_WB_reg[memRead_data] [22]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][23] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[23]),
        .Q(\MEM_WB_reg[memRead_data] [23]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][24] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[24]),
        .Q(\MEM_WB_reg[memRead_data] [24]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][25] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[25]),
        .Q(\MEM_WB_reg[memRead_data] [25]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][26] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[26]),
        .Q(\MEM_WB_reg[memRead_data] [26]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][27] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[27]),
        .Q(\MEM_WB_reg[memRead_data] [27]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][28] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[28]),
        .Q(\MEM_WB_reg[memRead_data] [28]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][29] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[29]),
        .Q(\MEM_WB_reg[memRead_data] [29]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[2]),
        .Q(\MEM_WB_reg[memRead_data] [2]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][30] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[30]),
        .Q(\MEM_WB_reg[memRead_data] [30]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][31] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[31]),
        .Q(\MEM_WB_reg[memRead_data] [31]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[3]),
        .Q(\MEM_WB_reg[memRead_data] [3]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[4]),
        .Q(\MEM_WB_reg[memRead_data] [4]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][5] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[5]),
        .Q(\MEM_WB_reg[memRead_data] [5]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][6] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[6]),
        .Q(\MEM_WB_reg[memRead_data] [6]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][7] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[7]),
        .Q(\MEM_WB_reg[memRead_data] [7]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][8] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[8]),
        .Q(\MEM_WB_reg[memRead_data] [8]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[memRead_data][9] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(memRead_data[9]),
        .Q(\MEM_WB_reg[memRead_data] [9]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[rd_addr][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_reg[rd_addr_n_0_][0] ),
        .Q(\MEM_WB_reg[rd_addr_n_0_][0] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[rd_addr][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_reg[rd_addr_n_0_][1] ),
        .Q(\MEM_WB_reg[rd_addr_n_0_][1] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[rd_addr][2] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_reg[rd_addr_n_0_][2] ),
        .Q(\MEM_WB_reg[rd_addr_n_0_][2] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[rd_addr][3] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_reg[rd_addr_n_0_][3] ),
        .Q(\MEM_WB_reg[rd_addr_n_0_][3] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[rd_addr][4] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_reg[rd_addr_n_0_][4] ),
        .Q(\MEM_WB_reg[rd_addr_n_0_][4] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[regWrite] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_reg[regWrite_n_0_] ),
        .Q(\MEM_WB_reg[regWrite_n_0_] ),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[rf_sel][0] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_reg[rf_sel] [0]),
        .Q(\MEM_WB_reg[rf_sel] [0]),
        .R(buttons_IBUF[4]));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_WB_reg[rf_sel][1] 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(\EX_MEM_reg[rf_sel] [1]),
        .Q(\MEM_WB_reg[rf_sel] [1]),
        .R(buttons_IBUF[4]));
  ALU OTTER_ALU
       (.ALU_forward_muxA(ALU_forward_muxA),
        .ALU_srcB(ALU_srcB),
        .CO(data2),
        .\DE_EX_reg[alu_fun][0] (OTTER_ALU_n_56),
        .\DE_EX_reg[alu_fun][0]_0 (OTTER_ALU_n_57),
        .\DE_EX_reg[alu_fun][0]_1 (OTTER_ALU_n_58),
        .\DE_EX_reg[alu_fun][0]_2 (OTTER_ALU_n_59),
        .\DE_EX_reg[alu_fun][0]_3 (OTTER_ALU_n_60),
        .\DE_EX_reg[alu_fun][0]_4 (OTTER_ALU_n_61),
        .\DE_EX_reg[alu_fun][0]_5 (OTTER_ALU_n_62),
        .\DE_EX_reg[alu_fun][0]_6 (OTTER_ALU_n_65),
        .\DE_EX_reg[alu_fun][1] (OTTER_ALU_n_38),
        .\DE_EX_reg[alu_fun][1]_0 (OTTER_ALU_n_39),
        .\DE_EX_reg[alu_fun][1]_1 (OTTER_ALU_n_40),
        .\DE_EX_reg[alu_fun][1]_10 (OTTER_ALU_n_49),
        .\DE_EX_reg[alu_fun][1]_11 (OTTER_ALU_n_50),
        .\DE_EX_reg[alu_fun][1]_12 (OTTER_ALU_n_51),
        .\DE_EX_reg[alu_fun][1]_13 (OTTER_ALU_n_52),
        .\DE_EX_reg[alu_fun][1]_14 (OTTER_ALU_n_53),
        .\DE_EX_reg[alu_fun][1]_15 (OTTER_ALU_n_54),
        .\DE_EX_reg[alu_fun][1]_16 (OTTER_ALU_n_55),
        .\DE_EX_reg[alu_fun][1]_17 (OTTER_ALU_n_63),
        .\DE_EX_reg[alu_fun][1]_18 (OTTER_ALU_n_64),
        .\DE_EX_reg[alu_fun][1]_2 (OTTER_ALU_n_41),
        .\DE_EX_reg[alu_fun][1]_3 (OTTER_ALU_n_42),
        .\DE_EX_reg[alu_fun][1]_4 (OTTER_ALU_n_43),
        .\DE_EX_reg[alu_fun][1]_5 (OTTER_ALU_n_44),
        .\DE_EX_reg[alu_fun][1]_6 (OTTER_ALU_n_45),
        .\DE_EX_reg[alu_fun][1]_7 (OTTER_ALU_n_46),
        .\DE_EX_reg[alu_fun][1]_8 (OTTER_ALU_n_47),
        .\DE_EX_reg[alu_fun][1]_9 (OTTER_ALU_n_48),
        .DI({OTTER_REG_FILE_n_305,OTTER_REG_FILE_n_306,OTTER_REG_FILE_n_307,OTTER_REG_FILE_n_308}),
        .\EX_MEM[ALU_result][0]_i_5 ({OTTER_REG_FILE_n_220,OTTER_REG_FILE_n_221,OTTER_REG_FILE_n_222,OTTER_REG_FILE_n_223}),
        .\EX_MEM[ALU_result][0]_i_5_0 ({OTTER_REG_FILE_n_110,OTTER_REG_FILE_n_111,OTTER_REG_FILE_n_112,OTTER_REG_FILE_n_113}),
        .\EX_MEM[ALU_result][0]_i_5_1 ({OTTER_REG_FILE_n_184,OTTER_REG_FILE_n_185,OTTER_REG_FILE_n_186,OTTER_REG_FILE_n_187}),
        .\EX_MEM[ALU_result][0]_i_5_2 ({OTTER_REG_FILE_n_114,OTTER_REG_FILE_n_115,OTTER_REG_FILE_n_116,OTTER_REG_FILE_n_117}),
        .\EX_MEM[ALU_result][0]_i_8_0 ({OTTER_REG_FILE_n_106,OTTER_REG_FILE_n_107,OTTER_REG_FILE_n_108,OTTER_REG_FILE_n_109}),
        .\EX_MEM[ALU_result][12]_i_5 ({OTTER_REG_FILE_n_352,OTTER_REG_FILE_n_353,OTTER_REG_FILE_n_354,OTTER_REG_FILE_n_355}),
        .\EX_MEM[ALU_result][12]_i_7_0 ({OTTER_REG_FILE_n_0,OTTER_REG_FILE_n_1,OTTER_REG_FILE_n_2,OTTER_REG_FILE_n_3}),
        .\EX_MEM[ALU_result][16]_i_5 ({OTTER_REG_FILE_n_356,OTTER_REG_FILE_n_357,OTTER_REG_FILE_n_358,OTTER_REG_FILE_n_359}),
        .\EX_MEM[ALU_result][16]_i_7_0 ({OTTER_REG_FILE_n_62,OTTER_REG_FILE_n_63,OTTER_REG_FILE_n_64,OTTER_REG_FILE_n_65}),
        .\EX_MEM[ALU_result][20]_i_10_0 ({OTTER_REG_FILE_n_82,OTTER_REG_FILE_n_83,OTTER_REG_FILE_n_84,OTTER_REG_FILE_n_85}),
        .\EX_MEM[ALU_result][20]_i_4 ({OTTER_REG_FILE_n_78,OTTER_REG_FILE_n_79,OTTER_REG_FILE_n_80,OTTER_REG_FILE_n_81}),
        .\EX_MEM[ALU_result][24]_i_10_0 ({OTTER_REG_FILE_n_74,OTTER_REG_FILE_n_75,OTTER_REG_FILE_n_76,OTTER_REG_FILE_n_77}),
        .\EX_MEM[ALU_result][24]_i_5 ({OTTER_REG_FILE_n_70,OTTER_REG_FILE_n_71,OTTER_REG_FILE_n_72,OTTER_REG_FILE_n_73}),
        .\EX_MEM[ALU_result][28]_i_6 ({OTTER_REG_FILE_n_297,OTTER_REG_FILE_n_298,OTTER_REG_FILE_n_299,OTTER_REG_FILE_n_300}),
        .\EX_MEM[ALU_result][28]_i_7 ({OTTER_REG_FILE_n_66,OTTER_REG_FILE_n_67,OTTER_REG_FILE_n_68,OTTER_REG_FILE_n_69}),
        .\EX_MEM[ALU_result][4]_i_12_0 ({OTTER_REG_FILE_n_98,OTTER_REG_FILE_n_99,OTTER_REG_FILE_n_100,OTTER_REG_FILE_n_101}),
        .\EX_MEM[ALU_result][4]_i_4 ({OTTER_REG_FILE_n_94,OTTER_REG_FILE_n_95,OTTER_REG_FILE_n_96,OTTER_REG_FILE_n_97}),
        .\EX_MEM[ALU_result][8]_i_10_0 ({OTTER_REG_FILE_n_90,OTTER_REG_FILE_n_91,OTTER_REG_FILE_n_92,OTTER_REG_FILE_n_93}),
        .\EX_MEM[ALU_result][8]_i_4 ({OTTER_REG_FILE_n_86,OTTER_REG_FILE_n_87,OTTER_REG_FILE_n_88,OTTER_REG_FILE_n_89}),
        .O(data8),
        .Q({\DE_EX_reg[alu_fun_n_0_][2] ,\DE_EX_reg[alu_fun_n_0_][1] ,\DE_EX_reg[alu_fun_n_0_][0] }),
        .S({OTTER_REG_FILE_n_102,OTTER_REG_FILE_n_103,OTTER_REG_FILE_n_104,OTTER_REG_FILE_n_105}),
        .data0(data0),
        .i__carry__2_i_8(data3),
        .\result0_inferred__1/i__carry__0_0 ({OTTER_REG_FILE_n_301,OTTER_REG_FILE_n_302,OTTER_REG_FILE_n_303,OTTER_REG_FILE_n_304}),
        .\result0_inferred__1/i__carry__1_0 ({OTTER_REG_FILE_n_309,OTTER_REG_FILE_n_310,OTTER_REG_FILE_n_311,OTTER_REG_FILE_n_312}),
        .\result0_inferred__1/i__carry__1_1 ({OTTER_REG_FILE_n_164,OTTER_REG_FILE_n_165,OTTER_REG_FILE_n_166,OTTER_REG_FILE_n_167}),
        .\result0_inferred__1/i__carry__2_0 ({OTTER_REG_FILE_n_317,OTTER_REG_FILE_n_318,OTTER_REG_FILE_n_319,OTTER_REG_FILE_n_320}),
        .\result0_inferred__1/i__carry__2_1 ({OTTER_REG_FILE_n_313,OTTER_REG_FILE_n_314,OTTER_REG_FILE_n_315,OTTER_REG_FILE_n_316}),
        .\result0_inferred__2/i__carry__0_0 ({OTTER_REG_FILE_n_263,OTTER_REG_FILE_n_264,OTTER_REG_FILE_n_265,OTTER_REG_FILE_n_266}),
        .\result0_inferred__2/i__carry__0_1 ({OTTER_REG_FILE_n_259,OTTER_REG_FILE_n_260,OTTER_REG_FILE_n_261,OTTER_REG_FILE_n_262}),
        .\result0_inferred__2/i__carry__1_0 ({OTTER_REG_FILE_n_172,OTTER_REG_FILE_n_173,OTTER_REG_FILE_n_174,OTTER_REG_FILE_n_175}),
        .\result0_inferred__2/i__carry__1_1 ({OTTER_REG_FILE_n_168,OTTER_REG_FILE_n_169,OTTER_REG_FILE_n_170,OTTER_REG_FILE_n_171}),
        .\result0_inferred__2/i__carry__2_0 ({OTTER_REG_FILE_n_180,OTTER_REG_FILE_n_181,OTTER_REG_FILE_n_182,OTTER_REG_FILE_n_183}),
        .\result0_inferred__2/i__carry__2_1 ({OTTER_REG_FILE_n_176,OTTER_REG_FILE_n_177,OTTER_REG_FILE_n_178,OTTER_REG_FILE_n_179}));
  Memory OTTER_MEMORY
       (.CLK_50MHz_BUFG(CLK_50MHz_BUFG),
        .D(memRead_data),
        .E(\EX_MEM_reg[memRead]_0 ),
        .\EX_MEM_reg[ALU_result][10] (OTTER_MEMORY_n_100),
        .\EX_MEM_reg[ALU_result][18] (OTTER_MEMORY_n_96),
        .\EX_MEM_reg[ALU_result][18]_0 (OTTER_MEMORY_n_98),
        .\EX_MEM_reg[ALU_result][1] (OTTER_MEMORY_n_97),
        .\EX_MEM_reg[ALU_result][22] (OTTER_MEMORY_n_103),
        .\EX_MEM_reg[ALU_result][26] (OTTER_MEMORY_n_101),
        .\EX_MEM_reg[ALU_result][30] (OTTER_MEMORY_n_102),
        .\EX_MEM_reg[ALU_result][6] (OTTER_MEMORY_n_99),
        .IR(IR),
        .\MEM_WB[memRead_data][0]_i_2_0 (\MEM_WB[memRead_data][0]_i_2 ),
        .\MEM_WB[memRead_data][1]_i_2_0 (\MEM_WB[memRead_data][1]_i_2 ),
        .\MEM_WB[memRead_data][2]_i_2_0 (\MEM_WB[memRead_data][2]_i_2 ),
        .\MEM_WB[memRead_data][31]_i_2_0 (\MEM_WB[memRead_data][31]_i_2 ),
        .\MEM_WB[memRead_data][31]_i_2_1 (\MEM_WB[memRead_data][31]_i_2_0 ),
        .\MEM_WB[memRead_data][3]_i_2_0 (\MEM_WB[memRead_data][3]_i_2 ),
        .\MEM_WB[memRead_data][4]_i_2_0 (\MEM_WB[memRead_data][4]_i_2 ),
        .\MEM_WB[memRead_data][5]_i_2_0 (\MEM_WB[memRead_data][5]_i_2 ),
        .\MEM_WB[memRead_data][6]_i_2_0 (\MEM_WB[memRead_data][6]_i_2 ),
        .\MEM_WB_reg[memRead_data][0] (\MEM_WB_reg[memRead_data][0]_0 ),
        .\MEM_WB_reg[memRead_data][0]_0 (\MEM_WB[memRead_data][7]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][0]_1 (\MEM_WB[memRead_data][6]_i_6_n_0 ),
        .\MEM_WB_reg[memRead_data][16] (\MEM_WB_reg[memRead_data][16]_0 ),
        .\MEM_WB_reg[memRead_data][16]_0 (\MEM_WB[memRead_data][31]_i_5_n_0 ),
        .\MEM_WB_reg[memRead_data][17] (\MEM_WB_reg[memRead_data][17]_0 ),
        .\MEM_WB_reg[memRead_data][18] (\MEM_WB_reg[memRead_data][18]_0 ),
        .\MEM_WB_reg[memRead_data][19] (\MEM_WB_reg[memRead_data][19]_0 ),
        .\MEM_WB_reg[memRead_data][1] (\MEM_WB_reg[memRead_data][1]_0 ),
        .\MEM_WB_reg[memRead_data][20] (\MEM_WB_reg[memRead_data][20]_0 ),
        .\MEM_WB_reg[memRead_data][21] (\MEM_WB_reg[memRead_data][21]_0 ),
        .\MEM_WB_reg[memRead_data][22] (\MEM_WB_reg[memRead_data][22]_0 ),
        .\MEM_WB_reg[memRead_data][23] (\MEM_WB_reg[memRead_data][23]_0 ),
        .\MEM_WB_reg[memRead_data][24] (\MEM_WB_reg[memRead_data][24]_0 ),
        .\MEM_WB_reg[memRead_data][25] (\MEM_WB_reg[memRead_data][25]_0 ),
        .\MEM_WB_reg[memRead_data][26] (\MEM_WB_reg[memRead_data][26]_0 ),
        .\MEM_WB_reg[memRead_data][27] (\MEM_WB_reg[memRead_data][27]_0 ),
        .\MEM_WB_reg[memRead_data][28] (\MEM_WB_reg[memRead_data][28]_0 ),
        .\MEM_WB_reg[memRead_data][29] (\MEM_WB_reg[memRead_data][29]_0 ),
        .\MEM_WB_reg[memRead_data][2] (\MEM_WB_reg[memRead_data][2]_0 ),
        .\MEM_WB_reg[memRead_data][30] (\MEM_WB_reg[memRead_data][30]_0 ),
        .\MEM_WB_reg[memRead_data][31] (\MEM_WB_reg[memRead_data][31]_0 ),
        .\MEM_WB_reg[memRead_data][31]_0 (\MEM_WB_reg[memRead_data][31]_1 ),
        .\MEM_WB_reg[memRead_data][31]_1 (\EX_MEM_reg[memRead_sign_n_0_] ),
        .\MEM_WB_reg[memRead_data][31]_2 (\MEM_WB[memRead_data][31]_i_11_n_0 ),
        .\MEM_WB_reg[memRead_data][31]_3 (\MEM_WB[memRead_data][31]_i_10_n_0 ),
        .\MEM_WB_reg[memRead_data][3] (\MEM_WB_reg[memRead_data][3]_0 ),
        .\MEM_WB_reg[memRead_data][4] (\MEM_WB_reg[memRead_data][4]_0 ),
        .\MEM_WB_reg[memRead_data][5] (\MEM_WB_reg[memRead_data][5]_0 ),
        .\MEM_WB_reg[memRead_data][6] (\MEM_WB_reg[memRead_data][6]_0 ),
        .\MEM_WB_reg[memRead_data][8] (\MEM_WB[memRead_data][15]_i_2_n_0 ),
        .\MEM_WB_reg[memRead_data][8]_0 (\MEM_WB[memRead_data][14]_i_8_n_0 ),
        .\MEM_WB_reg[memRead_data][8]_1 (\MEM_WB[memRead_data][14]_i_9_n_0 ),
        .\MEM_WB_reg[memRead_data][8]_2 (\MEM_WB[memRead_data][14]_i_10_n_0 ),
        .PC(PC),
        .Q(IOBUS_addr),
        .buttons_IBUF(buttons_IBUF),
        .memory_reg_bram_0_0(PROGRAM_COUNTER_n_33),
        .memory_reg_bram_0_1({\EX_MEM_reg[write_data_n_0_][31] ,\EX_MEM_reg[write_data_n_0_][30] ,\EX_MEM_reg[write_data_n_0_][29] ,\EX_MEM_reg[write_data_n_0_][28] ,\EX_MEM_reg[write_data_n_0_][27] ,\EX_MEM_reg[write_data_n_0_][26] ,\EX_MEM_reg[write_data_n_0_][25] ,\EX_MEM_reg[write_data_n_0_][24] ,\EX_MEM_reg[write_data_n_0_][23] ,\EX_MEM_reg[write_data_n_0_][22] ,\EX_MEM_reg[write_data_n_0_][21] ,\EX_MEM_reg[write_data_n_0_][20] ,\EX_MEM_reg[write_data_n_0_][19] ,\EX_MEM_reg[write_data_n_0_][18] ,\EX_MEM_reg[write_data_n_0_][17] ,\EX_MEM_reg[write_data_n_0_][16] ,Q}),
        .memory_reg_bram_0_2({\EX_MEM_reg[memRead_size_n_0_][1] ,\EX_MEM_reg[memRead_size_n_0_][0] }),
        .memory_reg_bram_10_0(PROGRAM_COUNTER_n_45),
        .memory_reg_bram_11_0(PROGRAM_COUNTER_n_44),
        .memory_reg_bram_12_0(PROGRAM_COUNTER_n_48),
        .memory_reg_bram_12_1(\EX_MEM_reg[memWrite_n_0_] ),
        .memory_reg_bram_13_0(PROGRAM_COUNTER_n_46),
        .memory_reg_bram_14_0(PROGRAM_COUNTER_n_47),
        .memory_reg_bram_15_0(PROGRAM_COUNTER_n_36),
        .memory_reg_bram_1_0(PROGRAM_COUNTER_n_34),
        .memory_reg_bram_2_0(PROGRAM_COUNTER_n_35),
        .memory_reg_bram_3_0(PROGRAM_COUNTER_n_37),
        .memory_reg_bram_4_0(PROGRAM_COUNTER_n_38),
        .memory_reg_bram_5_0(PROGRAM_COUNTER_n_39),
        .memory_reg_bram_6_0(PROGRAM_COUNTER_n_41),
        .memory_reg_bram_7_0(PROGRAM_COUNTER_n_40),
        .memory_reg_bram_8_0(PROGRAM_COUNTER_n_42),
        .memory_reg_bram_9_0(PROGRAM_COUNTER_n_43),
        .memory_reg_mux_sel_a_pos_0_0(memory_reg_mux_sel_a_pos_0),
        .memory_reg_mux_sel_a_pos_0_1(memory_reg_mux_sel_a_pos_0_0),
        .memory_reg_mux_sel_a_pos_0_10(memory_reg_mux_sel_a_pos_0_9),
        .memory_reg_mux_sel_a_pos_0_11(memory_reg_mux_sel_a_pos_0_10),
        .memory_reg_mux_sel_a_pos_0_12(memory_reg_mux_sel_a_pos_0_11),
        .memory_reg_mux_sel_a_pos_0_13(memory_reg_mux_sel_a_pos_0_12),
        .memory_reg_mux_sel_a_pos_0_14(memory_reg_mux_sel_a_pos_0_13),
        .memory_reg_mux_sel_a_pos_0_15(memory_reg_mux_sel_a_pos_0_14),
        .memory_reg_mux_sel_a_pos_0_16(memory_reg_mux_sel_a_pos_0_15),
        .memory_reg_mux_sel_a_pos_0_17(memory_reg_mux_sel_a_pos_0_16),
        .memory_reg_mux_sel_a_pos_0_18(memory_reg_mux_sel_a_pos_0_17),
        .memory_reg_mux_sel_a_pos_0_19(memory_reg_mux_sel_a_pos_0_18),
        .memory_reg_mux_sel_a_pos_0_2(memory_reg_mux_sel_a_pos_0_1),
        .memory_reg_mux_sel_a_pos_0_20(memory_reg_mux_sel_a_pos_0_19),
        .memory_reg_mux_sel_a_pos_0_21(memory_reg_mux_sel_a_pos_0_20),
        .memory_reg_mux_sel_a_pos_0_22(memory_reg_mux_sel_a_pos_0_21),
        .memory_reg_mux_sel_a_pos_0_23(memory_reg_mux_sel_a_pos_0_22),
        .memory_reg_mux_sel_a_pos_0_24(memory_reg_mux_sel_a_pos_0_23),
        .memory_reg_mux_sel_a_pos_0_25(memory_reg_mux_sel_a_pos_0_24),
        .memory_reg_mux_sel_a_pos_0_26(memory_reg_mux_sel_a_pos_0_25),
        .memory_reg_mux_sel_a_pos_0_27(memory_reg_mux_sel_a_pos_0_26),
        .memory_reg_mux_sel_a_pos_0_28(memory_reg_mux_sel_a_pos_0_27),
        .memory_reg_mux_sel_a_pos_0_29(memory_reg_mux_sel_a_pos_0_28),
        .memory_reg_mux_sel_a_pos_0_3(memory_reg_mux_sel_a_pos_0_2),
        .memory_reg_mux_sel_a_pos_0_30(memory_reg_mux_sel_a_pos_0_29),
        .memory_reg_mux_sel_a_pos_0_31(memory_reg_mux_sel_a_pos_0_30),
        .memory_reg_mux_sel_a_pos_0_4(memory_reg_mux_sel_a_pos_0_3),
        .memory_reg_mux_sel_a_pos_0_5(memory_reg_mux_sel_a_pos_0_4),
        .memory_reg_mux_sel_a_pos_0_6(memory_reg_mux_sel_a_pos_0_5),
        .memory_reg_mux_sel_a_pos_0_7(memory_reg_mux_sel_a_pos_0_6),
        .memory_reg_mux_sel_a_pos_0_8(memory_reg_mux_sel_a_pos_0_7),
        .memory_reg_mux_sel_a_pos_0_9(memory_reg_mux_sel_a_pos_0_8),
        .memory_reg_mux_sel_a_pos_3_0(reg_file_reg_2),
        .switches_IBUF(switches_IBUF));
  RegFile OTTER_REG_FILE
       (.ALU_forward_muxA(ALU_forward_muxA),
        .ALU_forward_muxB(ALU_forward_muxB),
        .CLK_50MHz_BUFG(CLK_50MHz_BUFG),
        .CO(data2),
        .D({\DE_EX_reg[rd_addr_n_0_][4] ,\DE_EX_reg[rd_addr_n_0_][3] ,\DE_EX_reg[rd_addr_n_0_][2] ,\DE_EX_reg[rd_addr_n_0_][1] ,\DE_EX_reg[rd_addr_n_0_][0] }),
        .\DE_EX_reg[IR][6] (alu_result),
        .\DE_EX_reg[imm][11] ({OTTER_REG_FILE_n_86,OTTER_REG_FILE_n_87,OTTER_REG_FILE_n_88,OTTER_REG_FILE_n_89}),
        .\DE_EX_reg[imm][19] ({OTTER_REG_FILE_n_62,OTTER_REG_FILE_n_63,OTTER_REG_FILE_n_64,OTTER_REG_FILE_n_65}),
        .\DE_EX_reg[imm][23] ({OTTER_REG_FILE_n_78,OTTER_REG_FILE_n_79,OTTER_REG_FILE_n_80,OTTER_REG_FILE_n_81}),
        .\DE_EX_reg[imm][27] (ALU_srcB),
        .\DE_EX_reg[imm][27]_0 ({OTTER_REG_FILE_n_70,OTTER_REG_FILE_n_71,OTTER_REG_FILE_n_72,OTTER_REG_FILE_n_73}),
        .\DE_EX_reg[imm][31] ({OTTER_REG_FILE_n_66,OTTER_REG_FILE_n_67,OTTER_REG_FILE_n_68,OTTER_REG_FILE_n_69}),
        .\DE_EX_reg[imm][31]_0 ({OTTER_REG_FILE_n_110,OTTER_REG_FILE_n_111,OTTER_REG_FILE_n_112,OTTER_REG_FILE_n_113}),
        .\DE_EX_reg[imm][31]_1 ({OTTER_REG_FILE_n_114,OTTER_REG_FILE_n_115,OTTER_REG_FILE_n_116,OTTER_REG_FILE_n_117}),
        .\DE_EX_reg[imm][31]_2 ({OTTER_REG_FILE_n_297,OTTER_REG_FILE_n_298,OTTER_REG_FILE_n_299,OTTER_REG_FILE_n_300}),
        .\DE_EX_reg[imm][7] ({OTTER_REG_FILE_n_94,OTTER_REG_FILE_n_95,OTTER_REG_FILE_n_96,OTTER_REG_FILE_n_97}),
        .\DE_EX_reg[srcB_sel]__0 (\DE_EX_reg[srcB_sel]__0 ),
        .DI({OTTER_REG_FILE_n_273,OTTER_REG_FILE_n_274,OTTER_REG_FILE_n_275,OTTER_REG_FILE_n_276}),
        .\EX_MEM[ALU_result][0]_i_2_0 (OTTER_ALU_n_65),
        .\EX_MEM[ALU_result][0]_i_2_1 (data3),
        .\EX_MEM[ALU_result][10]_i_2_0 (OTTER_ALU_n_49),
        .\EX_MEM[ALU_result][11]_i_2_0 (OTTER_ALU_n_50),
        .\EX_MEM[ALU_result][12]_i_2_0 (OTTER_ALU_n_51),
        .\EX_MEM[ALU_result][13]_i_2_0 (OTTER_ALU_n_45),
        .\EX_MEM[ALU_result][14]_i_2_0 (OTTER_ALU_n_60),
        .\EX_MEM[ALU_result][15]_i_2_0 (OTTER_ALU_n_46),
        .\EX_MEM[ALU_result][16]_i_2_0 (OTTER_ALU_n_47),
        .\EX_MEM[ALU_result][17]_i_2_0 (OTTER_ALU_n_58),
        .\EX_MEM[ALU_result][18]_i_2_0 (OTTER_ALU_n_43),
        .\EX_MEM[ALU_result][19]_i_2_0 (OTTER_ALU_n_44),
        .\EX_MEM[ALU_result][1]_i_2_0 (OTTER_ALU_n_64),
        .\EX_MEM[ALU_result][1]_i_6 (PROGRAM_COUNTER_n_71),
        .\EX_MEM[ALU_result][1]_i_6_0 (PROGRAM_COUNTER_n_84),
        .\EX_MEM[ALU_result][20]_i_2_0 (OTTER_ALU_n_59),
        .\EX_MEM[ALU_result][21]_i_2_0 (OTTER_ALU_n_41),
        .\EX_MEM[ALU_result][22]_i_2_0 (OTTER_ALU_n_56),
        .\EX_MEM[ALU_result][23]_i_2_0 (OTTER_ALU_n_42),
        .\EX_MEM[ALU_result][24]_i_2_0 (OTTER_ALU_n_57),
        .\EX_MEM[ALU_result][25]_i_2_0 (OTTER_ALU_n_38),
        .\EX_MEM[ALU_result][25]_i_4_0 (PROGRAM_COUNTER_n_68),
        .\EX_MEM[ALU_result][25]_i_4_1 (PROGRAM_COUNTER_n_72),
        .\EX_MEM[ALU_result][25]_i_4_2 (PROGRAM_COUNTER_n_80),
        .\EX_MEM[ALU_result][26]_i_2_0 (OTTER_ALU_n_39),
        .\EX_MEM[ALU_result][27]_i_2_0 (OTTER_ALU_n_40),
        .\EX_MEM[ALU_result][29]_i_2_0 (PROGRAM_COUNTER_n_76),
        .\EX_MEM[ALU_result][2]_i_2_0 (OTTER_ALU_n_63),
        .\EX_MEM[ALU_result][2]_i_6 (PROGRAM_COUNTER_n_70),
        .\EX_MEM[ALU_result][2]_i_6_0 (PROGRAM_COUNTER_n_81),
        .\EX_MEM[ALU_result][31]_i_2_0 (PROGRAM_COUNTER_n_77),
        .\EX_MEM[ALU_result][3]_i_2_0 (OTTER_ALU_n_55),
        .\EX_MEM[ALU_result][3]_i_6 (PROGRAM_COUNTER_n_69),
        .\EX_MEM[ALU_result][3]_i_6_0 (PROGRAM_COUNTER_n_82),
        .\EX_MEM[ALU_result][4]_i_12 (PROGRAM_COUNTER_n_83),
        .\EX_MEM[ALU_result][4]_i_12_0 (PROGRAM_COUNTER_n_49),
        .\EX_MEM[ALU_result][4]_i_2_0 (OTTER_ALU_n_62),
        .\EX_MEM[ALU_result][5]_i_2_0 (OTTER_ALU_n_52),
        .\EX_MEM[ALU_result][6]_i_2_0 (OTTER_ALU_n_53),
        .\EX_MEM[ALU_result][7]_i_2_0 (OTTER_ALU_n_54),
        .\EX_MEM[ALU_result][8]_i_2_0 (OTTER_ALU_n_61),
        .\EX_MEM[ALU_result][9]_i_2_0 (OTTER_ALU_n_48),
        .\EX_MEM_reg[ALU_result][14] ({OTTER_REG_FILE_n_172,OTTER_REG_FILE_n_173,OTTER_REG_FILE_n_174,OTTER_REG_FILE_n_175}),
        .\EX_MEM_reg[ALU_result][14]_0 ({OTTER_REG_FILE_n_251,OTTER_REG_FILE_n_252,OTTER_REG_FILE_n_253,OTTER_REG_FILE_n_254}),
        .\EX_MEM_reg[ALU_result][14]_1 ({OTTER_REG_FILE_n_255,OTTER_REG_FILE_n_256,OTTER_REG_FILE_n_257,OTTER_REG_FILE_n_258}),
        .\EX_MEM_reg[ALU_result][14]_2 ({OTTER_REG_FILE_n_277,OTTER_REG_FILE_n_278,OTTER_REG_FILE_n_279,OTTER_REG_FILE_n_280}),
        .\EX_MEM_reg[ALU_result][14]_3 ({OTTER_REG_FILE_n_281,OTTER_REG_FILE_n_282,OTTER_REG_FILE_n_283,OTTER_REG_FILE_n_284}),
        .\EX_MEM_reg[ALU_result][14]_4 ({OTTER_REG_FILE_n_309,OTTER_REG_FILE_n_310,OTTER_REG_FILE_n_311,OTTER_REG_FILE_n_312}),
        .\EX_MEM_reg[ALU_result][22] ({OTTER_REG_FILE_n_180,OTTER_REG_FILE_n_181,OTTER_REG_FILE_n_182,OTTER_REG_FILE_n_183}),
        .\EX_MEM_reg[ALU_result][22]_0 ({OTTER_REG_FILE_n_239,OTTER_REG_FILE_n_240,OTTER_REG_FILE_n_241,OTTER_REG_FILE_n_242}),
        .\EX_MEM_reg[ALU_result][22]_1 ({OTTER_REG_FILE_n_243,OTTER_REG_FILE_n_244,OTTER_REG_FILE_n_245,OTTER_REG_FILE_n_246}),
        .\EX_MEM_reg[ALU_result][22]_2 ({OTTER_REG_FILE_n_247,OTTER_REG_FILE_n_248,OTTER_REG_FILE_n_249,OTTER_REG_FILE_n_250}),
        .\EX_MEM_reg[ALU_result][22]_3 ({OTTER_REG_FILE_n_285,OTTER_REG_FILE_n_286,OTTER_REG_FILE_n_287,OTTER_REG_FILE_n_288}),
        .\EX_MEM_reg[ALU_result][22]_4 ({OTTER_REG_FILE_n_289,OTTER_REG_FILE_n_290,OTTER_REG_FILE_n_291,OTTER_REG_FILE_n_292}),
        .\EX_MEM_reg[ALU_result][22]_5 ({OTTER_REG_FILE_n_317,OTTER_REG_FILE_n_318,OTTER_REG_FILE_n_319,OTTER_REG_FILE_n_320}),
        .\EX_MEM_reg[ALU_result][30] ({\DE_EX_reg[alu_fun_n_0_][3] ,\DE_EX_reg[alu_fun_n_0_][2] ,\DE_EX_reg[alu_fun_n_0_][1] ,\DE_EX_reg[alu_fun_n_0_][0] }),
        .\EX_MEM_reg[ALU_result][30]_0 (\EX_MEM[ALU_result][31]_i_3_n_0 ),
        .\EX_MEM_reg[ALU_result][30]_1 (PROGRAM_COUNTER_n_78),
        .\EX_MEM_reg[ALU_result][31] (PROGRAM_COUNTER_n_79),
        .\EX_MEM_reg[write_data][30] (BRANCH_CONDITIONAL_n_4),
        .\EX_MEM_reg[write_data][31] (IOBUS_addr),
        .\IF_DE[IR][31]_i_4_0 (branch25_in),
        .\IF_DE[IR][31]_i_4_1 (branch21_in),
        .\IF_DE[IR][31]_i_4_2 (branch2),
        .\IF_DE[rs2_addr] (\IF_DE[rs2_addr] ),
        .O(data8),
        .PC(PC),
        .Q({p_0_in,p_1_in,\DE_EX_reg[IR_n_0_][6] }),
        .S({OTTER_REG_FILE_n_102,OTTER_REG_FILE_n_103,OTTER_REG_FILE_n_104,OTTER_REG_FILE_n_105}),
        .SR(flush_D),
        .buttons_IBUF(buttons_IBUF[4]),
        .data0(data0),
        .data1(data1),
        .\data_out_reg[0] (OTTER_REG_FILE_n_271),
        .\data_out_reg[0]_0 (PROGRAM_COUNTER_n_75),
        .\data_out_reg[12] ({OTTER_REG_FILE_n_329,OTTER_REG_FILE_n_330,OTTER_REG_FILE_n_331,OTTER_REG_FILE_n_332}),
        .\data_out_reg[16] ({OTTER_REG_FILE_n_333,OTTER_REG_FILE_n_334,OTTER_REG_FILE_n_335,OTTER_REG_FILE_n_336}),
        .\data_out_reg[20] ({OTTER_REG_FILE_n_337,OTTER_REG_FILE_n_338,OTTER_REG_FILE_n_339,OTTER_REG_FILE_n_340}),
        .\data_out_reg[24] ({OTTER_REG_FILE_n_341,OTTER_REG_FILE_n_342,OTTER_REG_FILE_n_343,OTTER_REG_FILE_n_344}),
        .\data_out_reg[28] ({OTTER_REG_FILE_n_345,OTTER_REG_FILE_n_346,OTTER_REG_FILE_n_347,OTTER_REG_FILE_n_348}),
        .\data_out_reg[2] ({OTTER_REG_FILE_n_321,OTTER_REG_FILE_n_322,OTTER_REG_FILE_n_323,OTTER_REG_FILE_n_324}),
        .\data_out_reg[31] ({OTTER_REG_FILE_n_349,OTTER_REG_FILE_n_350,OTTER_REG_FILE_n_351}),
        .\data_out_reg[31]_0 ({data_out_reg[31:16],data_out_reg[1:0]}),
        .\data_out_reg[8] ({OTTER_REG_FILE_n_325,OTTER_REG_FILE_n_326,OTTER_REG_FILE_n_327,OTTER_REG_FILE_n_328}),
        .flush_E(flush_E),
        .forwardA_E(forwardA_E),
        .forwardB_E(forwardB_E),
        .i__carry__2_i_1_0(\DE_EX_reg[imm] ),
        .reg_file_reg_1_0({OTTER_REG_FILE_n_0,OTTER_REG_FILE_n_1,OTTER_REG_FILE_n_2,OTTER_REG_FILE_n_3}),
        .reg_file_reg_1_1({OTTER_REG_FILE_n_74,OTTER_REG_FILE_n_75,OTTER_REG_FILE_n_76,OTTER_REG_FILE_n_77}),
        .reg_file_reg_1_10({OTTER_REG_FILE_n_220,OTTER_REG_FILE_n_221,OTTER_REG_FILE_n_222,OTTER_REG_FILE_n_223}),
        .reg_file_reg_1_11({OTTER_REG_FILE_n_232,OTTER_REG_FILE_n_233,OTTER_REG_FILE_n_234}),
        .reg_file_reg_1_12({OTTER_REG_FILE_n_235,OTTER_REG_FILE_n_236,OTTER_REG_FILE_n_237,OTTER_REG_FILE_n_238}),
        .reg_file_reg_1_13({OTTER_REG_FILE_n_259,OTTER_REG_FILE_n_260,OTTER_REG_FILE_n_261,OTTER_REG_FILE_n_262}),
        .reg_file_reg_1_14({OTTER_REG_FILE_n_263,OTTER_REG_FILE_n_264,OTTER_REG_FILE_n_265,OTTER_REG_FILE_n_266}),
        .reg_file_reg_1_15({OTTER_REG_FILE_n_293,OTTER_REG_FILE_n_294,OTTER_REG_FILE_n_295,OTTER_REG_FILE_n_296}),
        .reg_file_reg_1_16({OTTER_REG_FILE_n_301,OTTER_REG_FILE_n_302,OTTER_REG_FILE_n_303,OTTER_REG_FILE_n_304}),
        .reg_file_reg_1_17({OTTER_REG_FILE_n_305,OTTER_REG_FILE_n_306,OTTER_REG_FILE_n_307,OTTER_REG_FILE_n_308}),
        .reg_file_reg_1_18({OTTER_REG_FILE_n_313,OTTER_REG_FILE_n_314,OTTER_REG_FILE_n_315,OTTER_REG_FILE_n_316}),
        .reg_file_reg_1_19({OTTER_REG_FILE_n_352,OTTER_REG_FILE_n_353,OTTER_REG_FILE_n_354,OTTER_REG_FILE_n_355}),
        .reg_file_reg_1_2({OTTER_REG_FILE_n_82,OTTER_REG_FILE_n_83,OTTER_REG_FILE_n_84,OTTER_REG_FILE_n_85}),
        .reg_file_reg_1_20({OTTER_REG_FILE_n_356,OTTER_REG_FILE_n_357,OTTER_REG_FILE_n_358,OTTER_REG_FILE_n_359}),
        .reg_file_reg_1_21(\MEM_WB_reg[memRead_data] [23:5]),
        .reg_file_reg_1_22(\MEM_WB_reg[PC_plus4] [23:5]),
        .reg_file_reg_1_23(\MEM_WB_reg[rf_sel] ),
        .reg_file_reg_1_24(\MEM_WB_reg[ALU_result] [23:5]),
        .reg_file_reg_1_25(\MEM_WB_reg[regWrite_n_0_] ),
        .reg_file_reg_1_3({OTTER_REG_FILE_n_90,OTTER_REG_FILE_n_91,OTTER_REG_FILE_n_92,OTTER_REG_FILE_n_93}),
        .reg_file_reg_1_4({OTTER_REG_FILE_n_98,OTTER_REG_FILE_n_99,OTTER_REG_FILE_n_100,OTTER_REG_FILE_n_101}),
        .reg_file_reg_1_5({OTTER_REG_FILE_n_106,OTTER_REG_FILE_n_107,OTTER_REG_FILE_n_108,OTTER_REG_FILE_n_109}),
        .reg_file_reg_1_6({OTTER_REG_FILE_n_164,OTTER_REG_FILE_n_165,OTTER_REG_FILE_n_166,OTTER_REG_FILE_n_167}),
        .reg_file_reg_1_7({OTTER_REG_FILE_n_168,OTTER_REG_FILE_n_169,OTTER_REG_FILE_n_170,OTTER_REG_FILE_n_171}),
        .reg_file_reg_1_8({OTTER_REG_FILE_n_176,OTTER_REG_FILE_n_177,OTTER_REG_FILE_n_178,OTTER_REG_FILE_n_179}),
        .reg_file_reg_1_9({OTTER_REG_FILE_n_184,OTTER_REG_FILE_n_185,OTTER_REG_FILE_n_186,OTTER_REG_FILE_n_187}),
        .reg_file_reg_2_0({OTTER_REG_FILE_n_118,OTTER_REG_FILE_n_119,OTTER_REG_FILE_n_120,OTTER_REG_FILE_n_121}),
        .reg_file_reg_2_1({OTTER_REG_FILE_n_154,OTTER_REG_FILE_n_155,OTTER_REG_FILE_n_156,OTTER_REG_FILE_n_157}),
        .reg_file_reg_2_10({\MEM_WB_reg[rd_addr_n_0_][4] ,\MEM_WB_reg[rd_addr_n_0_][3] ,\MEM_WB_reg[rd_addr_n_0_][2] ,\MEM_WB_reg[rd_addr_n_0_][1] ,\MEM_WB_reg[rd_addr_n_0_][0] }),
        .reg_file_reg_2_11(NLW_OTTER_REG_FILE_reg_file_reg_2_11_UNCONNECTED),
        .reg_file_reg_2_2({OTTER_REG_FILE_n_158,OTTER_REG_FILE_n_159,OTTER_REG_FILE_n_160,OTTER_REG_FILE_n_161}),
        .reg_file_reg_2_3({OTTER_REG_FILE_n_224,OTTER_REG_FILE_n_225,OTTER_REG_FILE_n_226,OTTER_REG_FILE_n_227}),
        .reg_file_reg_2_4({OTTER_REG_FILE_n_228,OTTER_REG_FILE_n_229,OTTER_REG_FILE_n_230,OTTER_REG_FILE_n_231}),
        .reg_file_reg_2_5({OTTER_REG_FILE_n_267,OTTER_REG_FILE_n_268,OTTER_REG_FILE_n_269,OTTER_REG_FILE_n_270}),
        .reg_file_reg_2_6({\DE_EX_reg[rf_sel_n_0_][1] ,\DE_EX_reg[rf_sel_n_0_][0] }),
        .reg_file_reg_2_7({wd[31:24],wd[4:0]}),
        .reg_file_reg_2_8(\DE_EX_reg[branch_n_0_] ),
        .reg_file_reg_2_9(\DE_EX_reg[jump_n_0_] ),
        .\result0_inferred__7/i__carry__0 (PROGRAM_COUNTER_n_74),
        .rs1(\IF_DE[rs1_addr] ),
        .stall_D(stall_D));
  reg_nb PROGRAM_COUNTER
       (.BRANCH_target0_carry__6(\DE_EX_reg[PC] [31:28]),
        .BRANCH_target0_carry__6_0(\DE_EX_reg[imm] [31:28]),
        .CLK_50MHz_BUFG(CLK_50MHz_BUFG),
        .D({data_out_reg[31:16],PC,data_out_reg[1:0]}),
        .\DE_EX_reg[IR][4] (PROGRAM_COUNTER_n_75),
        .\DE_EX_reg[alu_fun][1] (PROGRAM_COUNTER_n_77),
        .\DE_EX_reg[alu_fun][1]_0 (PROGRAM_COUNTER_n_79),
        .\DE_EX_reg[alu_fun][2] (PROGRAM_COUNTER_n_78),
        .\DE_EX_reg[alu_fun][3] (PROGRAM_COUNTER_n_76),
        .\DE_EX_reg[rs2_addr][3] (PROGRAM_COUNTER_n_49),
        .\DE_EX_reg[rs2_addr][3]_0 (PROGRAM_COUNTER_n_72),
        .E(PROGRAM_COUNTER_n_32),
        .\EX_MEM[ALU_result][29]_i_6 ({\DE_EX_reg[alu_fun_n_0_][3] ,\DE_EX_reg[alu_fun_n_0_][2] ,\DE_EX_reg[alu_fun_n_0_][1] }),
        .\EX_MEM[write_data][31]_i_2 (\DE_EX_reg[rs2_addr_n_0_][3] ),
        .\EX_MEM[write_data][31]_i_2_0 (\DE_EX_reg[rs2_addr_n_0_][4] ),
        .\EX_MEM[write_data][31]_i_2_1 (\DE_EX_reg[rs2_addr_n_0_][2] ),
        .\EX_MEM[write_data][31]_i_2_2 (\DE_EX_reg[rs2_addr_n_0_][0] ),
        .\EX_MEM[write_data][31]_i_2_3 (\DE_EX_reg[rs2_addr_n_0_][1] ),
        .\EX_MEM_reg[ALU_result][0] (PROGRAM_COUNTER_n_80),
        .\EX_MEM_reg[ALU_result][1] (PROGRAM_COUNTER_n_84),
        .\EX_MEM_reg[ALU_result][2] (PROGRAM_COUNTER_n_81),
        .\EX_MEM_reg[ALU_result][3] (PROGRAM_COUNTER_n_82),
        .\EX_MEM_reg[ALU_result][4] (PROGRAM_COUNTER_n_83),
        .\EX_MEM_reg[rd_addr][2] (PROGRAM_COUNTER_n_74),
        .\EX_MEM_reg[rd_addr][3] (PROGRAM_COUNTER_n_52),
        .\EX_MEM_reg[regWrite] (PROGRAM_COUNTER_n_51),
        .\MEM_WB_reg[memRead_data][1] (PROGRAM_COUNTER_n_71),
        .\MEM_WB_reg[memRead_data][2] (PROGRAM_COUNTER_n_70),
        .\MEM_WB_reg[memRead_data][31] ({wd[31:24],wd[4:0]}),
        .\MEM_WB_reg[memRead_data][3] (PROGRAM_COUNTER_n_69),
        .\MEM_WB_reg[rd_addr][3] (PROGRAM_COUNTER_n_53),
        .\MEM_WB_reg[regWrite] (PROGRAM_COUNTER_n_54),
        .\MEM_WB_reg[regWrite]_0 (PROGRAM_COUNTER_n_68),
        .Q({\EX_MEM_reg[rd_addr_n_0_][4] ,\EX_MEM_reg[rd_addr_n_0_][3] ,\EX_MEM_reg[rd_addr_n_0_][2] ,\EX_MEM_reg[rd_addr_n_0_][1] ,\EX_MEM_reg[rd_addr_n_0_][0] }),
        .S({PROGRAM_COUNTER_n_85,PROGRAM_COUNTER_n_86,PROGRAM_COUNTER_n_87,PROGRAM_COUNTER_n_88}),
        .buttons_IBUF(buttons_IBUF[4]),
        .\data_out_reg[0]_0 (OTTER_REG_FILE_n_271),
        .\data_out_reg[0]_1 ({\DE_EX_reg[IR_n_0_][5] ,\DE_EX_reg[IR_n_0_][4] ,\DE_EX_reg[IR_n_0_][3] ,\DE_EX_reg[IR_n_0_][2] ,\DE_EX_reg[IR_n_0_][1] ,\DE_EX_reg[IR_n_0_][0] }),
        .\data_out_reg[12]_0 (PROGRAM_COUNTER_n_34),
        .\data_out_reg[12]_1 (PROGRAM_COUNTER_n_40),
        .\data_out_reg[12]_2 (PROGRAM_COUNTER_n_44),
        .\data_out_reg[12]_3 (PROGRAM_COUNTER_n_46),
        .\data_out_reg[12]_4 ({OTTER_REG_FILE_n_329,OTTER_REG_FILE_n_330,OTTER_REG_FILE_n_331,OTTER_REG_FILE_n_332}),
        .\data_out_reg[13]_0 (PROGRAM_COUNTER_n_33),
        .\data_out_reg[13]_1 (PROGRAM_COUNTER_n_35),
        .\data_out_reg[13]_2 (PROGRAM_COUNTER_n_36),
        .\data_out_reg[13]_3 (PROGRAM_COUNTER_n_47),
        .\data_out_reg[13]_4 (PROGRAM_COUNTER_n_48),
        .\data_out_reg[14]_0 (PROGRAM_COUNTER_n_38),
        .\data_out_reg[14]_1 (PROGRAM_COUNTER_n_43),
        .\data_out_reg[14]_2 (PROGRAM_COUNTER_n_45),
        .\data_out_reg[15]_0 (PROGRAM_COUNTER_n_37),
        .\data_out_reg[15]_1 (PROGRAM_COUNTER_n_39),
        .\data_out_reg[15]_2 (PROGRAM_COUNTER_n_41),
        .\data_out_reg[15]_3 (PROGRAM_COUNTER_n_42),
        .\data_out_reg[16]_0 ({OTTER_REG_FILE_n_333,OTTER_REG_FILE_n_334,OTTER_REG_FILE_n_335,OTTER_REG_FILE_n_336}),
        .\data_out_reg[20]_0 ({OTTER_REG_FILE_n_337,OTTER_REG_FILE_n_338,OTTER_REG_FILE_n_339,OTTER_REG_FILE_n_340}),
        .\data_out_reg[24]_0 ({OTTER_REG_FILE_n_341,OTTER_REG_FILE_n_342,OTTER_REG_FILE_n_343,OTTER_REG_FILE_n_344}),
        .\data_out_reg[28]_0 ({OTTER_REG_FILE_n_345,OTTER_REG_FILE_n_346,OTTER_REG_FILE_n_347,OTTER_REG_FILE_n_348}),
        .\data_out_reg[31]_0 ({OTTER_REG_FILE_n_349,OTTER_REG_FILE_n_350,OTTER_REG_FILE_n_351}),
        .\data_out_reg[4]_0 ({OTTER_REG_FILE_n_321,OTTER_REG_FILE_n_322,OTTER_REG_FILE_n_323,OTTER_REG_FILE_n_324}),
        .\data_out_reg[8]_0 ({OTTER_REG_FILE_n_325,OTTER_REG_FILE_n_326,OTTER_REG_FILE_n_327,OTTER_REG_FILE_n_328}),
        .forwardA_E(forwardA_E),
        .forwardB_E2__3(\HAZARD_UNIT/forwardB_E2__3 ),
        .reg_file_reg_2({\MEM_WB_reg[memRead_data] [31:24],\MEM_WB_reg[memRead_data] [4:0]}),
        .reg_file_reg_2_0({\MEM_WB_reg[PC_plus4] [31:24],\MEM_WB_reg[PC_plus4] [4:0]}),
        .reg_file_reg_2_1(\MEM_WB_reg[rf_sel] ),
        .reg_file_reg_2_2({\MEM_WB_reg[ALU_result] [31:24],\MEM_WB_reg[ALU_result] [4:0]}),
        .result0_carry__0_i_12(IOBUS_addr[4:0]),
        .result0_carry_i_9_0(\EX_MEM_reg[regWrite_n_0_] ),
        .result0_carry_i_9_1({\MEM_WB_reg[rd_addr_n_0_][4] ,\MEM_WB_reg[rd_addr_n_0_][3] ,\MEM_WB_reg[rd_addr_n_0_][2] ,\MEM_WB_reg[rd_addr_n_0_][1] ,\MEM_WB_reg[rd_addr_n_0_][0] }),
        .result0_carry_i_9_2(\MEM_WB_reg[regWrite_n_0_] ),
        .result0_carry_i_9_3(\DE_EX_reg[rs1_addr_n_0_][2] ),
        .result0_carry_i_9_4(\DE_EX_reg[rs1_addr_n_0_][3] ),
        .result0_carry_i_9_5(\DE_EX_reg[rs1_addr_n_0_][4] ),
        .result0_carry_i_9_6(\DE_EX_reg[rs1_addr_n_0_][0] ),
        .result0_carry_i_9_7(\DE_EX_reg[rs1_addr_n_0_][1] ),
        .stall_D(stall_D));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \r_an[3]_i_1 
       (.I0(OTTER_MEMORY_n_96),
        .I1(\EX_MEM_reg[memWrite_n_0_] ),
        .I2(IOBUS_addr[2]),
        .I3(IOBUS_addr[3]),
        .I4(OTTER_MEMORY_n_97),
        .I5(\r_leds[15]_i_3_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \r_leds[15]_i_1 
       (.I0(OTTER_MEMORY_n_96),
        .I1(\EX_MEM_reg[memWrite_n_0_] ),
        .I2(IOBUS_addr[3]),
        .I3(IOBUS_addr[2]),
        .I4(OTTER_MEMORY_n_97),
        .I5(\r_leds[15]_i_3_n_0 ),
        .O(\EX_MEM_reg[memWrite]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_leds[15]_i_3 
       (.I0(OTTER_MEMORY_n_102),
        .I1(OTTER_MEMORY_n_99),
        .I2(OTTER_MEMORY_n_101),
        .I3(OTTER_MEMORY_n_103),
        .I4(\r_leds[15]_i_7_n_0 ),
        .O(\r_leds[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \r_leds[15]_i_7 
       (.I0(OTTER_MEMORY_n_100),
        .I1(OTTER_MEMORY_n_98),
        .I2(IOBUS_addr[13]),
        .I3(IOBUS_addr[12]),
        .I4(IOBUS_addr[15]),
        .I5(IOBUS_addr[14]),
        .O(\r_leds[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \r_segs[7]_i_1 
       (.I0(IOBUS_addr[2]),
        .I1(IOBUS_addr[3]),
        .I2(OTTER_MEMORY_n_97),
        .I3(OTTER_MEMORY_n_96),
        .I4(\EX_MEM_reg[memWrite_n_0_] ),
        .I5(\r_leds[15]_i_3_n_0 ),
        .O(\EX_MEM_reg[ALU_result][2]_0 ));
endmodule

(* ANODES_PORT_ADDR = "285261832" *) (* BUTTONS_PORT_ADDR = "285245444" *) (* ECO_CHECKSUM = "baa13f49" *) 
(* LEDS_PORT_ADDR = "285261824" *) (* POWER_OPT_BRAM_CDC = "32" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) (* SEGS_PORT_ADDR = "285261828" *) (* SWITCHES_PORT_ADDR = "285212676" *) 
(* NotValidForBitStream *)
(* \DesignAttr:ENABLE_NOC_NETLIST_VIEW  *) 
(* \DesignAttr:ENABLE_AIE_NETLIST_VIEW  *) 
module OTTER_Wrapper
   (clk,
    buttons,
    switches,
    leds,
    segs,
    an);
  input clk;
  input [4:0]buttons;
  input [15:0]switches;
  output [15:0]leds;
  output [7:0]segs;
  output [3:0]an;

  wire CLK_50MHz;
  wire CLK_50MHz_BUFG;
  wire [15:0]IOBUS_out;
  wire \MEM_WB_reg[memRead_data][0]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][10]_i_8_n_0 ;
  wire \MEM_WB_reg[memRead_data][11]_i_8_n_0 ;
  wire \MEM_WB_reg[memRead_data][12]_i_8_n_0 ;
  wire \MEM_WB_reg[memRead_data][13]_i_8_n_0 ;
  wire \MEM_WB_reg[memRead_data][14]_i_12_n_0 ;
  wire \MEM_WB_reg[memRead_data][16]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][17]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][18]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][19]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][1]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][20]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][21]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][22]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][23]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][24]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][25]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][26]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][27]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][28]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][29]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][2]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][30]_i_4_n_0 ;
  wire \MEM_WB_reg[memRead_data][31]_i_14_n_0 ;
  wire \MEM_WB_reg[memRead_data][31]_i_15_n_0 ;
  wire \MEM_WB_reg[memRead_data][31]_i_19_n_0 ;
  wire \MEM_WB_reg[memRead_data][31]_i_21_n_0 ;
  wire \MEM_WB_reg[memRead_data][3]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][4]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][5]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][6]_i_5_n_0 ;
  wire \MEM_WB_reg[memRead_data][8]_i_8_n_0 ;
  wire \MEM_WB_reg[memRead_data][9]_i_8_n_0 ;
  wire [3:0]an;
  wire [3:0]an_OBUF;
  wire [4:0]buttons;
  wire [4:0]buttons_IBUF;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [15:0]leds;
  wire [15:0]leds_OBUF;
  wire memory_reg_mux_sel_a_pos_3_i_1_n_0;
  wire my_otter_n_16;
  wire my_otter_n_17;
  wire my_otter_n_18;
  wire my_otter_n_19;
  wire my_otter_n_20;
  wire my_otter_n_21;
  wire my_otter_n_22;
  wire my_otter_n_23;
  wire my_otter_n_24;
  wire my_otter_n_25;
  wire my_otter_n_26;
  wire my_otter_n_27;
  wire my_otter_n_28;
  wire my_otter_n_29;
  wire my_otter_n_30;
  wire my_otter_n_31;
  wire my_otter_n_32;
  wire my_otter_n_33;
  wire my_otter_n_34;
  wire my_otter_n_35;
  wire my_otter_n_36;
  wire my_otter_n_37;
  wire my_otter_n_38;
  wire my_otter_n_39;
  wire my_otter_n_40;
  wire my_otter_n_41;
  wire my_otter_n_42;
  wire my_otter_n_43;
  wire my_otter_n_44;
  wire my_otter_n_45;
  wire my_otter_n_46;
  wire my_otter_n_47;
  wire my_otter_n_48;
  wire r_an;
  wire r_leds;
  wire r_segs;
  wire [7:0]segs;
  wire [7:0]segs_OBUF;
  wire [15:0]switches;
  wire [15:0]switches_IBUF;

  BUFG CLK_50MHz_BUFG_inst
       (.I(CLK_50MHz),
        .O(CLK_50MHz_BUFG));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0)) 
    CLK_50MHz_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(memory_reg_mux_sel_a_pos_3_i_1_n_0),
        .Q(CLK_50MHz),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][0]_i_5 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_42),
        .Q(\MEM_WB_reg[memRead_data][0]_i_5_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][10]_i_8 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_20),
        .Q(\MEM_WB_reg[memRead_data][10]_i_8_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][11]_i_8 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_21),
        .Q(\MEM_WB_reg[memRead_data][11]_i_8_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][12]_i_8 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_22),
        .Q(\MEM_WB_reg[memRead_data][12]_i_8_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][13]_i_8 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_23),
        .Q(\MEM_WB_reg[memRead_data][13]_i_8_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][14]_i_12 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_24),
        .Q(\MEM_WB_reg[memRead_data][14]_i_12_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][16]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_26),
        .Q(\MEM_WB_reg[memRead_data][16]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][17]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_27),
        .Q(\MEM_WB_reg[memRead_data][17]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][18]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_28),
        .Q(\MEM_WB_reg[memRead_data][18]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][19]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_29),
        .Q(\MEM_WB_reg[memRead_data][19]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][1]_i_5 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_43),
        .Q(\MEM_WB_reg[memRead_data][1]_i_5_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][20]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_30),
        .Q(\MEM_WB_reg[memRead_data][20]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][21]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_31),
        .Q(\MEM_WB_reg[memRead_data][21]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][22]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_32),
        .Q(\MEM_WB_reg[memRead_data][22]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][23]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_33),
        .Q(\MEM_WB_reg[memRead_data][23]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][24]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_34),
        .Q(\MEM_WB_reg[memRead_data][24]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][25]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_35),
        .Q(\MEM_WB_reg[memRead_data][25]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][26]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_36),
        .Q(\MEM_WB_reg[memRead_data][26]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][27]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_37),
        .Q(\MEM_WB_reg[memRead_data][27]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][28]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_38),
        .Q(\MEM_WB_reg[memRead_data][28]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][29]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_39),
        .Q(\MEM_WB_reg[memRead_data][29]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][2]_i_5 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_44),
        .Q(\MEM_WB_reg[memRead_data][2]_i_5_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][30]_i_4 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_40),
        .Q(\MEM_WB_reg[memRead_data][30]_i_4_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][31]_i_14 
       (.C(CLK_50MHz_BUFG),
        .CE(1'b1),
        .D(my_otter_n_16),
        .Q(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][31]_i_15 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_41),
        .Q(\MEM_WB_reg[memRead_data][31]_i_15_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][31]_i_19 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_25),
        .Q(\MEM_WB_reg[memRead_data][31]_i_19_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][31]_i_21 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_17),
        .Q(\MEM_WB_reg[memRead_data][31]_i_21_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][3]_i_5 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_45),
        .Q(\MEM_WB_reg[memRead_data][3]_i_5_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][4]_i_5 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_46),
        .Q(\MEM_WB_reg[memRead_data][4]_i_5_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][5]_i_5 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_47),
        .Q(\MEM_WB_reg[memRead_data][5]_i_5_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][6]_i_5 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_48),
        .Q(\MEM_WB_reg[memRead_data][6]_i_5_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][8]_i_8 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_18),
        .Q(\MEM_WB_reg[memRead_data][8]_i_8_n_0 ),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \MEM_WB_reg[memRead_data][9]_i_8 
       (.C(CLK_50MHz_BUFG),
        .CE(\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .D(my_otter_n_19),
        .Q(\MEM_WB_reg[memRead_data][9]_i_8_n_0 ),
        .R(1'b0));
  OBUF \an_OBUF[0]_inst 
       (.I(an_OBUF[0]),
        .O(an[0]));
  OBUF \an_OBUF[1]_inst 
       (.I(an_OBUF[1]),
        .O(an[1]));
  OBUF \an_OBUF[2]_inst 
       (.I(an_OBUF[2]),
        .O(an[2]));
  OBUF \an_OBUF[3]_inst 
       (.I(an_OBUF[3]),
        .O(an[3]));
  IBUF \buttons_IBUF[0]_inst 
       (.I(buttons[0]),
        .O(buttons_IBUF[0]));
  IBUF \buttons_IBUF[1]_inst 
       (.I(buttons[1]),
        .O(buttons_IBUF[1]));
  IBUF \buttons_IBUF[2]_inst 
       (.I(buttons[2]),
        .O(buttons_IBUF[2]));
  IBUF \buttons_IBUF[3]_inst 
       (.I(buttons[3]),
        .O(buttons_IBUF[3]));
  IBUF \buttons_IBUF[4]_inst 
       (.I(buttons[4]),
        .O(buttons_IBUF[4]));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  OBUF \leds_OBUF[0]_inst 
       (.I(leds_OBUF[0]),
        .O(leds[0]));
  OBUF \leds_OBUF[10]_inst 
       (.I(leds_OBUF[10]),
        .O(leds[10]));
  OBUF \leds_OBUF[11]_inst 
       (.I(leds_OBUF[11]),
        .O(leds[11]));
  OBUF \leds_OBUF[12]_inst 
       (.I(leds_OBUF[12]),
        .O(leds[12]));
  OBUF \leds_OBUF[13]_inst 
       (.I(leds_OBUF[13]),
        .O(leds[13]));
  OBUF \leds_OBUF[14]_inst 
       (.I(leds_OBUF[14]),
        .O(leds[14]));
  OBUF \leds_OBUF[15]_inst 
       (.I(leds_OBUF[15]),
        .O(leds[15]));
  OBUF \leds_OBUF[1]_inst 
       (.I(leds_OBUF[1]),
        .O(leds[1]));
  OBUF \leds_OBUF[2]_inst 
       (.I(leds_OBUF[2]),
        .O(leds[2]));
  OBUF \leds_OBUF[3]_inst 
       (.I(leds_OBUF[3]),
        .O(leds[3]));
  OBUF \leds_OBUF[4]_inst 
       (.I(leds_OBUF[4]),
        .O(leds[4]));
  OBUF \leds_OBUF[5]_inst 
       (.I(leds_OBUF[5]),
        .O(leds[5]));
  OBUF \leds_OBUF[6]_inst 
       (.I(leds_OBUF[6]),
        .O(leds[6]));
  OBUF \leds_OBUF[7]_inst 
       (.I(leds_OBUF[7]),
        .O(leds[7]));
  OBUF \leds_OBUF[8]_inst 
       (.I(leds_OBUF[8]),
        .O(leds[8]));
  OBUF \leds_OBUF[9]_inst 
       (.I(leds_OBUF[9]),
        .O(leds[9]));
  LUT1 #(
    .INIT(2'h1)) 
    memory_reg_mux_sel_a_pos_3_i_1
       (.I0(CLK_50MHz_BUFG),
        .O(memory_reg_mux_sel_a_pos_3_i_1_n_0));
  OTTER_MCU my_otter
       (.CLK_50MHz_BUFG(CLK_50MHz_BUFG),
        .E(r_an),
        .\EX_MEM_reg[ALU_result][2]_0 (r_segs),
        .\EX_MEM_reg[memRead]_0 (my_otter_n_16),
        .\EX_MEM_reg[memWrite]_0 (r_leds),
        .\MEM_WB[memRead_data][0]_i_2 (\MEM_WB_reg[memRead_data][8]_i_8_n_0 ),
        .\MEM_WB[memRead_data][1]_i_2 (\MEM_WB_reg[memRead_data][9]_i_8_n_0 ),
        .\MEM_WB[memRead_data][2]_i_2 (\MEM_WB_reg[memRead_data][10]_i_8_n_0 ),
        .\MEM_WB[memRead_data][31]_i_2 (\MEM_WB_reg[memRead_data][31]_i_21_n_0 ),
        .\MEM_WB[memRead_data][31]_i_2_0 (\MEM_WB_reg[memRead_data][31]_i_19_n_0 ),
        .\MEM_WB[memRead_data][3]_i_2 (\MEM_WB_reg[memRead_data][11]_i_8_n_0 ),
        .\MEM_WB[memRead_data][4]_i_2 (\MEM_WB_reg[memRead_data][12]_i_8_n_0 ),
        .\MEM_WB[memRead_data][5]_i_2 (\MEM_WB_reg[memRead_data][13]_i_8_n_0 ),
        .\MEM_WB[memRead_data][6]_i_2 (\MEM_WB_reg[memRead_data][14]_i_12_n_0 ),
        .\MEM_WB_reg[memRead_data][0]_0 (\MEM_WB_reg[memRead_data][0]_i_5_n_0 ),
        .\MEM_WB_reg[memRead_data][16]_0 (\MEM_WB_reg[memRead_data][16]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][17]_0 (\MEM_WB_reg[memRead_data][17]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][18]_0 (\MEM_WB_reg[memRead_data][18]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][19]_0 (\MEM_WB_reg[memRead_data][19]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][1]_0 (\MEM_WB_reg[memRead_data][1]_i_5_n_0 ),
        .\MEM_WB_reg[memRead_data][20]_0 (\MEM_WB_reg[memRead_data][20]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][21]_0 (\MEM_WB_reg[memRead_data][21]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][22]_0 (\MEM_WB_reg[memRead_data][22]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][23]_0 (\MEM_WB_reg[memRead_data][23]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][24]_0 (\MEM_WB_reg[memRead_data][24]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][25]_0 (\MEM_WB_reg[memRead_data][25]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][26]_0 (\MEM_WB_reg[memRead_data][26]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][27]_0 (\MEM_WB_reg[memRead_data][27]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][28]_0 (\MEM_WB_reg[memRead_data][28]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][29]_0 (\MEM_WB_reg[memRead_data][29]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][2]_0 (\MEM_WB_reg[memRead_data][2]_i_5_n_0 ),
        .\MEM_WB_reg[memRead_data][30]_0 (\MEM_WB_reg[memRead_data][30]_i_4_n_0 ),
        .\MEM_WB_reg[memRead_data][31]_0 (\MEM_WB_reg[memRead_data][31]_i_14_n_0 ),
        .\MEM_WB_reg[memRead_data][31]_1 (\MEM_WB_reg[memRead_data][31]_i_15_n_0 ),
        .\MEM_WB_reg[memRead_data][3]_0 (\MEM_WB_reg[memRead_data][3]_i_5_n_0 ),
        .\MEM_WB_reg[memRead_data][4]_0 (\MEM_WB_reg[memRead_data][4]_i_5_n_0 ),
        .\MEM_WB_reg[memRead_data][5]_0 (\MEM_WB_reg[memRead_data][5]_i_5_n_0 ),
        .\MEM_WB_reg[memRead_data][6]_0 (\MEM_WB_reg[memRead_data][6]_i_5_n_0 ),
        .Q(IOBUS_out),
        .buttons_IBUF(buttons_IBUF),
        .memory_reg_mux_sel_a_pos_0(my_otter_n_17),
        .memory_reg_mux_sel_a_pos_0_0(my_otter_n_18),
        .memory_reg_mux_sel_a_pos_0_1(my_otter_n_19),
        .memory_reg_mux_sel_a_pos_0_10(my_otter_n_28),
        .memory_reg_mux_sel_a_pos_0_11(my_otter_n_29),
        .memory_reg_mux_sel_a_pos_0_12(my_otter_n_30),
        .memory_reg_mux_sel_a_pos_0_13(my_otter_n_31),
        .memory_reg_mux_sel_a_pos_0_14(my_otter_n_32),
        .memory_reg_mux_sel_a_pos_0_15(my_otter_n_33),
        .memory_reg_mux_sel_a_pos_0_16(my_otter_n_34),
        .memory_reg_mux_sel_a_pos_0_17(my_otter_n_35),
        .memory_reg_mux_sel_a_pos_0_18(my_otter_n_36),
        .memory_reg_mux_sel_a_pos_0_19(my_otter_n_37),
        .memory_reg_mux_sel_a_pos_0_2(my_otter_n_20),
        .memory_reg_mux_sel_a_pos_0_20(my_otter_n_38),
        .memory_reg_mux_sel_a_pos_0_21(my_otter_n_39),
        .memory_reg_mux_sel_a_pos_0_22(my_otter_n_40),
        .memory_reg_mux_sel_a_pos_0_23(my_otter_n_41),
        .memory_reg_mux_sel_a_pos_0_24(my_otter_n_42),
        .memory_reg_mux_sel_a_pos_0_25(my_otter_n_43),
        .memory_reg_mux_sel_a_pos_0_26(my_otter_n_44),
        .memory_reg_mux_sel_a_pos_0_27(my_otter_n_45),
        .memory_reg_mux_sel_a_pos_0_28(my_otter_n_46),
        .memory_reg_mux_sel_a_pos_0_29(my_otter_n_47),
        .memory_reg_mux_sel_a_pos_0_3(my_otter_n_21),
        .memory_reg_mux_sel_a_pos_0_30(my_otter_n_48),
        .memory_reg_mux_sel_a_pos_0_4(my_otter_n_22),
        .memory_reg_mux_sel_a_pos_0_5(my_otter_n_23),
        .memory_reg_mux_sel_a_pos_0_6(my_otter_n_24),
        .memory_reg_mux_sel_a_pos_0_7(my_otter_n_25),
        .memory_reg_mux_sel_a_pos_0_8(my_otter_n_26),
        .memory_reg_mux_sel_a_pos_0_9(my_otter_n_27),
        .reg_file_reg_2(CLK_50MHz_BUFG),
        .switches_IBUF(switches_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \r_an_reg[0] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_an),
        .D(IOBUS_out[0]),
        .Q(an_OBUF[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_an_reg[1] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_an),
        .D(IOBUS_out[1]),
        .Q(an_OBUF[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_an_reg[2] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_an),
        .D(IOBUS_out[2]),
        .Q(an_OBUF[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_an_reg[3] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_an),
        .D(IOBUS_out[3]),
        .Q(an_OBUF[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[0] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[0]),
        .Q(leds_OBUF[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[10] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[10]),
        .Q(leds_OBUF[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[11] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[11]),
        .Q(leds_OBUF[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[12] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[12]),
        .Q(leds_OBUF[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[13] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[13]),
        .Q(leds_OBUF[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[14] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[14]),
        .Q(leds_OBUF[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[15] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[15]),
        .Q(leds_OBUF[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[1] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[1]),
        .Q(leds_OBUF[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[2] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[2]),
        .Q(leds_OBUF[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[3] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[3]),
        .Q(leds_OBUF[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[4] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[4]),
        .Q(leds_OBUF[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[5] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[5]),
        .Q(leds_OBUF[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[6] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[6]),
        .Q(leds_OBUF[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[7] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[7]),
        .Q(leds_OBUF[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[8] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[8]),
        .Q(leds_OBUF[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_leds_reg[9] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_leds),
        .D(IOBUS_out[9]),
        .Q(leds_OBUF[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_segs_reg[0] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_segs),
        .D(IOBUS_out[0]),
        .Q(segs_OBUF[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_segs_reg[1] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_segs),
        .D(IOBUS_out[1]),
        .Q(segs_OBUF[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_segs_reg[2] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_segs),
        .D(IOBUS_out[2]),
        .Q(segs_OBUF[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_segs_reg[3] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_segs),
        .D(IOBUS_out[3]),
        .Q(segs_OBUF[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_segs_reg[4] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_segs),
        .D(IOBUS_out[4]),
        .Q(segs_OBUF[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_segs_reg[5] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_segs),
        .D(IOBUS_out[5]),
        .Q(segs_OBUF[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_segs_reg[6] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_segs),
        .D(IOBUS_out[6]),
        .Q(segs_OBUF[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_segs_reg[7] 
       (.C(CLK_50MHz_BUFG),
        .CE(r_segs),
        .D(IOBUS_out[7]),
        .Q(segs_OBUF[7]),
        .R(1'b0));
  OBUF \segs_OBUF[0]_inst 
       (.I(segs_OBUF[0]),
        .O(segs[0]));
  OBUF \segs_OBUF[1]_inst 
       (.I(segs_OBUF[1]),
        .O(segs[1]));
  OBUF \segs_OBUF[2]_inst 
       (.I(segs_OBUF[2]),
        .O(segs[2]));
  OBUF \segs_OBUF[3]_inst 
       (.I(segs_OBUF[3]),
        .O(segs[3]));
  OBUF \segs_OBUF[4]_inst 
       (.I(segs_OBUF[4]),
        .O(segs[4]));
  OBUF \segs_OBUF[5]_inst 
       (.I(segs_OBUF[5]),
        .O(segs[5]));
  OBUF \segs_OBUF[6]_inst 
       (.I(segs_OBUF[6]),
        .O(segs[6]));
  OBUF \segs_OBUF[7]_inst 
       (.I(segs_OBUF[7]),
        .O(segs[7]));
  IBUF \switches_IBUF[0]_inst 
       (.I(switches[0]),
        .O(switches_IBUF[0]));
  IBUF \switches_IBUF[10]_inst 
       (.I(switches[10]),
        .O(switches_IBUF[10]));
  IBUF \switches_IBUF[11]_inst 
       (.I(switches[11]),
        .O(switches_IBUF[11]));
  IBUF \switches_IBUF[12]_inst 
       (.I(switches[12]),
        .O(switches_IBUF[12]));
  IBUF \switches_IBUF[13]_inst 
       (.I(switches[13]),
        .O(switches_IBUF[13]));
  IBUF \switches_IBUF[14]_inst 
       (.I(switches[14]),
        .O(switches_IBUF[14]));
  IBUF \switches_IBUF[15]_inst 
       (.I(switches[15]),
        .O(switches_IBUF[15]));
  IBUF \switches_IBUF[1]_inst 
       (.I(switches[1]),
        .O(switches_IBUF[1]));
  IBUF \switches_IBUF[2]_inst 
       (.I(switches[2]),
        .O(switches_IBUF[2]));
  IBUF \switches_IBUF[3]_inst 
       (.I(switches[3]),
        .O(switches_IBUF[3]));
  IBUF \switches_IBUF[4]_inst 
       (.I(switches[4]),
        .O(switches_IBUF[4]));
  IBUF \switches_IBUF[5]_inst 
       (.I(switches[5]),
        .O(switches_IBUF[5]));
  IBUF \switches_IBUF[6]_inst 
       (.I(switches[6]),
        .O(switches_IBUF[6]));
  IBUF \switches_IBUF[7]_inst 
       (.I(switches[7]),
        .O(switches_IBUF[7]));
  IBUF \switches_IBUF[8]_inst 
       (.I(switches[8]),
        .O(switches_IBUF[8]));
  IBUF \switches_IBUF[9]_inst 
       (.I(switches[9]),
        .O(switches_IBUF[9]));
endmodule

module RegFile
   (reg_file_reg_1_0,
    \DE_EX_reg[imm][27] ,
    ALU_forward_muxA,
    \DE_EX_reg[imm][19] ,
    \DE_EX_reg[imm][31] ,
    \DE_EX_reg[imm][27]_0 ,
    reg_file_reg_1_1,
    \DE_EX_reg[imm][23] ,
    reg_file_reg_1_2,
    \DE_EX_reg[imm][11] ,
    reg_file_reg_1_3,
    \DE_EX_reg[imm][7] ,
    reg_file_reg_1_4,
    S,
    reg_file_reg_1_5,
    \DE_EX_reg[imm][31]_0 ,
    \DE_EX_reg[imm][31]_1 ,
    reg_file_reg_2_0,
    ALU_forward_muxB,
    reg_file_reg_2_1,
    reg_file_reg_2_2,
    flush_E,
    stall_D,
    reg_file_reg_1_6,
    reg_file_reg_1_7,
    \EX_MEM_reg[ALU_result][14] ,
    reg_file_reg_1_8,
    \EX_MEM_reg[ALU_result][22] ,
    reg_file_reg_1_9,
    \DE_EX_reg[IR][6] ,
    reg_file_reg_1_10,
    reg_file_reg_2_3,
    reg_file_reg_2_4,
    reg_file_reg_1_11,
    reg_file_reg_1_12,
    \EX_MEM_reg[ALU_result][22]_0 ,
    \EX_MEM_reg[ALU_result][22]_1 ,
    \EX_MEM_reg[ALU_result][22]_2 ,
    \EX_MEM_reg[ALU_result][14]_0 ,
    \EX_MEM_reg[ALU_result][14]_1 ,
    reg_file_reg_1_13,
    reg_file_reg_1_14,
    reg_file_reg_2_5,
    \data_out_reg[0] ,
    SR,
    DI,
    \EX_MEM_reg[ALU_result][14]_2 ,
    \EX_MEM_reg[ALU_result][14]_3 ,
    \EX_MEM_reg[ALU_result][22]_3 ,
    \EX_MEM_reg[ALU_result][22]_4 ,
    reg_file_reg_1_15,
    \DE_EX_reg[imm][31]_2 ,
    reg_file_reg_1_16,
    reg_file_reg_1_17,
    \EX_MEM_reg[ALU_result][14]_4 ,
    reg_file_reg_1_18,
    \EX_MEM_reg[ALU_result][22]_5 ,
    \data_out_reg[2] ,
    \data_out_reg[8] ,
    \data_out_reg[12] ,
    \data_out_reg[16] ,
    \data_out_reg[20] ,
    \data_out_reg[24] ,
    \data_out_reg[28] ,
    \data_out_reg[31] ,
    reg_file_reg_1_19,
    reg_file_reg_1_20,
    Q,
    \data_out_reg[0]_0 ,
    data1,
    PC,
    \EX_MEM_reg[ALU_result][30] ,
    buttons_IBUF,
    reg_file_reg_2_6,
    D,
    \IF_DE[rs2_addr] ,
    rs1,
    \EX_MEM_reg[ALU_result][30]_0 ,
    \data_out_reg[31]_0 ,
    \EX_MEM_reg[ALU_result][30]_1 ,
    O,
    i__carry__2_i_1_0,
    \DE_EX_reg[srcB_sel]__0 ,
    reg_file_reg_2_7,
    forwardB_E,
    \EX_MEM_reg[write_data][30] ,
    \EX_MEM_reg[write_data][31] ,
    \EX_MEM_reg[ALU_result][31] ,
    \EX_MEM[ALU_result][31]_i_2_0 ,
    \EX_MEM[ALU_result][25]_i_2_0 ,
    \EX_MEM[ALU_result][26]_i_2_0 ,
    \EX_MEM[ALU_result][27]_i_2_0 ,
    \EX_MEM[ALU_result][21]_i_2_0 ,
    \EX_MEM[ALU_result][23]_i_2_0 ,
    \EX_MEM[ALU_result][18]_i_2_0 ,
    \EX_MEM[ALU_result][19]_i_2_0 ,
    \EX_MEM[ALU_result][13]_i_2_0 ,
    \EX_MEM[ALU_result][15]_i_2_0 ,
    \EX_MEM[ALU_result][16]_i_2_0 ,
    \EX_MEM[ALU_result][9]_i_2_0 ,
    \EX_MEM[ALU_result][10]_i_2_0 ,
    \EX_MEM[ALU_result][11]_i_2_0 ,
    \EX_MEM[ALU_result][12]_i_2_0 ,
    \EX_MEM[ALU_result][5]_i_2_0 ,
    \EX_MEM[ALU_result][6]_i_2_0 ,
    \EX_MEM[ALU_result][7]_i_2_0 ,
    data0,
    \EX_MEM[ALU_result][1]_i_2_0 ,
    \EX_MEM[ALU_result][0]_i_2_0 ,
    \EX_MEM[ALU_result][2]_i_2_0 ,
    \EX_MEM[ALU_result][3]_i_2_0 ,
    \EX_MEM[ALU_result][29]_i_2_0 ,
    \EX_MEM[ALU_result][4]_i_2_0 ,
    \EX_MEM[ALU_result][8]_i_2_0 ,
    \EX_MEM[ALU_result][14]_i_2_0 ,
    \EX_MEM[ALU_result][17]_i_2_0 ,
    \EX_MEM[ALU_result][20]_i_2_0 ,
    \EX_MEM[ALU_result][24]_i_2_0 ,
    \EX_MEM[ALU_result][22]_i_2_0 ,
    \EX_MEM[ALU_result][3]_i_6 ,
    \EX_MEM[ALU_result][25]_i_4_0 ,
    \EX_MEM[ALU_result][3]_i_6_0 ,
    \EX_MEM[ALU_result][4]_i_12 ,
    \EX_MEM[ALU_result][4]_i_12_0 ,
    \EX_MEM[ALU_result][2]_i_6 ,
    \EX_MEM[ALU_result][2]_i_6_0 ,
    \EX_MEM[ALU_result][1]_i_6 ,
    \EX_MEM[ALU_result][1]_i_6_0 ,
    \EX_MEM[ALU_result][0]_i_2_1 ,
    CO,
    \EX_MEM[ALU_result][25]_i_4_1 ,
    \EX_MEM[ALU_result][25]_i_4_2 ,
    forwardA_E,
    \result0_inferred__7/i__carry__0 ,
    reg_file_reg_1_21,
    reg_file_reg_1_22,
    reg_file_reg_1_23,
    reg_file_reg_1_24,
    reg_file_reg_2_8,
    reg_file_reg_2_9,
    \IF_DE[IR][31]_i_4_0 ,
    \IF_DE[IR][31]_i_4_1 ,
    \IF_DE[IR][31]_i_4_2 ,
    reg_file_reg_1_25,
    reg_file_reg_2_10,
    CLK_50MHz_BUFG,
    reg_file_reg_2_11);
  output [3:0]reg_file_reg_1_0;
  output [26:0]\DE_EX_reg[imm][27] ;
  output [30:0]ALU_forward_muxA;
  output [3:0]\DE_EX_reg[imm][19] ;
  output [3:0]\DE_EX_reg[imm][31] ;
  output [3:0]\DE_EX_reg[imm][27]_0 ;
  output [3:0]reg_file_reg_1_1;
  output [3:0]\DE_EX_reg[imm][23] ;
  output [3:0]reg_file_reg_1_2;
  output [3:0]\DE_EX_reg[imm][11] ;
  output [3:0]reg_file_reg_1_3;
  output [3:0]\DE_EX_reg[imm][7] ;
  output [3:0]reg_file_reg_1_4;
  output [3:0]S;
  output [3:0]reg_file_reg_1_5;
  output [3:0]\DE_EX_reg[imm][31]_0 ;
  output [3:0]\DE_EX_reg[imm][31]_1 ;
  output [3:0]reg_file_reg_2_0;
  output [31:0]ALU_forward_muxB;
  output [3:0]reg_file_reg_2_1;
  output [3:0]reg_file_reg_2_2;
  output flush_E;
  output stall_D;
  output [3:0]reg_file_reg_1_6;
  output [3:0]reg_file_reg_1_7;
  output [3:0]\EX_MEM_reg[ALU_result][14] ;
  output [3:0]reg_file_reg_1_8;
  output [3:0]\EX_MEM_reg[ALU_result][22] ;
  output [3:0]reg_file_reg_1_9;
  output [31:0]\DE_EX_reg[IR][6] ;
  output [3:0]reg_file_reg_1_10;
  output [3:0]reg_file_reg_2_3;
  output [3:0]reg_file_reg_2_4;
  output [2:0]reg_file_reg_1_11;
  output [3:0]reg_file_reg_1_12;
  output [3:0]\EX_MEM_reg[ALU_result][22]_0 ;
  output [3:0]\EX_MEM_reg[ALU_result][22]_1 ;
  output [3:0]\EX_MEM_reg[ALU_result][22]_2 ;
  output [3:0]\EX_MEM_reg[ALU_result][14]_0 ;
  output [3:0]\EX_MEM_reg[ALU_result][14]_1 ;
  output [3:0]reg_file_reg_1_13;
  output [3:0]reg_file_reg_1_14;
  output [3:0]reg_file_reg_2_5;
  output \data_out_reg[0] ;
  output [0:0]SR;
  output [3:0]DI;
  output [3:0]\EX_MEM_reg[ALU_result][14]_2 ;
  output [3:0]\EX_MEM_reg[ALU_result][14]_3 ;
  output [3:0]\EX_MEM_reg[ALU_result][22]_3 ;
  output [3:0]\EX_MEM_reg[ALU_result][22]_4 ;
  output [3:0]reg_file_reg_1_15;
  output [3:0]\DE_EX_reg[imm][31]_2 ;
  output [3:0]reg_file_reg_1_16;
  output [3:0]reg_file_reg_1_17;
  output [3:0]\EX_MEM_reg[ALU_result][14]_4 ;
  output [3:0]reg_file_reg_1_18;
  output [3:0]\EX_MEM_reg[ALU_result][22]_5 ;
  output [3:0]\data_out_reg[2] ;
  output [3:0]\data_out_reg[8] ;
  output [3:0]\data_out_reg[12] ;
  output [3:0]\data_out_reg[16] ;
  output [3:0]\data_out_reg[20] ;
  output [3:0]\data_out_reg[24] ;
  output [3:0]\data_out_reg[28] ;
  output [2:0]\data_out_reg[31] ;
  output [3:0]reg_file_reg_1_19;
  output [3:0]reg_file_reg_1_20;
  input [3:0]Q;
  input \data_out_reg[0]_0 ;
  input [31:0]data1;
  input [13:0]PC;
  input [3:0]\EX_MEM_reg[ALU_result][30] ;
  input [0:0]buttons_IBUF;
  input [1:0]reg_file_reg_2_6;
  input [4:0]D;
  input [4:0]\IF_DE[rs2_addr] ;
  input [4:0]rs1;
  input \EX_MEM_reg[ALU_result][30]_0 ;
  input [17:0]\data_out_reg[31]_0 ;
  input \EX_MEM_reg[ALU_result][30]_1 ;
  input [3:0]O;
  input [31:0]i__carry__2_i_1_0;
  input \DE_EX_reg[srcB_sel]__0 ;
  input [12:0]reg_file_reg_2_7;
  input [0:0]forwardB_E;
  input \EX_MEM_reg[write_data][30] ;
  input [31:0]\EX_MEM_reg[write_data][31] ;
  input \EX_MEM_reg[ALU_result][31] ;
  input \EX_MEM[ALU_result][31]_i_2_0 ;
  input \EX_MEM[ALU_result][25]_i_2_0 ;
  input \EX_MEM[ALU_result][26]_i_2_0 ;
  input \EX_MEM[ALU_result][27]_i_2_0 ;
  input \EX_MEM[ALU_result][21]_i_2_0 ;
  input \EX_MEM[ALU_result][23]_i_2_0 ;
  input \EX_MEM[ALU_result][18]_i_2_0 ;
  input \EX_MEM[ALU_result][19]_i_2_0 ;
  input \EX_MEM[ALU_result][13]_i_2_0 ;
  input \EX_MEM[ALU_result][15]_i_2_0 ;
  input \EX_MEM[ALU_result][16]_i_2_0 ;
  input \EX_MEM[ALU_result][9]_i_2_0 ;
  input \EX_MEM[ALU_result][10]_i_2_0 ;
  input \EX_MEM[ALU_result][11]_i_2_0 ;
  input \EX_MEM[ALU_result][12]_i_2_0 ;
  input \EX_MEM[ALU_result][5]_i_2_0 ;
  input \EX_MEM[ALU_result][6]_i_2_0 ;
  input \EX_MEM[ALU_result][7]_i_2_0 ;
  input [31:0]data0;
  input \EX_MEM[ALU_result][1]_i_2_0 ;
  input \EX_MEM[ALU_result][0]_i_2_0 ;
  input \EX_MEM[ALU_result][2]_i_2_0 ;
  input \EX_MEM[ALU_result][3]_i_2_0 ;
  input \EX_MEM[ALU_result][29]_i_2_0 ;
  input \EX_MEM[ALU_result][4]_i_2_0 ;
  input \EX_MEM[ALU_result][8]_i_2_0 ;
  input \EX_MEM[ALU_result][14]_i_2_0 ;
  input \EX_MEM[ALU_result][17]_i_2_0 ;
  input \EX_MEM[ALU_result][20]_i_2_0 ;
  input \EX_MEM[ALU_result][24]_i_2_0 ;
  input \EX_MEM[ALU_result][22]_i_2_0 ;
  input \EX_MEM[ALU_result][3]_i_6 ;
  input \EX_MEM[ALU_result][25]_i_4_0 ;
  input \EX_MEM[ALU_result][3]_i_6_0 ;
  input \EX_MEM[ALU_result][4]_i_12 ;
  input \EX_MEM[ALU_result][4]_i_12_0 ;
  input \EX_MEM[ALU_result][2]_i_6 ;
  input \EX_MEM[ALU_result][2]_i_6_0 ;
  input \EX_MEM[ALU_result][1]_i_6 ;
  input \EX_MEM[ALU_result][1]_i_6_0 ;
  input [0:0]\EX_MEM[ALU_result][0]_i_2_1 ;
  input [0:0]CO;
  input \EX_MEM[ALU_result][25]_i_4_1 ;
  input \EX_MEM[ALU_result][25]_i_4_2 ;
  input [0:0]forwardA_E;
  input \result0_inferred__7/i__carry__0 ;
  input [18:0]reg_file_reg_1_21;
  input [18:0]reg_file_reg_1_22;
  input [1:0]reg_file_reg_1_23;
  input [18:0]reg_file_reg_1_24;
  input reg_file_reg_2_8;
  input reg_file_reg_2_9;
  input [0:0]\IF_DE[IR][31]_i_4_0 ;
  input [0:0]\IF_DE[IR][31]_i_4_1 ;
  input [0:0]\IF_DE[IR][31]_i_4_2 ;
  input reg_file_reg_1_25;
  input [4:0]reg_file_reg_2_10;
  input CLK_50MHz_BUFG;
  input reg_file_reg_2_11;

  wire [30:0]ALU_forward_muxA;
  wire [31:31]ALU_forward_muxA__143;
  wire [31:0]ALU_forward_muxB;
  wire [30:0]ALU_srcB;
  wire [31:31]ALU_srcB__95;
  wire CLK_50MHz_BUFG;
  wire [0:0]CO;
  wire [4:0]D;
  wire [31:0]\DE_EX_reg[IR][6] ;
  wire [3:0]\DE_EX_reg[imm][11] ;
  wire [3:0]\DE_EX_reg[imm][19] ;
  wire [3:0]\DE_EX_reg[imm][23] ;
  wire [26:0]\DE_EX_reg[imm][27] ;
  wire [3:0]\DE_EX_reg[imm][27]_0 ;
  wire [3:0]\DE_EX_reg[imm][31] ;
  wire [3:0]\DE_EX_reg[imm][31]_0 ;
  wire [3:0]\DE_EX_reg[imm][31]_1 ;
  wire [3:0]\DE_EX_reg[imm][31]_2 ;
  wire [3:0]\DE_EX_reg[imm][7] ;
  wire [31:0]\DE_EX_reg[rs1_data] ;
  wire [31:0]\DE_EX_reg[rs2_data] ;
  wire \DE_EX_reg[srcB_sel]__0 ;
  wire [3:0]DI;
  wire \EX_MEM[ALU_result][0]_i_2_0 ;
  wire [0:0]\EX_MEM[ALU_result][0]_i_2_1 ;
  wire \EX_MEM[ALU_result][0]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][0]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][0]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][0]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][0]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][0]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][10]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][10]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][10]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][10]_i_2_0 ;
  wire \EX_MEM[ALU_result][10]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][10]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][10]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][10]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][10]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][10]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_2_0 ;
  wire \EX_MEM[ALU_result][11]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][11]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_2_0 ;
  wire \EX_MEM[ALU_result][12]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][12]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_2_0 ;
  wire \EX_MEM[ALU_result][13]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][13]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_2_0 ;
  wire \EX_MEM[ALU_result][14]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][14]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_2_0 ;
  wire \EX_MEM[ALU_result][15]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][15]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_2_0 ;
  wire \EX_MEM[ALU_result][16]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][16]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_15_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_2_0 ;
  wire \EX_MEM[ALU_result][17]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][17]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_2_0 ;
  wire \EX_MEM[ALU_result][18]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][18]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_15_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_2_0 ;
  wire \EX_MEM[ALU_result][19]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][19]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][1]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][1]_i_2_0 ;
  wire \EX_MEM[ALU_result][1]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][1]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][1]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][1]_i_6 ;
  wire \EX_MEM[ALU_result][1]_i_6_0 ;
  wire \EX_MEM[ALU_result][1]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][1]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][1]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_15_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_2_0 ;
  wire \EX_MEM[ALU_result][20]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][20]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_2_0 ;
  wire \EX_MEM[ALU_result][21]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][21]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_15_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_2_0 ;
  wire \EX_MEM[ALU_result][22]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][22]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_2_0 ;
  wire \EX_MEM[ALU_result][23]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][23]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_2_0 ;
  wire \EX_MEM[ALU_result][24]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][24]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_2_0 ;
  wire \EX_MEM[ALU_result][25]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_4_0 ;
  wire \EX_MEM[ALU_result][25]_i_4_1 ;
  wire \EX_MEM[ALU_result][25]_i_4_2 ;
  wire \EX_MEM[ALU_result][25]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][25]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][26]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][26]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][26]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][26]_i_2_0 ;
  wire \EX_MEM[ALU_result][26]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][26]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][26]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][26]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][26]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][26]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_2_0 ;
  wire \EX_MEM[ALU_result][27]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][27]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][28]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][29]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][29]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][29]_i_2_0 ;
  wire \EX_MEM[ALU_result][29]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][29]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][29]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][29]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][29]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][29]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][29]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][2]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][2]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][2]_i_2_0 ;
  wire \EX_MEM[ALU_result][2]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][2]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][2]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][2]_i_6 ;
  wire \EX_MEM[ALU_result][2]_i_6_0 ;
  wire \EX_MEM[ALU_result][2]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][2]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][2]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][30]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_15_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_16_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_17_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_18_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_19_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_20_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_21_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_22_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_23_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_24_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_2_0 ;
  wire \EX_MEM[ALU_result][31]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][31]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][3]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][3]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][3]_i_2_0 ;
  wire \EX_MEM[ALU_result][3]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][3]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][3]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][3]_i_6 ;
  wire \EX_MEM[ALU_result][3]_i_6_0 ;
  wire \EX_MEM[ALU_result][3]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][3]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][3]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_12 ;
  wire \EX_MEM[ALU_result][4]_i_12_0 ;
  wire \EX_MEM[ALU_result][4]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_2_0 ;
  wire \EX_MEM[ALU_result][4]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][4]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][5]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][5]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][5]_i_2_0 ;
  wire \EX_MEM[ALU_result][5]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][5]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][5]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][5]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][5]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][5]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][6]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][6]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][6]_i_2_0 ;
  wire \EX_MEM[ALU_result][6]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][6]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][6]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][6]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][6]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][6]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][7]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][7]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][7]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][7]_i_2_0 ;
  wire \EX_MEM[ALU_result][7]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][7]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][7]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][7]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][7]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][7]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_13_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_14_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_2_0 ;
  wire \EX_MEM[ALU_result][8]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_7_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][8]_i_9_n_0 ;
  wire \EX_MEM[ALU_result][9]_i_10_n_0 ;
  wire \EX_MEM[ALU_result][9]_i_11_n_0 ;
  wire \EX_MEM[ALU_result][9]_i_12_n_0 ;
  wire \EX_MEM[ALU_result][9]_i_2_0 ;
  wire \EX_MEM[ALU_result][9]_i_3_n_0 ;
  wire \EX_MEM[ALU_result][9]_i_4_n_0 ;
  wire \EX_MEM[ALU_result][9]_i_5_n_0 ;
  wire \EX_MEM[ALU_result][9]_i_6_n_0 ;
  wire \EX_MEM[ALU_result][9]_i_8_n_0 ;
  wire \EX_MEM[ALU_result][9]_i_9_n_0 ;
  wire [3:0]\EX_MEM_reg[ALU_result][14] ;
  wire [3:0]\EX_MEM_reg[ALU_result][14]_0 ;
  wire [3:0]\EX_MEM_reg[ALU_result][14]_1 ;
  wire [3:0]\EX_MEM_reg[ALU_result][14]_2 ;
  wire [3:0]\EX_MEM_reg[ALU_result][14]_3 ;
  wire [3:0]\EX_MEM_reg[ALU_result][14]_4 ;
  wire [3:0]\EX_MEM_reg[ALU_result][22] ;
  wire [3:0]\EX_MEM_reg[ALU_result][22]_0 ;
  wire [3:0]\EX_MEM_reg[ALU_result][22]_1 ;
  wire [3:0]\EX_MEM_reg[ALU_result][22]_2 ;
  wire [3:0]\EX_MEM_reg[ALU_result][22]_3 ;
  wire [3:0]\EX_MEM_reg[ALU_result][22]_4 ;
  wire [3:0]\EX_MEM_reg[ALU_result][22]_5 ;
  wire [3:0]\EX_MEM_reg[ALU_result][30] ;
  wire \EX_MEM_reg[ALU_result][30]_0 ;
  wire \EX_MEM_reg[ALU_result][30]_1 ;
  wire \EX_MEM_reg[ALU_result][31] ;
  wire \EX_MEM_reg[write_data][30] ;
  wire [31:0]\EX_MEM_reg[write_data][31] ;
  wire \IF_DE[IR][31]_i_10_n_0 ;
  wire \IF_DE[IR][31]_i_11_n_0 ;
  wire \IF_DE[IR][31]_i_12_n_0 ;
  wire [0:0]\IF_DE[IR][31]_i_4_0 ;
  wire [0:0]\IF_DE[IR][31]_i_4_1 ;
  wire [0:0]\IF_DE[IR][31]_i_4_2 ;
  wire \IF_DE[IR][31]_i_9_n_0 ;
  wire [4:0]\IF_DE[rs2_addr] ;
  wire [3:0]O;
  wire [13:0]PC;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire branch_conditional_E;
  wire [0:0]buttons_IBUF;
  wire [31:0]data0;
  wire [31:0]data1;
  wire \data_out[13]_i_2_n_0 ;
  wire \data_out[13]_i_3_n_0 ;
  wire \data_out[13]_i_4_n_0 ;
  wire \data_out[13]_i_5_n_0 ;
  wire \data_out[17]_i_2_n_0 ;
  wire \data_out[17]_i_3_n_0 ;
  wire \data_out[17]_i_4_n_0 ;
  wire \data_out[17]_i_5_n_0 ;
  wire \data_out[1]_i_2_n_0 ;
  wire \data_out[1]_i_3_n_0 ;
  wire \data_out[1]_i_4_n_0 ;
  wire \data_out[1]_i_5_n_0 ;
  wire \data_out[1]_i_6_n_0 ;
  wire \data_out[21]_i_2_n_0 ;
  wire \data_out[21]_i_3_n_0 ;
  wire \data_out[21]_i_4_n_0 ;
  wire \data_out[21]_i_5_n_0 ;
  wire \data_out[25]_i_2_n_0 ;
  wire \data_out[25]_i_3_n_0 ;
  wire \data_out[25]_i_4_n_0 ;
  wire \data_out[25]_i_5_n_0 ;
  wire \data_out[29]_i_2_n_0 ;
  wire \data_out[29]_i_3_n_0 ;
  wire \data_out[29]_i_4_n_0 ;
  wire \data_out[5]_i_2_n_0 ;
  wire \data_out[5]_i_3_n_0 ;
  wire \data_out[5]_i_4_n_0 ;
  wire \data_out[5]_i_5_n_0 ;
  wire \data_out[9]_i_2_n_0 ;
  wire \data_out[9]_i_3_n_0 ;
  wire \data_out[9]_i_4_n_0 ;
  wire \data_out[9]_i_5_n_0 ;
  wire \data_out_reg[0] ;
  wire \data_out_reg[0]_0 ;
  wire [3:0]\data_out_reg[12] ;
  wire \data_out_reg[13]_i_1_n_0 ;
  wire [3:0]\data_out_reg[16] ;
  wire \data_out_reg[17]_i_1_n_0 ;
  wire \data_out_reg[1]_i_1_n_0 ;
  wire [3:0]\data_out_reg[20] ;
  wire \data_out_reg[21]_i_1_n_0 ;
  wire [3:0]\data_out_reg[24] ;
  wire \data_out_reg[25]_i_1_n_0 ;
  wire [3:0]\data_out_reg[28] ;
  wire [3:0]\data_out_reg[2] ;
  wire [2:0]\data_out_reg[31] ;
  wire [17:0]\data_out_reg[31]_0 ;
  wire \data_out_reg[5]_i_1_n_0 ;
  wire [3:0]\data_out_reg[8] ;
  wire \data_out_reg[9]_i_1_n_0 ;
  wire flush_E;
  wire [0:0]forwardA_E;
  wire [0:0]forwardB_E;
  wire [31:0]i__carry__2_i_1_0;
  wire [31:0]internal_alu;
  wire p_0_in__0;
  wire pc_sel;
  wire [3:0]reg_file_reg_1_0;
  wire [3:0]reg_file_reg_1_1;
  wire [3:0]reg_file_reg_1_10;
  wire [2:0]reg_file_reg_1_11;
  wire [3:0]reg_file_reg_1_12;
  wire [3:0]reg_file_reg_1_13;
  wire [3:0]reg_file_reg_1_14;
  wire [3:0]reg_file_reg_1_15;
  wire [3:0]reg_file_reg_1_16;
  wire [3:0]reg_file_reg_1_17;
  wire [3:0]reg_file_reg_1_18;
  wire [3:0]reg_file_reg_1_19;
  wire [3:0]reg_file_reg_1_2;
  wire [3:0]reg_file_reg_1_20;
  wire [18:0]reg_file_reg_1_21;
  wire [18:0]reg_file_reg_1_22;
  wire [1:0]reg_file_reg_1_23;
  wire [18:0]reg_file_reg_1_24;
  wire reg_file_reg_1_25;
  wire [3:0]reg_file_reg_1_3;
  wire [3:0]reg_file_reg_1_4;
  wire [3:0]reg_file_reg_1_5;
  wire [3:0]reg_file_reg_1_6;
  wire [3:0]reg_file_reg_1_7;
  wire [3:0]reg_file_reg_1_8;
  wire [3:0]reg_file_reg_1_9;
  wire [3:0]reg_file_reg_2_0;
  wire [3:0]reg_file_reg_2_1;
  wire [4:0]reg_file_reg_2_10;
  wire [3:0]reg_file_reg_2_2;
  wire [3:0]reg_file_reg_2_3;
  wire [3:0]reg_file_reg_2_4;
  wire [3:0]reg_file_reg_2_5;
  wire [1:0]reg_file_reg_2_6;
  wire [12:0]reg_file_reg_2_7;
  wire reg_file_reg_2_8;
  wire reg_file_reg_2_9;
  wire \result0_inferred__7/i__carry__0 ;
  wire [4:0]rs1;
  wire stall_D;
  wire [23:5]wd;
  wire [2:0]\NLW_data_out_reg[13]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_out_reg[17]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_out_reg[1]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_out_reg[21]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_out_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_out_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_out_reg[29]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_data_out_reg[5]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_out_reg[9]_i_1_CO_UNCONNECTED ;
  wire [1:0]NLW_reg_file_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_reg_file_reg_1_DOPBDOP_UNCONNECTED;
  wire [1:0]NLW_reg_file_reg_2_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_reg_file_reg_2_DOPBDOP_UNCONNECTED;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \DE_EX[regWrite]_i_1 
       (.I0(buttons_IBUF),
        .I1(pc_sel),
        .I2(stall_D),
        .O(flush_E));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][0]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[0]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[0]),
        .O(\DE_EX_reg[IR][6] [0]));
  LUT6 #(
    .INIT(64'hFFFFFE540000FE54)) 
    \EX_MEM[ALU_result][0]_i_2 
       (.I0(\EX_MEM_reg[ALU_result][30] [1]),
        .I1(\EX_MEM[ALU_result][0]_i_3_n_0 ),
        .I2(\EX_MEM[ALU_result][0]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][0]_i_5_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [3]),
        .I5(\EX_MEM[ALU_result][0]_i_6_n_0 ),
        .O(internal_alu[0]));
  LUT6 #(
    .INIT(64'hE233E2CC00000000)) 
    \EX_MEM[ALU_result][0]_i_3 
       (.I0(\EX_MEM[ALU_result][0]_i_7_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM[ALU_result][1]_i_7_n_0 ),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[0]),
        .I5(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h008000FF00800080)) 
    \EX_MEM[ALU_result][0]_i_4 
       (.I0(\EX_MEM[ALU_result][30]_i_9_n_0 ),
        .I1(ALU_forward_muxA[0]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(\EX_MEM_reg[ALU_result][30] [2]),
        .I4(\EX_MEM_reg[ALU_result][30] [0]),
        .I5(data0[0]),
        .O(\EX_MEM[ALU_result][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8FEF80EF8FE080E0)) 
    \EX_MEM[ALU_result][0]_i_5 
       (.I0(ALU_srcB[0]),
        .I1(ALU_forward_muxA[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [2]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][0]_i_2_1 ),
        .I5(CO),
        .O(\EX_MEM[ALU_result][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFCFAFFFFFFF0F0F0)) 
    \EX_MEM[ALU_result][0]_i_6 
       (.I0(\EX_MEM[ALU_result][0]_i_7_n_0 ),
        .I1(\EX_MEM[ALU_result][1]_i_7_n_0 ),
        .I2(\EX_MEM[ALU_result][0]_i_2_0 ),
        .I3(ALU_srcB[0]),
        .I4(\EX_MEM_reg[ALU_result][30] [0]),
        .I5(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \EX_MEM[ALU_result][0]_i_7 
       (.I0(\EX_MEM[ALU_result][4]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][0]_i_9_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][6]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][2]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][0]_i_9 
       (.I0(ALU_forward_muxA[0]),
        .I1(ALU_forward_muxA[8]),
        .I2(ALU_forward_muxA[24]),
        .I3(ALU_forward_muxA[16]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][10]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[10]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[10]),
        .O(\DE_EX_reg[IR][6] [10]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \EX_MEM[ALU_result][10]_i_10 
       (.I0(ALU_forward_muxA[3]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[7]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\EX_MEM[ALU_result][12]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \EX_MEM[ALU_result][10]_i_11 
       (.I0(ALU_forward_muxA[18]),
        .I1(ALU_forward_muxA__143),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[26]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[10]),
        .O(\EX_MEM[ALU_result][10]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][10]_i_12 
       (.I0(ALU_forward_muxA[26]),
        .I1(ALU_forward_muxA[10]),
        .I2(ALU_forward_muxA[18]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][10]_i_2 
       (.I0(\EX_MEM[ALU_result][10]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][10]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][10]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][10]_i_6_n_0 ),
        .O(internal_alu[10]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][10]_i_3 
       (.I0(\EX_MEM[ALU_result][10]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][10]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][11]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF003C3CAAAA3C3C)) 
    \EX_MEM[ALU_result][10]_i_4 
       (.I0(\EX_MEM[ALU_result][10]_i_9_n_0 ),
        .I1(ALU_forward_muxA[10]),
        .I2(\DE_EX_reg[imm][27] [9]),
        .I3(\EX_MEM[ALU_result][11]_i_10_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [0]),
        .I5(ALU_srcB[0]),
        .O(\EX_MEM[ALU_result][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][10]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][10]_i_10_n_0 ),
        .I4(data0[10]),
        .I5(\EX_MEM[ALU_result][11]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][10]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [9]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[10]),
        .O(\EX_MEM[ALU_result][10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][10]_i_8 
       (.I0(\EX_MEM[ALU_result][16]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][12]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][14]_i_14_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][10]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][10]_i_9 
       (.I0(\EX_MEM[ALU_result][16]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][12]_i_12_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][14]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][10]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][10]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][11]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[11]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[11]),
        .O(\DE_EX_reg[IR][6] [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][11]_i_10 
       (.I0(\EX_MEM[ALU_result][17]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][13]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][15]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][11]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \EX_MEM[ALU_result][11]_i_11 
       (.I0(ALU_forward_muxA[19]),
        .I1(ALU_forward_muxA__143),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[27]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[11]),
        .O(\EX_MEM[ALU_result][11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    \EX_MEM[ALU_result][11]_i_12 
       (.I0(ALU_forward_muxA[4]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[8]),
        .I3(ALU_forward_muxA[0]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][11]_i_13 
       (.I0(ALU_forward_muxA[27]),
        .I1(ALU_forward_muxA[11]),
        .I2(ALU_forward_muxA[19]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \EX_MEM[ALU_result][11]_i_2 
       (.I0(\EX_MEM[ALU_result][11]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][11]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][11]_i_5_n_0 ),
        .I4(\EX_MEM[ALU_result][11]_i_6_n_0 ),
        .I5(\EX_MEM_reg[ALU_result][30]_1 ),
        .O(internal_alu[11]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][11]_i_3 
       (.I0(\EX_MEM[ALU_result][11]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][11]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][12]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][11]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [10]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[11]),
        .O(\EX_MEM[ALU_result][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][11]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][11]_i_9_n_0 ),
        .I4(data0[11]),
        .I5(\EX_MEM[ALU_result][12]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE020EF2FEF2FE020)) 
    \EX_MEM[ALU_result][11]_i_6 
       (.I0(\EX_MEM[ALU_result][11]_i_10_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][12]_i_9_n_0 ),
        .I4(\DE_EX_reg[imm][27] [10]),
        .I5(ALU_forward_muxA[11]),
        .O(\EX_MEM[ALU_result][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][11]_i_8 
       (.I0(\EX_MEM[ALU_result][17]_i_15_n_0 ),
        .I1(\EX_MEM[ALU_result][13]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][15]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][11]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][11]_i_9 
       (.I0(\EX_MEM[ALU_result][11]_i_12_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][13]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][12]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[12]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[12]),
        .O(\DE_EX_reg[IR][6] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][12]_i_10 
       (.I0(\EX_MEM[ALU_result][12]_i_13_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][14]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \EX_MEM[ALU_result][12]_i_11 
       (.I0(ALU_forward_muxA[20]),
        .I1(ALU_forward_muxA__143),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[28]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[12]),
        .O(\EX_MEM[ALU_result][12]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][12]_i_12 
       (.I0(ALU_forward_muxA[28]),
        .I1(ALU_forward_muxA[12]),
        .I2(ALU_forward_muxA[20]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    \EX_MEM[ALU_result][12]_i_13 
       (.I0(ALU_forward_muxA[5]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[9]),
        .I3(ALU_forward_muxA[1]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][12]_i_2 
       (.I0(\EX_MEM[ALU_result][12]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][12]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][12]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][12]_i_6_n_0 ),
        .O(internal_alu[12]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][12]_i_3 
       (.I0(\EX_MEM[ALU_result][12]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][12]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][13]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF003C3CAAAA3C3C)) 
    \EX_MEM[ALU_result][12]_i_4 
       (.I0(\EX_MEM[ALU_result][12]_i_9_n_0 ),
        .I1(ALU_forward_muxA[12]),
        .I2(\DE_EX_reg[imm][27] [11]),
        .I3(\EX_MEM[ALU_result][13]_i_10_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [0]),
        .I5(ALU_srcB[0]),
        .O(\EX_MEM[ALU_result][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][12]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][12]_i_10_n_0 ),
        .I4(data0[12]),
        .I5(\EX_MEM[ALU_result][13]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][12]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [11]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[12]),
        .O(\EX_MEM[ALU_result][12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][12]_i_8 
       (.I0(\EX_MEM[ALU_result][18]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][14]_i_14_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][16]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][12]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][12]_i_9 
       (.I0(\EX_MEM[ALU_result][18]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][14]_i_12_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][16]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][12]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][13]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[13]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[13]),
        .O(\DE_EX_reg[IR][6] [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][13]_i_10 
       (.I0(\EX_MEM[ALU_result][19]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][15]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][17]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][13]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \EX_MEM[ALU_result][13]_i_11 
       (.I0(ALU_forward_muxA[21]),
        .I1(ALU_forward_muxA__143),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[29]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[13]),
        .O(\EX_MEM[ALU_result][13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    \EX_MEM[ALU_result][13]_i_12 
       (.I0(ALU_forward_muxA[6]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[10]),
        .I3(ALU_forward_muxA[2]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][13]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][13]_i_13 
       (.I0(ALU_forward_muxA[29]),
        .I1(ALU_forward_muxA[13]),
        .I2(ALU_forward_muxA[21]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \EX_MEM[ALU_result][13]_i_2 
       (.I0(\EX_MEM[ALU_result][13]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][13]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][13]_i_5_n_0 ),
        .I4(\EX_MEM[ALU_result][13]_i_6_n_0 ),
        .I5(\EX_MEM_reg[ALU_result][30]_1 ),
        .O(internal_alu[13]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][13]_i_3 
       (.I0(\EX_MEM[ALU_result][13]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][13]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][14]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][13]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [12]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[13]),
        .O(\EX_MEM[ALU_result][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][13]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][13]_i_9_n_0 ),
        .I4(data0[13]),
        .I5(\EX_MEM[ALU_result][14]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE020EF2FEF2FE020)) 
    \EX_MEM[ALU_result][13]_i_6 
       (.I0(\EX_MEM[ALU_result][13]_i_10_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][14]_i_8_n_0 ),
        .I4(\DE_EX_reg[imm][27] [12]),
        .I5(ALU_forward_muxA[13]),
        .O(\EX_MEM[ALU_result][13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][13]_i_8 
       (.I0(\EX_MEM[ALU_result][19]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][15]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][17]_i_15_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][13]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM[ALU_result][13]_i_9 
       (.I0(\EX_MEM[ALU_result][13]_i_12_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][15]_i_12_n_0 ),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(\EX_MEM[ALU_result][19]_i_15_n_0 ),
        .O(\EX_MEM[ALU_result][13]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][14]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[14]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[14]),
        .O(\DE_EX_reg[IR][6] [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][14]_i_11 
       (.I0(\EX_MEM[ALU_result][20]_i_15_n_0 ),
        .I1(\EX_MEM[ALU_result][16]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][18]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][14]_i_14_n_0 ),
        .O(\EX_MEM[ALU_result][14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][14]_i_12 
       (.I0(ALU_forward_muxA[30]),
        .I1(ALU_forward_muxA[14]),
        .I2(ALU_forward_muxA[22]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    \EX_MEM[ALU_result][14]_i_13 
       (.I0(ALU_forward_muxA[7]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[11]),
        .I3(ALU_forward_muxA[3]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \EX_MEM[ALU_result][14]_i_14 
       (.I0(ALU_forward_muxA[22]),
        .I1(ALU_forward_muxA__143),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[30]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[14]),
        .O(\EX_MEM[ALU_result][14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF00FEFE)) 
    \EX_MEM[ALU_result][14]_i_2 
       (.I0(\EX_MEM[ALU_result][14]_i_3_n_0 ),
        .I1(\EX_MEM[ALU_result][14]_i_4_n_0 ),
        .I2(\EX_MEM[ALU_result][14]_i_5_n_0 ),
        .I3(\EX_MEM[ALU_result][14]_i_6_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [3]),
        .I5(\EX_MEM_reg[ALU_result][30] [1]),
        .O(internal_alu[14]));
  LUT6 #(
    .INIT(64'hAA80AAAAAA80AA80)) 
    \EX_MEM[ALU_result][14]_i_3 
       (.I0(\EX_MEM_reg[ALU_result][30]_1 ),
        .I1(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I2(\EX_MEM[ALU_result][15]_i_10_n_0 ),
        .I3(\EX_MEM[ALU_result][14]_i_7_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I5(\EX_MEM[ALU_result][14]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][14]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][14]_i_9_n_0 ),
        .I4(data0[14]),
        .I5(\EX_MEM[ALU_result][15]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][14]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [13]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[14]),
        .O(\EX_MEM[ALU_result][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEEEEEAAAEAAA)) 
    \EX_MEM[ALU_result][14]_i_6 
       (.I0(\EX_MEM[ALU_result][14]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I3(\EX_MEM[ALU_result][15]_i_8_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I5(\EX_MEM[ALU_result][14]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][14]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \EX_MEM[ALU_result][14]_i_7 
       (.I0(ALU_forward_muxA[14]),
        .I1(\DE_EX_reg[imm][27] [13]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .O(\EX_MEM[ALU_result][14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][14]_i_8 
       (.I0(\EX_MEM[ALU_result][16]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][16]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][18]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][14]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][14]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM[ALU_result][14]_i_9 
       (.I0(\EX_MEM[ALU_result][14]_i_13_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][16]_i_14_n_0 ),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(\EX_MEM[ALU_result][20]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][14]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][15]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[15]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[15]),
        .O(\DE_EX_reg[IR][6] [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][15]_i_10 
       (.I0(\EX_MEM[ALU_result][17]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][17]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][19]_i_14_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][15]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \EX_MEM[ALU_result][15]_i_11 
       (.I0(ALU_forward_muxA[23]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[15]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][15]_i_12 
       (.I0(ALU_forward_muxA[8]),
        .I1(ALU_forward_muxA[0]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \EX_MEM[ALU_result][15]_i_13 
       (.I0(ALU_forward_muxA[15]),
        .I1(ALU_forward_muxA__143),
        .I2(ALU_forward_muxA[23]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \EX_MEM[ALU_result][15]_i_2 
       (.I0(\EX_MEM[ALU_result][15]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][15]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][15]_i_5_n_0 ),
        .I4(\EX_MEM[ALU_result][15]_i_6_n_0 ),
        .I5(\EX_MEM_reg[ALU_result][30]_1 ),
        .O(internal_alu[15]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][15]_i_3 
       (.I0(\EX_MEM[ALU_result][15]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][15]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][16]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][15]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [14]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[15]),
        .O(\EX_MEM[ALU_result][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][15]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][15]_i_9_n_0 ),
        .I4(data0[15]),
        .I5(\EX_MEM[ALU_result][16]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE020EF2FEF2FE020)) 
    \EX_MEM[ALU_result][15]_i_6 
       (.I0(\EX_MEM[ALU_result][15]_i_10_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][16]_i_9_n_0 ),
        .I4(\DE_EX_reg[imm][27] [14]),
        .I5(ALU_forward_muxA[15]),
        .O(\EX_MEM[ALU_result][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][15]_i_8 
       (.I0(\EX_MEM[ALU_result][21]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][17]_i_15_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][19]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][15]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][15]_i_9 
       (.I0(\EX_MEM[ALU_result][15]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][19]_i_15_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][17]_i_14_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][21]_i_14_n_0 ),
        .O(\EX_MEM[ALU_result][15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][16]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[16]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[16]),
        .O(\DE_EX_reg[IR][6] [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][16]_i_10 
       (.I0(\EX_MEM[ALU_result][16]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][20]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][18]_i_14_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][22]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][16]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \EX_MEM[ALU_result][16]_i_11 
       (.I0(ALU_forward_muxA[24]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[16]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][16]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][16]_i_12 
       (.I0(ALU_forward_muxA[20]),
        .I1(ALU_forward_muxA[28]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][16]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][16]_i_13 
       (.I0(ALU_forward_muxA[16]),
        .I1(ALU_forward_muxA[24]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][16]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][16]_i_14 
       (.I0(ALU_forward_muxA[9]),
        .I1(ALU_forward_muxA[1]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][16]_i_2 
       (.I0(\EX_MEM[ALU_result][16]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][16]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][16]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][16]_i_6_n_0 ),
        .O(internal_alu[16]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][16]_i_3 
       (.I0(\EX_MEM[ALU_result][16]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][16]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][17]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF660F66F0660066)) 
    \EX_MEM[ALU_result][16]_i_4 
       (.I0(\DE_EX_reg[imm][27] [15]),
        .I1(ALU_forward_muxA[16]),
        .I2(ALU_srcB[0]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][17]_i_7_n_0 ),
        .I5(\EX_MEM[ALU_result][16]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][16]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][16]_i_10_n_0 ),
        .I4(data0[16]),
        .I5(\EX_MEM[ALU_result][17]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][16]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [15]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[16]),
        .O(\EX_MEM[ALU_result][16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][16]_i_8 
       (.I0(\EX_MEM[ALU_result][22]_i_15_n_0 ),
        .I1(\EX_MEM[ALU_result][18]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][20]_i_15_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][16]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][16]_i_9 
       (.I0(\EX_MEM[ALU_result][18]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][18]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][16]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][16]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][17]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[17]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[17]),
        .O(\DE_EX_reg[IR][6] [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][17]_i_11 
       (.I0(\EX_MEM[ALU_result][19]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][19]_i_12_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][21]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][17]_i_15_n_0 ),
        .O(\EX_MEM[ALU_result][17]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][17]_i_12 
       (.I0(ALU_forward_muxA[21]),
        .I1(ALU_forward_muxA[29]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][17]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][17]_i_13 
       (.I0(ALU_forward_muxA[17]),
        .I1(ALU_forward_muxA[25]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][17]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][17]_i_14 
       (.I0(ALU_forward_muxA[10]),
        .I1(ALU_forward_muxA[2]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][17]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \EX_MEM[ALU_result][17]_i_15 
       (.I0(ALU_forward_muxA[25]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[17]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF00FEFE)) 
    \EX_MEM[ALU_result][17]_i_2 
       (.I0(\EX_MEM[ALU_result][17]_i_3_n_0 ),
        .I1(\EX_MEM[ALU_result][17]_i_4_n_0 ),
        .I2(\EX_MEM[ALU_result][17]_i_5_n_0 ),
        .I3(\EX_MEM[ALU_result][17]_i_6_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [3]),
        .I5(\EX_MEM_reg[ALU_result][30] [1]),
        .O(internal_alu[17]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \EX_MEM[ALU_result][17]_i_3 
       (.I0(\EX_MEM_reg[ALU_result][30]_1 ),
        .I1(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I2(\EX_MEM[ALU_result][17]_i_7_n_0 ),
        .I3(\EX_MEM[ALU_result][18]_i_9_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I5(\EX_MEM[ALU_result][17]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][17]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][17]_i_9_n_0 ),
        .I4(data0[17]),
        .I5(\EX_MEM[ALU_result][18]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][17]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [16]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[17]),
        .O(\EX_MEM[ALU_result][17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEEEEEAAAEAAA)) 
    \EX_MEM[ALU_result][17]_i_6 
       (.I0(\EX_MEM[ALU_result][17]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I3(\EX_MEM[ALU_result][18]_i_8_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I5(\EX_MEM[ALU_result][17]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][17]_i_7 
       (.I0(\EX_MEM[ALU_result][19]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][19]_i_14_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][17]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][17]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][17]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \EX_MEM[ALU_result][17]_i_8 
       (.I0(ALU_forward_muxA[17]),
        .I1(\DE_EX_reg[imm][27] [16]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .O(\EX_MEM[ALU_result][17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][17]_i_9 
       (.I0(\EX_MEM[ALU_result][17]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][21]_i_14_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][19]_i_15_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][23]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][17]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][18]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[18]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[18]),
        .O(\DE_EX_reg[IR][6] [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][18]_i_10 
       (.I0(\EX_MEM[ALU_result][18]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][22]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][20]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][24]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][18]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \EX_MEM[ALU_result][18]_i_11 
       (.I0(ALU_forward_muxA[26]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[18]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][18]_i_12 
       (.I0(ALU_forward_muxA[22]),
        .I1(ALU_forward_muxA[30]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][18]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][18]_i_13 
       (.I0(ALU_forward_muxA[18]),
        .I1(ALU_forward_muxA[26]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][18]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][18]_i_14 
       (.I0(ALU_forward_muxA[11]),
        .I1(ALU_forward_muxA[3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][18]_i_2 
       (.I0(\EX_MEM[ALU_result][18]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][18]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][18]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][18]_i_6_n_0 ),
        .O(internal_alu[18]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][18]_i_3 
       (.I0(\EX_MEM[ALU_result][18]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][18]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][19]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF660F66F0660066)) 
    \EX_MEM[ALU_result][18]_i_4 
       (.I0(\DE_EX_reg[imm][27] [17]),
        .I1(ALU_forward_muxA[18]),
        .I2(ALU_srcB[0]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][19]_i_9_n_0 ),
        .I5(\EX_MEM[ALU_result][18]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][18]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][18]_i_10_n_0 ),
        .I4(data0[18]),
        .I5(\EX_MEM[ALU_result][19]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][18]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [17]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[18]),
        .O(\EX_MEM[ALU_result][18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][18]_i_8 
       (.I0(\EX_MEM[ALU_result][20]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][20]_i_15_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][22]_i_15_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][18]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][18]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM[ALU_result][18]_i_9 
       (.I0(\EX_MEM[ALU_result][20]_i_12_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][18]_i_12_n_0 ),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(\EX_MEM[ALU_result][18]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][18]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][19]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[19]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[19]),
        .O(\DE_EX_reg[IR][6] [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][19]_i_10 
       (.I0(\EX_MEM[ALU_result][19]_i_15_n_0 ),
        .I1(\EX_MEM[ALU_result][23]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][21]_i_14_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][25]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][19]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \EX_MEM[ALU_result][19]_i_11 
       (.I0(ALU_forward_muxA[23]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \EX_MEM[ALU_result][19]_i_12 
       (.I0(ALU_forward_muxA[27]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[19]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][19]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][19]_i_13 
       (.I0(ALU_forward_muxA[23]),
        .I1(ALU_forward_muxA__143),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][19]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][19]_i_14 
       (.I0(ALU_forward_muxA[19]),
        .I1(ALU_forward_muxA[27]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][19]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][19]_i_15 
       (.I0(ALU_forward_muxA[12]),
        .I1(ALU_forward_muxA[4]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][19]_i_2 
       (.I0(\EX_MEM[ALU_result][19]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][19]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][19]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][19]_i_6_n_0 ),
        .O(internal_alu[19]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][19]_i_3 
       (.I0(\EX_MEM[ALU_result][19]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][19]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][20]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF660F66F0660066)) 
    \EX_MEM[ALU_result][19]_i_4 
       (.I0(\DE_EX_reg[imm][27] [18]),
        .I1(ALU_forward_muxA[19]),
        .I2(ALU_srcB[0]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][20]_i_7_n_0 ),
        .I5(\EX_MEM[ALU_result][19]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][19]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][19]_i_10_n_0 ),
        .I4(data0[19]),
        .I5(\EX_MEM[ALU_result][20]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][19]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [18]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[19]),
        .O(\EX_MEM[ALU_result][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][19]_i_8 
       (.I0(\EX_MEM[ALU_result][21]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][21]_i_12_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][19]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][19]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM[ALU_result][19]_i_9 
       (.I0(\EX_MEM[ALU_result][21]_i_13_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][19]_i_13_n_0 ),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(\EX_MEM[ALU_result][19]_i_14_n_0 ),
        .O(\EX_MEM[ALU_result][19]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][1]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[1]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[1]),
        .O(\DE_EX_reg[IR][6] [1]));
  LUT3 #(
    .INIT(8'h10)) 
    \EX_MEM[ALU_result][1]_i_10 
       (.I0(\DE_EX_reg[imm][27] [3]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[0]),
        .O(\EX_MEM[ALU_result][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BBB8B8B8)) 
    \EX_MEM[ALU_result][1]_i_2 
       (.I0(\EX_MEM[ALU_result][1]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][1]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][1]_i_5_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [2]),
        .I5(\EX_MEM_reg[ALU_result][30] [1]),
        .O(internal_alu[1]));
  LUT6 #(
    .INIT(64'hEEAEEEEEEEAEAEAE)) 
    \EX_MEM[ALU_result][1]_i_3 
       (.I0(\EX_MEM[ALU_result][1]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][2]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][1]_i_7_n_0 ),
        .O(\EX_MEM[ALU_result][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCF0C00000000AAAA)) 
    \EX_MEM[ALU_result][1]_i_4 
       (.I0(\EX_MEM[ALU_result][1]_i_8_n_0 ),
        .I1(ALU_forward_muxA[1]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\DE_EX_reg[imm][27] [0]),
        .I4(\EX_MEM_reg[ALU_result][30] [1]),
        .I5(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE020EF2FEF2FE020)) 
    \EX_MEM[ALU_result][1]_i_5 
       (.I0(\EX_MEM[ALU_result][1]_i_7_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][2]_i_9_n_0 ),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(ALU_forward_muxA[1]),
        .O(\EX_MEM[ALU_result][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \EX_MEM[ALU_result][1]_i_7 
       (.I0(\EX_MEM[ALU_result][5]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][1]_i_9_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][7]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][3]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0CCAAAA0000AAAA)) 
    \EX_MEM[ALU_result][1]_i_8 
       (.I0(data0[1]),
        .I1(\EX_MEM[ALU_result][2]_i_11_n_0 ),
        .I2(\EX_MEM[ALU_result][1]_i_10_n_0 ),
        .I3(ALU_srcB[0]),
        .I4(\EX_MEM_reg[ALU_result][30] [0]),
        .I5(\EX_MEM[ALU_result][31]_i_16_n_0 ),
        .O(\EX_MEM[ALU_result][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \EX_MEM[ALU_result][1]_i_9 
       (.I0(ALU_forward_muxA[1]),
        .I1(ALU_forward_muxA[17]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[25]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[9]),
        .O(\EX_MEM[ALU_result][1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][20]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[20]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[20]),
        .O(\DE_EX_reg[IR][6] [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][20]_i_11 
       (.I0(\EX_MEM[ALU_result][22]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][22]_i_15_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][20]_i_14_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][20]_i_15_n_0 ),
        .O(\EX_MEM[ALU_result][20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    \EX_MEM[ALU_result][20]_i_12 
       (.I0(ALU_forward_muxA[24]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[20]),
        .I3(ALU_forward_muxA[28]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][20]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][20]_i_13 
       (.I0(ALU_forward_muxA[13]),
        .I1(ALU_forward_muxA[5]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][20]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \EX_MEM[ALU_result][20]_i_14 
       (.I0(ALU_forward_muxA[24]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][20]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \EX_MEM[ALU_result][20]_i_15 
       (.I0(ALU_forward_muxA[28]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[20]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF00FEFE)) 
    \EX_MEM[ALU_result][20]_i_2 
       (.I0(\EX_MEM[ALU_result][20]_i_3_n_0 ),
        .I1(\EX_MEM[ALU_result][20]_i_4_n_0 ),
        .I2(\EX_MEM[ALU_result][20]_i_5_n_0 ),
        .I3(\EX_MEM[ALU_result][20]_i_6_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [3]),
        .I5(\EX_MEM_reg[ALU_result][30] [1]),
        .O(internal_alu[20]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \EX_MEM[ALU_result][20]_i_3 
       (.I0(\EX_MEM_reg[ALU_result][30]_1 ),
        .I1(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I2(\EX_MEM[ALU_result][20]_i_7_n_0 ),
        .I3(\EX_MEM[ALU_result][21]_i_9_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I5(\EX_MEM[ALU_result][20]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][20]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][20]_i_9_n_0 ),
        .I4(data0[20]),
        .I5(\EX_MEM[ALU_result][21]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][20]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [19]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[20]),
        .O(\EX_MEM[ALU_result][20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEEEEEAAAEAAA)) 
    \EX_MEM[ALU_result][20]_i_6 
       (.I0(\EX_MEM[ALU_result][20]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I3(\EX_MEM[ALU_result][21]_i_8_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I5(\EX_MEM[ALU_result][20]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][20]_i_7 
       (.I0(\EX_MEM[ALU_result][22]_i_12_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][20]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][20]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \EX_MEM[ALU_result][20]_i_8 
       (.I0(ALU_forward_muxA[20]),
        .I1(\DE_EX_reg[imm][27] [19]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .O(\EX_MEM[ALU_result][20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][20]_i_9 
       (.I0(\EX_MEM[ALU_result][20]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][24]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][22]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][26]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][20]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][21]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[21]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[21]),
        .O(\DE_EX_reg[IR][6] [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][21]_i_10 
       (.I0(\EX_MEM[ALU_result][21]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][25]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][23]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][27]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][21]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \EX_MEM[ALU_result][21]_i_11 
       (.I0(ALU_forward_muxA[25]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][21]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \EX_MEM[ALU_result][21]_i_12 
       (.I0(ALU_forward_muxA[29]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[21]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    \EX_MEM[ALU_result][21]_i_13 
       (.I0(ALU_forward_muxA[25]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[21]),
        .I3(ALU_forward_muxA[29]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][21]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][21]_i_14 
       (.I0(ALU_forward_muxA[14]),
        .I1(ALU_forward_muxA[6]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][21]_i_2 
       (.I0(\EX_MEM[ALU_result][21]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][21]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][21]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][21]_i_6_n_0 ),
        .O(internal_alu[21]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][21]_i_3 
       (.I0(\EX_MEM[ALU_result][21]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][21]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][22]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF660F66F0660066)) 
    \EX_MEM[ALU_result][21]_i_4 
       (.I0(\DE_EX_reg[imm][27] [20]),
        .I1(ALU_forward_muxA[21]),
        .I2(ALU_srcB[0]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][22]_i_7_n_0 ),
        .I5(\EX_MEM[ALU_result][21]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][21]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][21]_i_10_n_0 ),
        .I4(data0[21]),
        .I5(\EX_MEM[ALU_result][22]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][21]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [20]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[21]),
        .O(\EX_MEM[ALU_result][21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM[ALU_result][21]_i_8 
       (.I0(\EX_MEM[ALU_result][23]_i_11_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][21]_i_11_n_0 ),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(\EX_MEM[ALU_result][21]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][21]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][21]_i_9 
       (.I0(\EX_MEM[ALU_result][23]_i_12_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][21]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][21]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][22]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[22]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[22]),
        .O(\DE_EX_reg[IR][6] [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \EX_MEM[ALU_result][22]_i_11 
       (.I0(\EX_MEM[ALU_result][24]_i_14_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][22]_i_14_n_0 ),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(\EX_MEM[ALU_result][22]_i_15_n_0 ),
        .O(\EX_MEM[ALU_result][22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    \EX_MEM[ALU_result][22]_i_12 
       (.I0(ALU_forward_muxA[26]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[22]),
        .I3(ALU_forward_muxA[30]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][22]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h00CA)) 
    \EX_MEM[ALU_result][22]_i_13 
       (.I0(ALU_forward_muxA[15]),
        .I1(ALU_forward_muxA[7]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][22]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \EX_MEM[ALU_result][22]_i_14 
       (.I0(ALU_forward_muxA[26]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][22]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    \EX_MEM[ALU_result][22]_i_15 
       (.I0(ALU_forward_muxA[30]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[22]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF00FEFE)) 
    \EX_MEM[ALU_result][22]_i_2 
       (.I0(\EX_MEM[ALU_result][22]_i_3_n_0 ),
        .I1(\EX_MEM[ALU_result][22]_i_4_n_0 ),
        .I2(\EX_MEM[ALU_result][22]_i_5_n_0 ),
        .I3(\EX_MEM[ALU_result][22]_i_6_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [3]),
        .I5(\EX_MEM_reg[ALU_result][30] [1]),
        .O(internal_alu[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \EX_MEM[ALU_result][22]_i_3 
       (.I0(\EX_MEM_reg[ALU_result][30]_1 ),
        .I1(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I2(\EX_MEM[ALU_result][22]_i_7_n_0 ),
        .I3(\EX_MEM[ALU_result][23]_i_9_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I5(\EX_MEM[ALU_result][22]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][22]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][22]_i_9_n_0 ),
        .I4(data0[22]),
        .I5(\EX_MEM[ALU_result][23]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][22]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [21]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[22]),
        .O(\EX_MEM[ALU_result][22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEEEEEAAAEAAA)) 
    \EX_MEM[ALU_result][22]_i_6 
       (.I0(\EX_MEM[ALU_result][22]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I3(\EX_MEM[ALU_result][23]_i_8_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I5(\EX_MEM[ALU_result][22]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \EX_MEM[ALU_result][22]_i_7 
       (.I0(ALU_forward_muxA[28]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[24]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\EX_MEM[ALU_result][22]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][22]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \EX_MEM[ALU_result][22]_i_8 
       (.I0(ALU_forward_muxA[22]),
        .I1(\DE_EX_reg[imm][27] [21]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .O(\EX_MEM[ALU_result][22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][22]_i_9 
       (.I0(\EX_MEM[ALU_result][22]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][26]_i_12_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][24]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][28]_i_14_n_0 ),
        .O(\EX_MEM[ALU_result][22]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][23]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[23]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[23]),
        .O(\DE_EX_reg[IR][6] [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][23]_i_10 
       (.I0(\EX_MEM[ALU_result][23]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][27]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][25]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][29]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \EX_MEM[ALU_result][23]_i_11 
       (.I0(ALU_forward_muxA[27]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[23]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h000000003300B8B8)) 
    \EX_MEM[ALU_result][23]_i_12 
       (.I0(ALU_forward_muxA[27]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[23]),
        .I3(ALU_forward_muxA__143),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][23]_i_13 
       (.I0(ALU_forward_muxA[0]),
        .I1(ALU_forward_muxA[16]),
        .I2(ALU_forward_muxA[8]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][23]_i_2 
       (.I0(\EX_MEM[ALU_result][23]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][23]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][23]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][23]_i_6_n_0 ),
        .O(internal_alu[23]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][23]_i_3 
       (.I0(\EX_MEM[ALU_result][23]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][23]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][24]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF660F66F0660066)) 
    \EX_MEM[ALU_result][23]_i_4 
       (.I0(\DE_EX_reg[imm][27] [22]),
        .I1(ALU_forward_muxA[23]),
        .I2(ALU_srcB[0]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][24]_i_7_n_0 ),
        .I5(\EX_MEM[ALU_result][23]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][23]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][23]_i_10_n_0 ),
        .I4(data0[23]),
        .I5(\EX_MEM[ALU_result][24]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][23]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [22]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[23]),
        .O(\EX_MEM[ALU_result][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][23]_i_8 
       (.I0(\EX_MEM[ALU_result][25]_i_11_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][23]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \EX_MEM[ALU_result][23]_i_9 
       (.I0(ALU_forward_muxA[29]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[25]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\EX_MEM[ALU_result][23]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][24]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[24]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[24]),
        .O(\DE_EX_reg[IR][6] [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][24]_i_11 
       (.I0(\EX_MEM[ALU_result][26]_i_11_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][24]_i_14_n_0 ),
        .O(\EX_MEM[ALU_result][24]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \EX_MEM[ALU_result][24]_i_12 
       (.I0(ALU_forward_muxA[28]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\DE_EX_reg[imm][27] [3]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(ALU_forward_muxA[24]),
        .O(\EX_MEM[ALU_result][24]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][24]_i_13 
       (.I0(ALU_forward_muxA[1]),
        .I1(ALU_forward_muxA[17]),
        .I2(ALU_forward_muxA[9]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \EX_MEM[ALU_result][24]_i_14 
       (.I0(ALU_forward_muxA[28]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[24]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF00FEFE)) 
    \EX_MEM[ALU_result][24]_i_2 
       (.I0(\EX_MEM[ALU_result][24]_i_3_n_0 ),
        .I1(\EX_MEM[ALU_result][24]_i_4_n_0 ),
        .I2(\EX_MEM[ALU_result][24]_i_5_n_0 ),
        .I3(\EX_MEM[ALU_result][24]_i_6_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [3]),
        .I5(\EX_MEM_reg[ALU_result][30] [1]),
        .O(internal_alu[24]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA202020)) 
    \EX_MEM[ALU_result][24]_i_3 
       (.I0(\EX_MEM_reg[ALU_result][30]_1 ),
        .I1(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I2(\EX_MEM[ALU_result][24]_i_7_n_0 ),
        .I3(\EX_MEM[ALU_result][25]_i_9_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I5(\EX_MEM[ALU_result][24]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][24]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [23]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[24]),
        .O(\EX_MEM[ALU_result][24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][24]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][24]_i_9_n_0 ),
        .I4(data0[24]),
        .I5(\EX_MEM[ALU_result][25]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEEEEEAAAEAAA)) 
    \EX_MEM[ALU_result][24]_i_6 
       (.I0(\EX_MEM[ALU_result][24]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I3(\EX_MEM[ALU_result][25]_i_8_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I5(\EX_MEM[ALU_result][24]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \EX_MEM[ALU_result][24]_i_7 
       (.I0(ALU_forward_muxA[30]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[26]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\EX_MEM[ALU_result][24]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][24]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \EX_MEM[ALU_result][24]_i_8 
       (.I0(ALU_forward_muxA[24]),
        .I1(\DE_EX_reg[imm][27] [23]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .O(\EX_MEM[ALU_result][24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][24]_i_9 
       (.I0(\EX_MEM[ALU_result][24]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][28]_i_14_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][26]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][30]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][25]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[25]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[25]),
        .O(\DE_EX_reg[IR][6] [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][25]_i_10 
       (.I0(\EX_MEM[ALU_result][25]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][29]_i_12_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][27]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][31]_i_23_n_0 ),
        .O(\EX_MEM[ALU_result][25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \EX_MEM[ALU_result][25]_i_11 
       (.I0(ALU_forward_muxA[29]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[25]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][25]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \EX_MEM[ALU_result][25]_i_12 
       (.I0(ALU_forward_muxA[29]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\DE_EX_reg[imm][27] [3]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(ALU_forward_muxA[25]),
        .O(\EX_MEM[ALU_result][25]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][25]_i_13 
       (.I0(ALU_forward_muxA[2]),
        .I1(ALU_forward_muxA[18]),
        .I2(ALU_forward_muxA[10]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][25]_i_2 
       (.I0(\EX_MEM[ALU_result][25]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][25]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][25]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][25]_i_6_n_0 ),
        .O(internal_alu[25]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][25]_i_3 
       (.I0(\EX_MEM[ALU_result][25]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][25]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][26]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF003C3CAAAA3C3C)) 
    \EX_MEM[ALU_result][25]_i_4 
       (.I0(\EX_MEM[ALU_result][25]_i_9_n_0 ),
        .I1(ALU_forward_muxA[25]),
        .I2(\DE_EX_reg[imm][27] [24]),
        .I3(\EX_MEM[ALU_result][26]_i_10_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [0]),
        .I5(ALU_srcB[0]),
        .O(\EX_MEM[ALU_result][25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][25]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [24]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[25]),
        .O(\EX_MEM[ALU_result][25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][25]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][25]_i_10_n_0 ),
        .I4(data0[25]),
        .I5(\EX_MEM[ALU_result][26]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][25]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][25]_i_8 
       (.I0(\EX_MEM[ALU_result][27]_i_12_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][25]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \EX_MEM[ALU_result][25]_i_9 
       (.I0(ALU_forward_muxA__143),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[27]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\EX_MEM[ALU_result][25]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][25]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][26]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[26]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[26]),
        .O(\DE_EX_reg[IR][6] [26]));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \EX_MEM[ALU_result][26]_i_10 
       (.I0(ALU_forward_muxA[30]),
        .I1(ALU_forward_muxA[26]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[28]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\DE_EX_reg[imm][27] [1]),
        .O(\EX_MEM[ALU_result][26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \EX_MEM[ALU_result][26]_i_11 
       (.I0(ALU_forward_muxA[30]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[26]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .I4(\DE_EX_reg[imm][27] [2]),
        .I5(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][26]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][26]_i_12 
       (.I0(ALU_forward_muxA[3]),
        .I1(ALU_forward_muxA[19]),
        .I2(ALU_forward_muxA[11]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \EX_MEM[ALU_result][26]_i_2 
       (.I0(\EX_MEM[ALU_result][26]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][26]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][26]_i_5_n_0 ),
        .I4(\EX_MEM[ALU_result][26]_i_6_n_0 ),
        .I5(\EX_MEM_reg[ALU_result][30]_1 ),
        .O(internal_alu[26]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][26]_i_3 
       (.I0(\EX_MEM[ALU_result][26]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][26]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][27]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][26]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [25]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[26]),
        .O(\EX_MEM[ALU_result][26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][26]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][26]_i_9_n_0 ),
        .I4(data0[26]),
        .I5(\EX_MEM[ALU_result][27]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF660F66F0660066)) 
    \EX_MEM[ALU_result][26]_i_6 
       (.I0(\DE_EX_reg[imm][27] [25]),
        .I1(ALU_forward_muxA[26]),
        .I2(ALU_srcB[0]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][27]_i_10_n_0 ),
        .I5(\EX_MEM[ALU_result][26]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][26]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][26]_i_8 
       (.I0(\EX_MEM[ALU_result][28]_i_13_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][26]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][26]_i_9 
       (.I0(\EX_MEM[ALU_result][26]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][30]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][28]_i_14_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][31]_i_19_n_0 ),
        .O(\EX_MEM[ALU_result][26]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][27]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[27]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[27]),
        .O(\DE_EX_reg[IR][6] [27]));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \EX_MEM[ALU_result][27]_i_10 
       (.I0(ALU_forward_muxA__143),
        .I1(ALU_forward_muxA[27]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[29]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\DE_EX_reg[imm][27] [1]),
        .O(\EX_MEM[ALU_result][27]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \EX_MEM[ALU_result][27]_i_11 
       (.I0(ALU_forward_muxA[29]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \EX_MEM[ALU_result][27]_i_12 
       (.I0(ALU_forward_muxA[27]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][27]_i_13 
       (.I0(ALU_forward_muxA[4]),
        .I1(ALU_forward_muxA[20]),
        .I2(ALU_forward_muxA[12]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \EX_MEM[ALU_result][27]_i_2 
       (.I0(\EX_MEM[ALU_result][27]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][27]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][27]_i_5_n_0 ),
        .I4(\EX_MEM[ALU_result][27]_i_6_n_0 ),
        .I5(\EX_MEM_reg[ALU_result][30]_1 ),
        .O(internal_alu[27]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][27]_i_3 
       (.I0(\EX_MEM[ALU_result][27]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][27]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][28]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][27]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [26]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[27]),
        .O(\EX_MEM[ALU_result][27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][27]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][27]_i_9_n_0 ),
        .I4(data0[27]),
        .I5(\EX_MEM[ALU_result][28]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE020EF2FEF2FE020)) 
    \EX_MEM[ALU_result][27]_i_6 
       (.I0(\EX_MEM[ALU_result][27]_i_10_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][28]_i_10_n_0 ),
        .I4(\DE_EX_reg[imm][27] [26]),
        .I5(ALU_forward_muxA[27]),
        .O(\EX_MEM[ALU_result][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][27]_i_8 
       (.I0(\EX_MEM[ALU_result][27]_i_11_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][27]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][27]_i_9 
       (.I0(\EX_MEM[ALU_result][27]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_23_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][29]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][31]_i_21_n_0 ),
        .O(\EX_MEM[ALU_result][27]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][28]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[28]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[28]),
        .O(\DE_EX_reg[IR][6] [28]));
  LUT5 #(
    .INIT(32'h0000C088)) 
    \EX_MEM[ALU_result][28]_i_10 
       (.I0(ALU_forward_muxA[28]),
        .I1(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I2(ALU_forward_muxA[30]),
        .I3(\DE_EX_reg[imm][27] [0]),
        .I4(\DE_EX_reg[imm][27] [1]),
        .O(\EX_MEM[ALU_result][28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][28]_i_11 
       (.I0(\EX_MEM[ALU_result][28]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_19_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][30]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][31]_i_17_n_0 ),
        .O(\EX_MEM[ALU_result][28]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \EX_MEM[ALU_result][28]_i_12 
       (.I0(ALU_forward_muxA[30]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][28]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \EX_MEM[ALU_result][28]_i_13 
       (.I0(ALU_forward_muxA[28]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][28]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][28]_i_14 
       (.I0(ALU_forward_muxA[5]),
        .I1(ALU_forward_muxA[21]),
        .I2(ALU_forward_muxA[13]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][28]_i_2 
       (.I0(\EX_MEM[ALU_result][28]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][28]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][28]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][28]_i_6_n_0 ),
        .O(internal_alu[28]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][28]_i_3 
       (.I0(\EX_MEM[ALU_result][28]_i_7_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][28]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][28]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF660F66F0660066)) 
    \EX_MEM[ALU_result][28]_i_4 
       (.I0(ALU_srcB[28]),
        .I1(ALU_forward_muxA[28]),
        .I2(ALU_srcB[0]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][29]_i_8_n_0 ),
        .I5(\EX_MEM[ALU_result][28]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][28]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(ALU_srcB[28]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[28]),
        .O(\EX_MEM[ALU_result][28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][28]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][28]_i_11_n_0 ),
        .I4(data0[28]),
        .I5(\EX_MEM[ALU_result][29]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFAEE)) 
    \EX_MEM[ALU_result][28]_i_7 
       (.I0(\EX_MEM_reg[ALU_result][30] [1]),
        .I1(O[0]),
        .I2(ALU_srcB[28]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][28]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \EX_MEM[ALU_result][28]_i_8 
       (.I0(\EX_MEM[ALU_result][28]_i_12_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(\EX_MEM[ALU_result][28]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \EX_MEM[ALU_result][28]_i_9 
       (.I0(\DE_EX_reg[imm][27] [0]),
        .I1(ALU_forward_muxA[29]),
        .I2(\DE_EX_reg[imm][27] [3]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][28]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][29]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[29]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[29]),
        .O(\DE_EX_reg[IR][6] [29]));
  LUT5 #(
    .INIT(32'hF2220000)) 
    \EX_MEM[ALU_result][29]_i_11 
       (.I0(\EX_MEM[ALU_result][28]_i_9_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I2(\EX_MEM[ALU_result][30]_i_12_n_0 ),
        .I3(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][29]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][29]_i_12 
       (.I0(ALU_forward_muxA[6]),
        .I1(ALU_forward_muxA[22]),
        .I2(ALU_forward_muxA[14]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555540)) 
    \EX_MEM[ALU_result][29]_i_2 
       (.I0(\EX_MEM_reg[ALU_result][30] [3]),
        .I1(\EX_MEM_reg[ALU_result][30]_1 ),
        .I2(\EX_MEM[ALU_result][29]_i_3_n_0 ),
        .I3(\EX_MEM[ALU_result][29]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][29]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][29]_i_6_n_0 ),
        .O(internal_alu[29]));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEFFAEAE)) 
    \EX_MEM[ALU_result][29]_i_3 
       (.I0(\EX_MEM[ALU_result][29]_i_7_n_0 ),
        .I1(\EX_MEM[ALU_result][29]_i_8_n_0 ),
        .I2(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_srcB[29]),
        .I5(ALU_forward_muxA[29]),
        .O(\EX_MEM[ALU_result][29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][29]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(ALU_srcB[29]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[29]),
        .O(\EX_MEM[ALU_result][29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][29]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][29]_i_9_n_0 ),
        .I4(data0[29]),
        .I5(\EX_MEM[ALU_result][30]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888AA88A8A8)) 
    \EX_MEM[ALU_result][29]_i_6 
       (.I0(\EX_MEM[ALU_result][29]_i_2_0 ),
        .I1(\EX_MEM[ALU_result][29]_i_11_n_0 ),
        .I2(O[1]),
        .I3(ALU_srcB[29]),
        .I4(\EX_MEM_reg[ALU_result][30] [0]),
        .I5(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][29]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \EX_MEM[ALU_result][29]_i_7 
       (.I0(\EX_MEM[ALU_result][31]_i_16_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I2(ALU_forward_muxA[30]),
        .I3(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][29]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000C088)) 
    \EX_MEM[ALU_result][29]_i_8 
       (.I0(ALU_forward_muxA[29]),
        .I1(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I2(ALU_forward_muxA__143),
        .I3(\DE_EX_reg[imm][27] [0]),
        .I4(\DE_EX_reg[imm][27] [1]),
        .O(\EX_MEM[ALU_result][29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][29]_i_9 
       (.I0(\EX_MEM[ALU_result][29]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_21_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][31]_i_23_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][31]_i_24_n_0 ),
        .O(\EX_MEM[ALU_result][29]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][2]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[2]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[2]),
        .O(\DE_EX_reg[IR][6] [2]));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][2]_i_10 
       (.I0(ALU_forward_muxA[2]),
        .I1(ALU_forward_muxA[10]),
        .I2(ALU_forward_muxA[26]),
        .I3(ALU_forward_muxA[18]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][2]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \EX_MEM[ALU_result][2]_i_11 
       (.I0(\DE_EX_reg[imm][27] [3]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[1]),
        .O(\EX_MEM[ALU_result][2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BBB8B8B8)) 
    \EX_MEM[ALU_result][2]_i_2 
       (.I0(\EX_MEM[ALU_result][2]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][2]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][2]_i_5_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [2]),
        .I5(\EX_MEM_reg[ALU_result][30] [1]),
        .O(internal_alu[2]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][2]_i_3 
       (.I0(\EX_MEM[ALU_result][2]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][2]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][3]_i_7_n_0 ),
        .O(\EX_MEM[ALU_result][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCF0C00000000AAAA)) 
    \EX_MEM[ALU_result][2]_i_4 
       (.I0(\EX_MEM[ALU_result][2]_i_8_n_0 ),
        .I1(ALU_forward_muxA[2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(\EX_MEM_reg[ALU_result][30] [1]),
        .I5(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE200E2FFE2FFE200)) 
    \EX_MEM[ALU_result][2]_i_5 
       (.I0(\EX_MEM[ALU_result][2]_i_9_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM[ALU_result][3]_i_9_n_0 ),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(ALU_forward_muxA[2]),
        .O(\EX_MEM[ALU_result][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][2]_i_7 
       (.I0(\EX_MEM[ALU_result][8]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][4]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][6]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][2]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hC0FFAAAAC000AAAA)) 
    \EX_MEM[ALU_result][2]_i_8 
       (.I0(data0[2]),
        .I1(\EX_MEM[ALU_result][31]_i_16_n_0 ),
        .I2(\EX_MEM[ALU_result][2]_i_11_n_0 ),
        .I3(ALU_srcB[0]),
        .I4(\EX_MEM_reg[ALU_result][30] [0]),
        .I5(\EX_MEM[ALU_result][3]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][2]_i_9 
       (.I0(\EX_MEM[ALU_result][8]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][4]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][6]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][2]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][30]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[30]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[30]),
        .O(\DE_EX_reg[IR][6] [30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \EX_MEM[ALU_result][30]_i_10 
       (.I0(\EX_MEM[ALU_result][31]_i_16_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I2(ALU_forward_muxA__143),
        .I3(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][30]_i_11 
       (.I0(\EX_MEM[ALU_result][30]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_17_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][31]_i_19_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][31]_i_20_n_0 ),
        .O(\EX_MEM[ALU_result][30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \EX_MEM[ALU_result][30]_i_12 
       (.I0(\DE_EX_reg[imm][27] [0]),
        .I1(ALU_forward_muxA[30]),
        .I2(\DE_EX_reg[imm][27] [3]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][30]_i_13 
       (.I0(ALU_forward_muxA[7]),
        .I1(ALU_forward_muxA[23]),
        .I2(ALU_forward_muxA[15]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][30]_i_2 
       (.I0(\EX_MEM[ALU_result][30]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][30]_i_5_n_0 ),
        .I4(\EX_MEM[ALU_result][30]_i_6_n_0 ),
        .I5(\EX_MEM[ALU_result][30]_i_7_n_0 ),
        .O(internal_alu[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5140)) 
    \EX_MEM[ALU_result][30]_i_3 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [0]),
        .I2(ALU_srcB[30]),
        .I3(O[2]),
        .I4(\EX_MEM_reg[ALU_result][30] [1]),
        .I5(\EX_MEM[ALU_result][30]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF888F0F00)) 
    \EX_MEM[ALU_result][30]_i_5 
       (.I0(\EX_MEM[ALU_result][30]_i_9_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(ALU_srcB[30]),
        .I4(ALU_forward_muxA[30]),
        .I5(\EX_MEM[ALU_result][30]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][30]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(ALU_srcB[30]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[30]),
        .O(\EX_MEM[ALU_result][30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA0800A8A0080)) 
    \EX_MEM[ALU_result][30]_i_7 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(\EX_MEM[ALU_result][31]_i_14_n_0 ),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(ALU_srcB[0]),
        .I4(data0[30]),
        .I5(\EX_MEM[ALU_result][30]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hE2FF0000)) 
    \EX_MEM[ALU_result][30]_i_8 
       (.I0(\EX_MEM[ALU_result][30]_i_12_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(ALU_forward_muxA__143),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][30]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM[ALU_result][30]_i_9 
       (.I0(\EX_MEM[ALU_result][31]_i_16_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][30]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][31]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[31]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[31]),
        .O(\DE_EX_reg[IR][6] [31]));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM[ALU_result][31]_i_10 
       (.I0(\DE_EX_reg[imm][27] [2]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \EX_MEM[ALU_result][31]_i_11 
       (.I0(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_16_n_0 ),
        .I2(\EX_MEM_reg[ALU_result][30] [1]),
        .I3(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \EX_MEM[ALU_result][31]_i_12 
       (.I0(\EX_MEM[ALU_result][31]_i_17_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_18_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][31]_i_19_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][31]_i_20_n_0 ),
        .O(\EX_MEM[ALU_result][31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \EX_MEM[ALU_result][31]_i_13 
       (.I0(ALU_srcB[0]),
        .I1(\EX_MEM_reg[ALU_result][30] [0]),
        .O(\EX_MEM[ALU_result][31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFA0AFCFCFA0A0C0C)) 
    \EX_MEM[ALU_result][31]_i_14 
       (.I0(\EX_MEM[ALU_result][31]_i_21_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_22_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][31]_i_23_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][31]_i_24_n_0 ),
        .O(\EX_MEM[ALU_result][31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM[ALU_result][31]_i_15 
       (.I0(\EX_MEM_reg[ALU_result][30] [0]),
        .I1(ALU_srcB[0]),
        .O(\EX_MEM[ALU_result][31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM[ALU_result][31]_i_16 
       (.I0(\DE_EX_reg[imm][27] [0]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .O(\EX_MEM[ALU_result][31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][31]_i_17 
       (.I0(ALU_forward_muxA[27]),
        .I1(ALU_forward_muxA[19]),
        .I2(ALU_forward_muxA[3]),
        .I3(ALU_forward_muxA[11]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][31]_i_18 
       (.I0(ALU_forward_muxA__143),
        .I1(ALU_forward_muxA[23]),
        .I2(ALU_forward_muxA[7]),
        .I3(ALU_forward_muxA[15]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][31]_i_19 
       (.I0(ALU_forward_muxA[25]),
        .I1(ALU_forward_muxA[17]),
        .I2(ALU_forward_muxA[1]),
        .I3(ALU_forward_muxA[9]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \EX_MEM[ALU_result][31]_i_2 
       (.I0(\EX_MEM[ALU_result][31]_i_4_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][31]_i_5_n_0 ),
        .I3(\EX_MEM[ALU_result][31]_i_6_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][31] ),
        .I5(\EX_MEM[ALU_result][31]_i_8_n_0 ),
        .O(internal_alu[31]));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][31]_i_20 
       (.I0(ALU_forward_muxA[29]),
        .I1(ALU_forward_muxA[21]),
        .I2(ALU_forward_muxA[5]),
        .I3(ALU_forward_muxA[13]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][31]_i_21 
       (.I0(ALU_forward_muxA[26]),
        .I1(ALU_forward_muxA[18]),
        .I2(ALU_forward_muxA[2]),
        .I3(ALU_forward_muxA[10]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \EX_MEM[ALU_result][31]_i_22 
       (.I0(ALU_forward_muxA[30]),
        .I1(ALU_forward_muxA[14]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[6]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[22]),
        .O(\EX_MEM[ALU_result][31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \EX_MEM[ALU_result][31]_i_23 
       (.I0(ALU_forward_muxA[24]),
        .I1(ALU_forward_muxA[8]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[0]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[16]),
        .O(\EX_MEM[ALU_result][31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][31]_i_24 
       (.I0(ALU_forward_muxA[28]),
        .I1(ALU_forward_muxA[20]),
        .I2(ALU_forward_muxA[4]),
        .I3(ALU_forward_muxA[12]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFFFFFAA)) 
    \EX_MEM[ALU_result][31]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(ALU_srcB__95),
        .I2(ALU_forward_muxA__143),
        .I3(\EX_MEM_reg[ALU_result][30] [1]),
        .I4(O[3]),
        .I5(\EX_MEM_reg[ALU_result][30] [0]),
        .O(\EX_MEM[ALU_result][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFC44040C4C44040)) 
    \EX_MEM[ALU_result][31]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][30] [0]),
        .I1(\EX_MEM[ALU_result][31]_i_2_0 ),
        .I2(ALU_srcB__95),
        .I3(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I4(ALU_forward_muxA__143),
        .I5(\EX_MEM[ALU_result][31]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \EX_MEM[ALU_result][31]_i_6 
       (.I0(\EX_MEM[ALU_result][31]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I2(data0[31]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][31]_i_14_n_0 ),
        .I5(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .O(\EX_MEM[ALU_result][31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000600)) 
    \EX_MEM[ALU_result][31]_i_8 
       (.I0(ALU_srcB__95),
        .I1(ALU_forward_muxA__143),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM_reg[ALU_result][30] [2]),
        .I4(\EX_MEM_reg[ALU_result][30] [1]),
        .O(\EX_MEM[ALU_result][31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][3]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[3]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[3]),
        .O(\DE_EX_reg[IR][6] [3]));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][3]_i_10 
       (.I0(ALU_forward_muxA[3]),
        .I1(ALU_forward_muxA[11]),
        .I2(ALU_forward_muxA[27]),
        .I3(ALU_forward_muxA[19]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000003000202)) 
    \EX_MEM[ALU_result][3]_i_11 
       (.I0(ALU_forward_muxA[2]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[0]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\DE_EX_reg[imm][27] [1]),
        .O(\EX_MEM[ALU_result][3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8BBB8B8B8)) 
    \EX_MEM[ALU_result][3]_i_2 
       (.I0(\EX_MEM[ALU_result][3]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][3]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][3]_i_5_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [2]),
        .I5(\EX_MEM_reg[ALU_result][30] [1]),
        .O(internal_alu[3]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][3]_i_3 
       (.I0(\EX_MEM[ALU_result][3]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][3]_i_7_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][4]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCF0C00000000AAAA)) 
    \EX_MEM[ALU_result][3]_i_4 
       (.I0(\EX_MEM[ALU_result][3]_i_8_n_0 ),
        .I1(ALU_forward_muxA[3]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\EX_MEM_reg[ALU_result][30] [1]),
        .I5(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF660F66F0660066)) 
    \EX_MEM[ALU_result][3]_i_5 
       (.I0(\DE_EX_reg[imm][27] [2]),
        .I1(ALU_forward_muxA[3]),
        .I2(ALU_srcB[0]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][4]_i_7_n_0 ),
        .I5(\EX_MEM[ALU_result][3]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][3]_i_7 
       (.I0(\EX_MEM[ALU_result][9]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][5]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][7]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][3]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \EX_MEM[ALU_result][3]_i_8 
       (.I0(\EX_MEM[ALU_result][4]_i_8_n_0 ),
        .I1(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I2(data0[3]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][3]_i_11_n_0 ),
        .I5(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .O(\EX_MEM[ALU_result][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][3]_i_9 
       (.I0(\EX_MEM[ALU_result][9]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][5]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][7]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][3]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][4]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[4]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[4]),
        .O(\DE_EX_reg[IR][6] [4]));
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM[ALU_result][4]_i_10 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM[ALU_result][4]_i_11 
       (.I0(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .O(\EX_MEM[ALU_result][4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \EX_MEM[ALU_result][4]_i_13 
       (.I0(ALU_forward_muxA[4]),
        .I1(ALU_forward_muxA[20]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[28]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[12]),
        .O(\EX_MEM[ALU_result][4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555540)) 
    \EX_MEM[ALU_result][4]_i_2 
       (.I0(\EX_MEM_reg[ALU_result][30] [3]),
        .I1(\EX_MEM_reg[ALU_result][30]_1 ),
        .I2(\EX_MEM[ALU_result][4]_i_3_n_0 ),
        .I3(\EX_MEM[ALU_result][4]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][4]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][4]_i_6_n_0 ),
        .O(internal_alu[4]));
  LUT6 #(
    .INIT(64'hE200E2FFE2FFE200)) 
    \EX_MEM[ALU_result][4]_i_3 
       (.I0(\EX_MEM[ALU_result][4]_i_7_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM[ALU_result][5]_i_9_n_0 ),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[4]),
        .O(\EX_MEM[ALU_result][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AA0800A8A0080)) 
    \EX_MEM[ALU_result][4]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(\EX_MEM[ALU_result][5]_i_10_n_0 ),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(ALU_srcB[0]),
        .I4(data0[4]),
        .I5(\EX_MEM[ALU_result][4]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][4]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [3]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[4]),
        .O(\EX_MEM[ALU_result][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \EX_MEM[ALU_result][4]_i_6 
       (.I0(\EX_MEM[ALU_result][29]_i_2_0 ),
        .I1(\EX_MEM[ALU_result][4]_i_9_n_0 ),
        .I2(\EX_MEM[ALU_result][4]_i_10_n_0 ),
        .I3(\EX_MEM[ALU_result][5]_i_8_n_0 ),
        .I4(\EX_MEM[ALU_result][4]_i_11_n_0 ),
        .I5(\EX_MEM[ALU_result][4]_i_2_0 ),
        .O(\EX_MEM[ALU_result][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][4]_i_7 
       (.I0(\EX_MEM[ALU_result][10]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][6]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][8]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][4]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000003000202)) 
    \EX_MEM[ALU_result][4]_i_8 
       (.I0(ALU_forward_muxA[3]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[1]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\DE_EX_reg[imm][27] [1]),
        .O(\EX_MEM[ALU_result][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][4]_i_9 
       (.I0(\EX_MEM[ALU_result][10]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][6]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][8]_i_14_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][4]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][5]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[5]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[5]),
        .O(\DE_EX_reg[IR][6] [5]));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \EX_MEM[ALU_result][5]_i_10 
       (.I0(ALU_forward_muxA[0]),
        .I1(ALU_forward_muxA[4]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[2]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\DE_EX_reg[imm][27] [1]),
        .O(\EX_MEM[ALU_result][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0CCCCFF00AAAA)) 
    \EX_MEM[ALU_result][5]_i_11 
       (.I0(ALU_forward_muxA[5]),
        .I1(ALU_forward_muxA[13]),
        .I2(ALU_forward_muxA[29]),
        .I3(ALU_forward_muxA[21]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(\DE_EX_reg[imm][27] [2]),
        .O(\EX_MEM[ALU_result][5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][5]_i_2 
       (.I0(\EX_MEM[ALU_result][5]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][5]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][5]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][5]_i_6_n_0 ),
        .O(internal_alu[5]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][5]_i_3 
       (.I0(\EX_MEM[ALU_result][5]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][5]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][6]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF660F66F0660066)) 
    \EX_MEM[ALU_result][5]_i_4 
       (.I0(\DE_EX_reg[imm][27] [4]),
        .I1(ALU_forward_muxA[5]),
        .I2(ALU_srcB[0]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\EX_MEM[ALU_result][6]_i_9_n_0 ),
        .I5(\EX_MEM[ALU_result][5]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][5]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][5]_i_10_n_0 ),
        .I4(data0[5]),
        .I5(\EX_MEM[ALU_result][6]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][5]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [4]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[5]),
        .O(\EX_MEM[ALU_result][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][5]_i_8 
       (.I0(\EX_MEM[ALU_result][11]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][7]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][9]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][5]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][5]_i_9 
       (.I0(\EX_MEM[ALU_result][11]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][7]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][9]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][5]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][6]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[6]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[6]),
        .O(\DE_EX_reg[IR][6] [6]));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \EX_MEM[ALU_result][6]_i_10 
       (.I0(ALU_forward_muxA[1]),
        .I1(ALU_forward_muxA[5]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[3]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\DE_EX_reg[imm][27] [1]),
        .O(\EX_MEM[ALU_result][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \EX_MEM[ALU_result][6]_i_11 
       (.I0(ALU_forward_muxA[6]),
        .I1(ALU_forward_muxA[22]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[30]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[14]),
        .O(\EX_MEM[ALU_result][6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBB888)) 
    \EX_MEM[ALU_result][6]_i_2 
       (.I0(\EX_MEM[ALU_result][6]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM_reg[ALU_result][30]_1 ),
        .I3(\EX_MEM[ALU_result][6]_i_4_n_0 ),
        .I4(\EX_MEM[ALU_result][6]_i_5_n_0 ),
        .I5(\EX_MEM[ALU_result][6]_i_6_n_0 ),
        .O(internal_alu[6]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][6]_i_3 
       (.I0(\EX_MEM[ALU_result][6]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][6]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][7]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE200E2FFE2FFE200)) 
    \EX_MEM[ALU_result][6]_i_4 
       (.I0(\EX_MEM[ALU_result][6]_i_9_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM[ALU_result][7]_i_10_n_0 ),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(\DE_EX_reg[imm][27] [5]),
        .I5(ALU_forward_muxA[6]),
        .O(\EX_MEM[ALU_result][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][6]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][6]_i_10_n_0 ),
        .I4(data0[6]),
        .I5(\EX_MEM[ALU_result][7]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][6]_i_6 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [5]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[6]),
        .O(\EX_MEM[ALU_result][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][6]_i_8 
       (.I0(\EX_MEM[ALU_result][12]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][8]_i_14_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][10]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][6]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][6]_i_9 
       (.I0(\EX_MEM[ALU_result][12]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][8]_i_12_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][10]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][6]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][6]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][7]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[7]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[7]),
        .O(\DE_EX_reg[IR][6] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][7]_i_10 
       (.I0(\EX_MEM[ALU_result][13]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][9]_i_12_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][11]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][7]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \EX_MEM[ALU_result][7]_i_11 
       (.I0(ALU_forward_muxA[7]),
        .I1(ALU_forward_muxA[23]),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[15]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA__143),
        .O(\EX_MEM[ALU_result][7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \EX_MEM[ALU_result][7]_i_12 
       (.I0(ALU_forward_muxA[0]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\DE_EX_reg[imm][27] [3]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(ALU_forward_muxA[4]),
        .O(\EX_MEM[ALU_result][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \EX_MEM[ALU_result][7]_i_2 
       (.I0(\EX_MEM[ALU_result][7]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][7]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][7]_i_5_n_0 ),
        .I4(\EX_MEM[ALU_result][7]_i_6_n_0 ),
        .I5(\EX_MEM_reg[ALU_result][30]_1 ),
        .O(internal_alu[7]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][7]_i_3 
       (.I0(\EX_MEM[ALU_result][7]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][7]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][8]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][7]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [6]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[7]),
        .O(\EX_MEM[ALU_result][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][7]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][7]_i_9_n_0 ),
        .I4(data0[7]),
        .I5(\EX_MEM[ALU_result][8]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE020EF2FEF2FE020)) 
    \EX_MEM[ALU_result][7]_i_6 
       (.I0(\EX_MEM[ALU_result][7]_i_10_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][8]_i_8_n_0 ),
        .I4(\DE_EX_reg[imm][27] [6]),
        .I5(ALU_forward_muxA[7]),
        .O(\EX_MEM[ALU_result][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][7]_i_8 
       (.I0(\EX_MEM[ALU_result][13]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][9]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][11]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][7]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8BB8888B8888888)) 
    \EX_MEM[ALU_result][7]_i_9 
       (.I0(\EX_MEM[ALU_result][7]_i_12_n_0 ),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(ALU_forward_muxA[2]),
        .I3(\DE_EX_reg[imm][27] [1]),
        .I4(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I5(ALU_forward_muxA[6]),
        .O(\EX_MEM[ALU_result][7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][8]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[8]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[8]),
        .O(\DE_EX_reg[IR][6] [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][8]_i_11 
       (.I0(\EX_MEM[ALU_result][14]_i_14_n_0 ),
        .I1(\EX_MEM[ALU_result][10]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][12]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][8]_i_14_n_0 ),
        .O(\EX_MEM[ALU_result][8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][8]_i_12 
       (.I0(ALU_forward_muxA[24]),
        .I1(ALU_forward_muxA[8]),
        .I2(ALU_forward_muxA[16]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \EX_MEM[ALU_result][8]_i_13 
       (.I0(ALU_forward_muxA[3]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\DE_EX_reg[imm][27] [3]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(ALU_forward_muxA[7]),
        .O(\EX_MEM[ALU_result][8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \EX_MEM[ALU_result][8]_i_14 
       (.I0(ALU_forward_muxA[16]),
        .I1(ALU_forward_muxA__143),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[24]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[8]),
        .O(\EX_MEM[ALU_result][8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000FEFEFF00FEFE)) 
    \EX_MEM[ALU_result][8]_i_2 
       (.I0(\EX_MEM[ALU_result][8]_i_3_n_0 ),
        .I1(\EX_MEM[ALU_result][8]_i_4_n_0 ),
        .I2(\EX_MEM[ALU_result][8]_i_5_n_0 ),
        .I3(\EX_MEM[ALU_result][8]_i_6_n_0 ),
        .I4(\EX_MEM_reg[ALU_result][30] [3]),
        .I5(\EX_MEM_reg[ALU_result][30] [1]),
        .O(internal_alu[8]));
  LUT6 #(
    .INIT(64'hAA80AAAAAA80AA80)) 
    \EX_MEM[ALU_result][8]_i_3 
       (.I0(\EX_MEM_reg[ALU_result][30]_1 ),
        .I1(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I2(\EX_MEM[ALU_result][9]_i_10_n_0 ),
        .I3(\EX_MEM[ALU_result][8]_i_7_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I5(\EX_MEM[ALU_result][8]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][8]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][8]_i_9_n_0 ),
        .I4(data0[8]),
        .I5(\EX_MEM[ALU_result][9]_i_9_n_0 ),
        .O(\EX_MEM[ALU_result][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][8]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [7]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[8]),
        .O(\EX_MEM[ALU_result][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAEEEEEAAAEAAA)) 
    \EX_MEM[ALU_result][8]_i_6 
       (.I0(\EX_MEM[ALU_result][8]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM[ALU_result][31]_i_15_n_0 ),
        .I3(\EX_MEM[ALU_result][9]_i_8_n_0 ),
        .I4(\EX_MEM[ALU_result][31]_i_13_n_0 ),
        .I5(\EX_MEM[ALU_result][8]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \EX_MEM[ALU_result][8]_i_7 
       (.I0(ALU_forward_muxA[8]),
        .I1(\DE_EX_reg[imm][27] [7]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .O(\EX_MEM[ALU_result][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][8]_i_8 
       (.I0(\EX_MEM[ALU_result][14]_i_12_n_0 ),
        .I1(\EX_MEM[ALU_result][10]_i_12_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][12]_i_12_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][8]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \EX_MEM[ALU_result][8]_i_9 
       (.I0(ALU_forward_muxA[1]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[5]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\EX_MEM[ALU_result][8]_i_13_n_0 ),
        .O(\EX_MEM[ALU_result][8]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \EX_MEM[ALU_result][9]_i_1 
       (.I0(Q[0]),
        .I1(internal_alu[9]),
        .I2(\EX_MEM_reg[ALU_result][30]_0 ),
        .I3(data1[9]),
        .O(\DE_EX_reg[IR][6] [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][9]_i_10 
       (.I0(\EX_MEM[ALU_result][15]_i_13_n_0 ),
        .I1(\EX_MEM[ALU_result][11]_i_13_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][13]_i_13_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][9]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \EX_MEM[ALU_result][9]_i_11 
       (.I0(ALU_forward_muxA[17]),
        .I1(ALU_forward_muxA__143),
        .I2(\DE_EX_reg[imm][27] [2]),
        .I3(ALU_forward_muxA[25]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .I5(ALU_forward_muxA[9]),
        .O(\EX_MEM[ALU_result][9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[ALU_result][9]_i_12 
       (.I0(ALU_forward_muxA[25]),
        .I1(ALU_forward_muxA[9]),
        .I2(ALU_forward_muxA[17]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .I4(\DE_EX_reg[imm][27] [3]),
        .O(\EX_MEM[ALU_result][9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8BBB8BBB8)) 
    \EX_MEM[ALU_result][9]_i_2 
       (.I0(\EX_MEM[ALU_result][9]_i_3_n_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [3]),
        .I2(\EX_MEM[ALU_result][9]_i_4_n_0 ),
        .I3(\EX_MEM[ALU_result][9]_i_5_n_0 ),
        .I4(\EX_MEM[ALU_result][9]_i_6_n_0 ),
        .I5(\EX_MEM_reg[ALU_result][30]_1 ),
        .O(internal_alu[9]));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEAE)) 
    \EX_MEM[ALU_result][9]_i_3 
       (.I0(\EX_MEM[ALU_result][9]_i_2_0 ),
        .I1(\EX_MEM_reg[ALU_result][30] [2]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][9]_i_8_n_0 ),
        .I4(ALU_srcB[0]),
        .I5(\EX_MEM[ALU_result][10]_i_8_n_0 ),
        .O(\EX_MEM[ALU_result][9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80880080)) 
    \EX_MEM[ALU_result][9]_i_4 
       (.I0(\EX_MEM_reg[ALU_result][30] [2]),
        .I1(\EX_MEM_reg[ALU_result][30] [1]),
        .I2(\DE_EX_reg[imm][27] [8]),
        .I3(\EX_MEM_reg[ALU_result][30] [0]),
        .I4(ALU_forward_muxA[9]),
        .O(\EX_MEM[ALU_result][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AA0208A0A8000)) 
    \EX_MEM[ALU_result][9]_i_5 
       (.I0(\EX_MEM_reg[ALU_result][31] ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][9]_i_9_n_0 ),
        .I4(data0[9]),
        .I5(\EX_MEM[ALU_result][10]_i_10_n_0 ),
        .O(\EX_MEM[ALU_result][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE020EF2FEF2FE020)) 
    \EX_MEM[ALU_result][9]_i_6 
       (.I0(\EX_MEM[ALU_result][9]_i_10_n_0 ),
        .I1(ALU_srcB[0]),
        .I2(\EX_MEM_reg[ALU_result][30] [0]),
        .I3(\EX_MEM[ALU_result][10]_i_9_n_0 ),
        .I4(\DE_EX_reg[imm][27] [8]),
        .I5(ALU_forward_muxA[9]),
        .O(\EX_MEM[ALU_result][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \EX_MEM[ALU_result][9]_i_8 
       (.I0(\EX_MEM[ALU_result][15]_i_11_n_0 ),
        .I1(\EX_MEM[ALU_result][11]_i_11_n_0 ),
        .I2(\DE_EX_reg[imm][27] [0]),
        .I3(\EX_MEM[ALU_result][13]_i_11_n_0 ),
        .I4(\DE_EX_reg[imm][27] [1]),
        .I5(\EX_MEM[ALU_result][9]_i_11_n_0 ),
        .O(\EX_MEM[ALU_result][9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \EX_MEM[ALU_result][9]_i_9 
       (.I0(ALU_forward_muxA[2]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(\EX_MEM[ALU_result][31]_i_10_n_0 ),
        .I3(ALU_forward_muxA[6]),
        .I4(\DE_EX_reg[imm][27] [0]),
        .I5(\EX_MEM[ALU_result][11]_i_12_n_0 ),
        .O(\EX_MEM[ALU_result][9]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][0]_i_1 
       (.I0(reg_file_reg_2_7[0]),
        .I1(\DE_EX_reg[rs2_data] [0]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [0]),
        .O(ALU_forward_muxB[0]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][10]_i_1 
       (.I0(wd[10]),
        .I1(\DE_EX_reg[rs2_data] [10]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [10]),
        .O(ALU_forward_muxB[10]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][11]_i_1 
       (.I0(wd[11]),
        .I1(\DE_EX_reg[rs2_data] [11]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [11]),
        .O(ALU_forward_muxB[11]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][12]_i_1 
       (.I0(wd[12]),
        .I1(\DE_EX_reg[rs2_data] [12]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [12]),
        .O(ALU_forward_muxB[12]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][13]_i_1 
       (.I0(wd[13]),
        .I1(\DE_EX_reg[rs2_data] [13]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [13]),
        .O(ALU_forward_muxB[13]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[write_data][14]_i_1 
       (.I0(\EX_MEM_reg[write_data][31] [14]),
        .I1(\DE_EX_reg[rs2_data] [14]),
        .I2(wd[14]),
        .I3(forwardB_E),
        .I4(\EX_MEM_reg[write_data][30] ),
        .O(ALU_forward_muxB[14]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][15]_i_1 
       (.I0(wd[15]),
        .I1(\DE_EX_reg[rs2_data] [15]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [15]),
        .O(ALU_forward_muxB[15]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][16]_i_1 
       (.I0(wd[16]),
        .I1(\DE_EX_reg[rs2_data] [16]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [16]),
        .O(ALU_forward_muxB[16]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[write_data][17]_i_1 
       (.I0(\EX_MEM_reg[write_data][31] [17]),
        .I1(\DE_EX_reg[rs2_data] [17]),
        .I2(wd[17]),
        .I3(forwardB_E),
        .I4(\EX_MEM_reg[write_data][30] ),
        .O(ALU_forward_muxB[17]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][18]_i_1 
       (.I0(wd[18]),
        .I1(\DE_EX_reg[rs2_data] [18]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [18]),
        .O(ALU_forward_muxB[18]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][19]_i_1 
       (.I0(wd[19]),
        .I1(\DE_EX_reg[rs2_data] [19]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [19]),
        .O(ALU_forward_muxB[19]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][1]_i_1 
       (.I0(reg_file_reg_2_7[1]),
        .I1(\DE_EX_reg[rs2_data] [1]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [1]),
        .O(ALU_forward_muxB[1]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[write_data][20]_i_1 
       (.I0(\EX_MEM_reg[write_data][31] [20]),
        .I1(\DE_EX_reg[rs2_data] [20]),
        .I2(wd[20]),
        .I3(forwardB_E),
        .I4(\EX_MEM_reg[write_data][30] ),
        .O(ALU_forward_muxB[20]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][21]_i_1 
       (.I0(wd[21]),
        .I1(\DE_EX_reg[rs2_data] [21]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [21]),
        .O(ALU_forward_muxB[21]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[write_data][22]_i_1 
       (.I0(\EX_MEM_reg[write_data][31] [22]),
        .I1(\DE_EX_reg[rs2_data] [22]),
        .I2(wd[22]),
        .I3(forwardB_E),
        .I4(\EX_MEM_reg[write_data][30] ),
        .O(ALU_forward_muxB[22]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][23]_i_1 
       (.I0(wd[23]),
        .I1(\DE_EX_reg[rs2_data] [23]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [23]),
        .O(ALU_forward_muxB[23]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[write_data][24]_i_1 
       (.I0(\EX_MEM_reg[write_data][31] [24]),
        .I1(\DE_EX_reg[rs2_data] [24]),
        .I2(reg_file_reg_2_7[5]),
        .I3(forwardB_E),
        .I4(\EX_MEM_reg[write_data][30] ),
        .O(ALU_forward_muxB[24]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][25]_i_1 
       (.I0(reg_file_reg_2_7[6]),
        .I1(\DE_EX_reg[rs2_data] [25]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [25]),
        .O(ALU_forward_muxB[25]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][26]_i_1 
       (.I0(reg_file_reg_2_7[7]),
        .I1(\DE_EX_reg[rs2_data] [26]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [26]),
        .O(ALU_forward_muxB[26]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][27]_i_1 
       (.I0(reg_file_reg_2_7[8]),
        .I1(\DE_EX_reg[rs2_data] [27]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [27]),
        .O(ALU_forward_muxB[27]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][28]_i_1 
       (.I0(reg_file_reg_2_7[9]),
        .I1(\DE_EX_reg[rs2_data] [28]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [28]),
        .O(ALU_forward_muxB[28]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[write_data][29]_i_1 
       (.I0(\EX_MEM_reg[write_data][31] [29]),
        .I1(\DE_EX_reg[rs2_data] [29]),
        .I2(reg_file_reg_2_7[10]),
        .I3(forwardB_E),
        .I4(\EX_MEM_reg[write_data][30] ),
        .O(ALU_forward_muxB[29]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][2]_i_1 
       (.I0(reg_file_reg_2_7[2]),
        .I1(\DE_EX_reg[rs2_data] [2]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [2]),
        .O(ALU_forward_muxB[2]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][30]_i_1 
       (.I0(reg_file_reg_2_7[11]),
        .I1(\DE_EX_reg[rs2_data] [30]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [30]),
        .O(ALU_forward_muxB[30]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][31]_i_1 
       (.I0(reg_file_reg_2_7[12]),
        .I1(\DE_EX_reg[rs2_data] [31]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [31]),
        .O(ALU_forward_muxB[31]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][3]_i_1 
       (.I0(reg_file_reg_2_7[3]),
        .I1(\DE_EX_reg[rs2_data] [3]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [3]),
        .O(ALU_forward_muxB[3]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[write_data][4]_i_1 
       (.I0(\EX_MEM_reg[write_data][31] [4]),
        .I1(\DE_EX_reg[rs2_data] [4]),
        .I2(reg_file_reg_2_7[4]),
        .I3(forwardB_E),
        .I4(\EX_MEM_reg[write_data][30] ),
        .O(ALU_forward_muxB[4]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][5]_i_1 
       (.I0(wd[5]),
        .I1(\DE_EX_reg[rs2_data] [5]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [5]),
        .O(ALU_forward_muxB[5]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][6]_i_1 
       (.I0(wd[6]),
        .I1(\DE_EX_reg[rs2_data] [6]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [6]),
        .O(ALU_forward_muxB[6]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][7]_i_1 
       (.I0(wd[7]),
        .I1(\DE_EX_reg[rs2_data] [7]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [7]),
        .O(ALU_forward_muxB[7]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    \EX_MEM[write_data][8]_i_1 
       (.I0(\EX_MEM_reg[write_data][31] [8]),
        .I1(\DE_EX_reg[rs2_data] [8]),
        .I2(wd[8]),
        .I3(forwardB_E),
        .I4(\EX_MEM_reg[write_data][30] ),
        .O(ALU_forward_muxB[8]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    \EX_MEM[write_data][9]_i_1 
       (.I0(wd[9]),
        .I1(\DE_EX_reg[rs2_data] [9]),
        .I2(forwardB_E),
        .I3(\EX_MEM_reg[write_data][30] ),
        .I4(\EX_MEM_reg[write_data][31] [9]),
        .O(ALU_forward_muxB[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \IF_DE[IR][31]_i_1 
       (.I0(buttons_IBUF),
        .I1(pc_sel),
        .O(SR));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \IF_DE[IR][31]_i_10 
       (.I0(D[3]),
        .I1(\IF_DE[rs2_addr] [3]),
        .I2(\IF_DE[rs2_addr] [4]),
        .I3(D[4]),
        .I4(\IF_DE[rs2_addr] [2]),
        .I5(D[2]),
        .O(\IF_DE[IR][31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \IF_DE[IR][31]_i_11 
       (.I0(D[1]),
        .I1(rs1[1]),
        .I2(rs1[0]),
        .I3(D[0]),
        .O(\IF_DE[IR][31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \IF_DE[IR][31]_i_12 
       (.I0(D[3]),
        .I1(rs1[3]),
        .I2(D[4]),
        .I3(rs1[4]),
        .I4(D[2]),
        .I5(rs1[2]),
        .O(\IF_DE[IR][31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \IF_DE[IR][31]_i_4 
       (.I0(branch_conditional_E),
        .I1(reg_file_reg_2_8),
        .I2(reg_file_reg_2_9),
        .O(pc_sel));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hBBBBBFFFBFFFBFFF)) 
    \IF_DE[IR][31]_i_5 
       (.I0(reg_file_reg_2_6[0]),
        .I1(reg_file_reg_2_6[1]),
        .I2(\IF_DE[IR][31]_i_9_n_0 ),
        .I3(\IF_DE[IR][31]_i_10_n_0 ),
        .I4(\IF_DE[IR][31]_i_11_n_0 ),
        .I5(\IF_DE[IR][31]_i_12_n_0 ),
        .O(stall_D));
  LUT6 #(
    .INIT(64'h0FF033CC000055AA)) 
    \IF_DE[IR][31]_i_8 
       (.I0(\IF_DE[IR][31]_i_4_0 ),
        .I1(\IF_DE[IR][31]_i_4_1 ),
        .I2(\IF_DE[IR][31]_i_4_2 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(branch_conditional_E));
  LUT4 #(
    .INIT(16'h9009)) 
    \IF_DE[IR][31]_i_9 
       (.I0(\IF_DE[rs2_addr] [1]),
        .I1(D[1]),
        .I2(\IF_DE[rs2_addr] [0]),
        .I3(D[0]),
        .O(\IF_DE[IR][31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__0_i_1
       (.I0(ALU_forward_muxB[14]),
        .I1(ALU_forward_muxA[14]),
        .I2(ALU_forward_muxA[15]),
        .I3(ALU_forward_muxB[15]),
        .O(\EX_MEM_reg[ALU_result][14]_3 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__0_i_2
       (.I0(ALU_forward_muxB[12]),
        .I1(ALU_forward_muxA[12]),
        .I2(ALU_forward_muxA[13]),
        .I3(ALU_forward_muxB[13]),
        .O(\EX_MEM_reg[ALU_result][14]_3 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__0_i_3
       (.I0(ALU_forward_muxB[10]),
        .I1(ALU_forward_muxA[10]),
        .I2(ALU_forward_muxA[11]),
        .I3(ALU_forward_muxB[11]),
        .O(\EX_MEM_reg[ALU_result][14]_3 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__0_i_4
       (.I0(ALU_forward_muxB[8]),
        .I1(ALU_forward_muxA[8]),
        .I2(ALU_forward_muxA[9]),
        .I3(ALU_forward_muxB[9]),
        .O(\EX_MEM_reg[ALU_result][14]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__0_i_5
       (.I0(ALU_forward_muxA[14]),
        .I1(ALU_forward_muxB[14]),
        .I2(ALU_forward_muxA[15]),
        .I3(ALU_forward_muxB[15]),
        .O(\EX_MEM_reg[ALU_result][14]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__0_i_6
       (.I0(ALU_forward_muxA[12]),
        .I1(ALU_forward_muxB[12]),
        .I2(ALU_forward_muxA[13]),
        .I3(ALU_forward_muxB[13]),
        .O(\EX_MEM_reg[ALU_result][14]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__0_i_7
       (.I0(ALU_forward_muxA[10]),
        .I1(ALU_forward_muxB[10]),
        .I2(ALU_forward_muxA[11]),
        .I3(ALU_forward_muxB[11]),
        .O(\EX_MEM_reg[ALU_result][14]_2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__0_i_8
       (.I0(ALU_forward_muxA[8]),
        .I1(ALU_forward_muxB[8]),
        .I2(ALU_forward_muxA[9]),
        .I3(ALU_forward_muxB[9]),
        .O(\EX_MEM_reg[ALU_result][14]_2 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__1_i_1
       (.I0(ALU_forward_muxB[22]),
        .I1(ALU_forward_muxA[22]),
        .I2(ALU_forward_muxA[23]),
        .I3(ALU_forward_muxB[23]),
        .O(\EX_MEM_reg[ALU_result][22]_4 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__1_i_2
       (.I0(ALU_forward_muxB[20]),
        .I1(ALU_forward_muxA[20]),
        .I2(ALU_forward_muxA[21]),
        .I3(ALU_forward_muxB[21]),
        .O(\EX_MEM_reg[ALU_result][22]_4 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__1_i_3
       (.I0(ALU_forward_muxB[18]),
        .I1(ALU_forward_muxA[18]),
        .I2(ALU_forward_muxA[19]),
        .I3(ALU_forward_muxB[19]),
        .O(\EX_MEM_reg[ALU_result][22]_4 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__1_i_4
       (.I0(ALU_forward_muxB[16]),
        .I1(ALU_forward_muxA[16]),
        .I2(ALU_forward_muxA[17]),
        .I3(ALU_forward_muxB[17]),
        .O(\EX_MEM_reg[ALU_result][22]_4 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__1_i_5
       (.I0(ALU_forward_muxA[22]),
        .I1(ALU_forward_muxB[22]),
        .I2(ALU_forward_muxA[23]),
        .I3(ALU_forward_muxB[23]),
        .O(\EX_MEM_reg[ALU_result][22]_3 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__1_i_6
       (.I0(ALU_forward_muxA[20]),
        .I1(ALU_forward_muxB[20]),
        .I2(ALU_forward_muxA[21]),
        .I3(ALU_forward_muxB[21]),
        .O(\EX_MEM_reg[ALU_result][22]_3 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__1_i_7
       (.I0(ALU_forward_muxA[18]),
        .I1(ALU_forward_muxB[18]),
        .I2(ALU_forward_muxA[19]),
        .I3(ALU_forward_muxB[19]),
        .O(\EX_MEM_reg[ALU_result][22]_3 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__1_i_8
       (.I0(ALU_forward_muxA[16]),
        .I1(ALU_forward_muxB[16]),
        .I2(ALU_forward_muxA[17]),
        .I3(ALU_forward_muxB[17]),
        .O(\EX_MEM_reg[ALU_result][22]_3 [0]));
  LUT4 #(
    .INIT(16'h30B2)) 
    branch2_carry__2_i_1
       (.I0(ALU_forward_muxB[30]),
        .I1(ALU_forward_muxA__143),
        .I2(ALU_forward_muxB[31]),
        .I3(ALU_forward_muxA[30]),
        .O(reg_file_reg_2_4[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__2_i_2
       (.I0(ALU_forward_muxB[28]),
        .I1(ALU_forward_muxA[28]),
        .I2(ALU_forward_muxA[29]),
        .I3(ALU_forward_muxB[29]),
        .O(reg_file_reg_2_4[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__2_i_3
       (.I0(ALU_forward_muxB[26]),
        .I1(ALU_forward_muxA[26]),
        .I2(ALU_forward_muxA[27]),
        .I3(ALU_forward_muxB[27]),
        .O(reg_file_reg_2_4[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry__2_i_4
       (.I0(ALU_forward_muxB[24]),
        .I1(ALU_forward_muxA[24]),
        .I2(ALU_forward_muxA[25]),
        .I3(ALU_forward_muxB[25]),
        .O(reg_file_reg_2_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__2_i_5
       (.I0(ALU_forward_muxA[30]),
        .I1(ALU_forward_muxB[30]),
        .I2(ALU_forward_muxA__143),
        .I3(ALU_forward_muxB[31]),
        .O(reg_file_reg_1_15[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__2_i_6
       (.I0(ALU_forward_muxA[28]),
        .I1(ALU_forward_muxB[28]),
        .I2(ALU_forward_muxA[29]),
        .I3(ALU_forward_muxB[29]),
        .O(reg_file_reg_1_15[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__2_i_7
       (.I0(ALU_forward_muxA[26]),
        .I1(ALU_forward_muxB[26]),
        .I2(ALU_forward_muxA[27]),
        .I3(ALU_forward_muxB[27]),
        .O(reg_file_reg_1_15[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry__2_i_8
       (.I0(ALU_forward_muxA[24]),
        .I1(ALU_forward_muxB[24]),
        .I2(ALU_forward_muxA[25]),
        .I3(ALU_forward_muxB[25]),
        .O(reg_file_reg_1_15[0]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    branch2_carry__2_i_9
       (.I0(reg_file_reg_2_7[12]),
        .I1(\DE_EX_reg[rs1_data] [31]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [31]),
        .O(ALU_forward_muxA__143));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry_i_1
       (.I0(ALU_forward_muxB[6]),
        .I1(ALU_forward_muxA[6]),
        .I2(ALU_forward_muxA[7]),
        .I3(ALU_forward_muxB[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h4F04)) 
    branch2_carry_i_2
       (.I0(ALU_forward_muxA[4]),
        .I1(ALU_forward_muxB[4]),
        .I2(ALU_forward_muxA[5]),
        .I3(ALU_forward_muxB[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    branch2_carry_i_3
       (.I0(ALU_forward_muxA[2]),
        .I1(ALU_forward_muxB[2]),
        .I2(ALU_forward_muxA[3]),
        .I3(ALU_forward_muxB[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    branch2_carry_i_4
       (.I0(ALU_forward_muxB[0]),
        .I1(ALU_forward_muxA[0]),
        .I2(ALU_forward_muxA[1]),
        .I3(ALU_forward_muxB[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry_i_5
       (.I0(ALU_forward_muxB[7]),
        .I1(ALU_forward_muxA[7]),
        .I2(ALU_forward_muxA[6]),
        .I3(ALU_forward_muxB[6]),
        .O(reg_file_reg_2_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry_i_6
       (.I0(ALU_forward_muxB[5]),
        .I1(ALU_forward_muxA[5]),
        .I2(ALU_forward_muxB[4]),
        .I3(ALU_forward_muxA[4]),
        .O(reg_file_reg_2_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry_i_7
       (.I0(ALU_forward_muxA[3]),
        .I1(ALU_forward_muxB[3]),
        .I2(ALU_forward_muxB[2]),
        .I3(ALU_forward_muxA[2]),
        .O(reg_file_reg_2_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    branch2_carry_i_8
       (.I0(ALU_forward_muxA[1]),
        .I1(ALU_forward_muxB[1]),
        .I2(ALU_forward_muxA[0]),
        .I3(ALU_forward_muxB[0]),
        .O(reg_file_reg_2_0[0]));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[0]_i_1 
       (.I0(\data_out_reg[31]_0 [0]),
        .I1(data1[0]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[0]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out_reg[0] ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[13]_i_2 
       (.I0(\data_out_reg[31]_0 [2]),
        .I1(data1[16]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[16]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[13]_i_3 
       (.I0(PC[13]),
        .I1(data1[15]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[15]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[13]_i_4 
       (.I0(PC[12]),
        .I1(data1[14]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[14]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[13]_i_5 
       (.I0(PC[11]),
        .I1(data1[13]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[13]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[17]_i_2 
       (.I0(\data_out_reg[31]_0 [6]),
        .I1(data1[20]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[20]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[17]_i_3 
       (.I0(\data_out_reg[31]_0 [5]),
        .I1(data1[19]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[19]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[17]_i_4 
       (.I0(\data_out_reg[31]_0 [4]),
        .I1(data1[18]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[18]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[17]_i_5 
       (.I0(\data_out_reg[31]_0 [3]),
        .I1(data1[17]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[17]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[1]_i_2 
       (.I0(PC[0]),
        .I1(data1[2]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[2]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[1]_i_3 
       (.I0(PC[2]),
        .I1(data1[4]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[4]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[1]_i_4 
       (.I0(PC[1]),
        .I1(data1[3]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[3]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFD08FD080000FFFF)) 
    \data_out[1]_i_5 
       (.I0(Q[0]),
        .I1(internal_alu[2]),
        .I2(\data_out_reg[0]_0 ),
        .I3(data1[2]),
        .I4(PC[0]),
        .I5(pc_sel),
        .O(\data_out[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[1]_i_6 
       (.I0(\data_out_reg[31]_0 [1]),
        .I1(data1[1]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[1]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[21]_i_2 
       (.I0(\data_out_reg[31]_0 [10]),
        .I1(data1[24]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[24]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[21]_i_3 
       (.I0(\data_out_reg[31]_0 [9]),
        .I1(data1[23]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[23]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[21]_i_4 
       (.I0(\data_out_reg[31]_0 [8]),
        .I1(data1[22]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[22]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[21]_i_5 
       (.I0(\data_out_reg[31]_0 [7]),
        .I1(data1[21]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[21]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[25]_i_2 
       (.I0(\data_out_reg[31]_0 [14]),
        .I1(data1[28]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[28]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[25]_i_3 
       (.I0(\data_out_reg[31]_0 [13]),
        .I1(data1[27]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[27]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[25]_i_4 
       (.I0(\data_out_reg[31]_0 [12]),
        .I1(data1[26]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[26]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[25]_i_5 
       (.I0(\data_out_reg[31]_0 [11]),
        .I1(data1[25]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[25]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[29]_i_2 
       (.I0(\data_out_reg[31]_0 [17]),
        .I1(data1[31]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[31]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[29]_i_3 
       (.I0(\data_out_reg[31]_0 [16]),
        .I1(data1[30]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[30]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[29]_i_4 
       (.I0(\data_out_reg[31]_0 [15]),
        .I1(data1[29]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[29]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[5]_i_2 
       (.I0(PC[6]),
        .I1(data1[8]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[8]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[5]_i_3 
       (.I0(PC[5]),
        .I1(data1[7]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[7]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[5]_i_4 
       (.I0(PC[4]),
        .I1(data1[6]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[6]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[5]_i_5 
       (.I0(PC[3]),
        .I1(data1[5]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[5]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[9]_i_2 
       (.I0(PC[10]),
        .I1(data1[12]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[12]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[9]_i_3 
       (.I0(PC[9]),
        .I1(data1[11]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[11]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[9]_i_4 
       (.I0(PC[8]),
        .I1(data1[10]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[10]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AAAACCCCAAAA)) 
    \data_out[9]_i_5 
       (.I0(PC[7]),
        .I1(data1[9]),
        .I2(\data_out_reg[0]_0 ),
        .I3(internal_alu[9]),
        .I4(pc_sel),
        .I5(Q[0]),
        .O(\data_out[9]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \data_out_reg[13]_i_1 
       (.CI(\data_out_reg[9]_i_1_n_0 ),
        .CO({\data_out_reg[13]_i_1_n_0 ,\NLW_data_out_reg[13]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_out_reg[16] ),
        .S({\data_out[13]_i_2_n_0 ,\data_out[13]_i_3_n_0 ,\data_out[13]_i_4_n_0 ,\data_out[13]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \data_out_reg[17]_i_1 
       (.CI(\data_out_reg[13]_i_1_n_0 ),
        .CO({\data_out_reg[17]_i_1_n_0 ,\NLW_data_out_reg[17]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_out_reg[20] ),
        .S({\data_out[17]_i_2_n_0 ,\data_out[17]_i_3_n_0 ,\data_out[17]_i_4_n_0 ,\data_out[17]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "PROPCONST" *) 
  CARRY4 \data_out_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\data_out_reg[1]_i_1_n_0 ,\NLW_data_out_reg[1]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_out[1]_i_2_n_0 ,1'b0}),
        .O(\data_out_reg[2] ),
        .S({\data_out[1]_i_3_n_0 ,\data_out[1]_i_4_n_0 ,\data_out[1]_i_5_n_0 ,\data_out[1]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \data_out_reg[21]_i_1 
       (.CI(\data_out_reg[17]_i_1_n_0 ),
        .CO({\data_out_reg[21]_i_1_n_0 ,\NLW_data_out_reg[21]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_out_reg[24] ),
        .S({\data_out[21]_i_2_n_0 ,\data_out[21]_i_3_n_0 ,\data_out[21]_i_4_n_0 ,\data_out[21]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \data_out_reg[25]_i_1 
       (.CI(\data_out_reg[21]_i_1_n_0 ),
        .CO({\data_out_reg[25]_i_1_n_0 ,\NLW_data_out_reg[25]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_out_reg[28] ),
        .S({\data_out[25]_i_2_n_0 ,\data_out[25]_i_3_n_0 ,\data_out[25]_i_4_n_0 ,\data_out[25]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \data_out_reg[29]_i_1 
       (.CI(\data_out_reg[25]_i_1_n_0 ),
        .CO(\NLW_data_out_reg[29]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_out_reg[29]_i_1_O_UNCONNECTED [3],\data_out_reg[31] }),
        .S({1'b0,\data_out[29]_i_2_n_0 ,\data_out[29]_i_3_n_0 ,\data_out[29]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \data_out_reg[5]_i_1 
       (.CI(\data_out_reg[1]_i_1_n_0 ),
        .CO({\data_out_reg[5]_i_1_n_0 ,\NLW_data_out_reg[5]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_out_reg[8] ),
        .S({\data_out[5]_i_2_n_0 ,\data_out[5]_i_3_n_0 ,\data_out[5]_i_4_n_0 ,\data_out[5]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \data_out_reg[9]_i_1 
       (.CI(\data_out_reg[5]_i_1_n_0 ),
        .CO({\data_out_reg[9]_i_1_n_0 ,\NLW_data_out_reg[9]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_out_reg[12] ),
        .S({\data_out[9]_i_2_n_0 ,\data_out[9]_i_3_n_0 ,\data_out[9]_i_4_n_0 ,\data_out[9]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__0_i_1
       (.I0(ALU_forward_muxA[14]),
        .I1(\DE_EX_reg[imm][27] [13]),
        .I2(ALU_forward_muxA[15]),
        .I3(\DE_EX_reg[imm][27] [14]),
        .O(\EX_MEM_reg[ALU_result][14] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_1__0
       (.I0(ALU_forward_muxB[22]),
        .I1(ALU_forward_muxA[22]),
        .I2(ALU_forward_muxB[23]),
        .I3(ALU_forward_muxA[23]),
        .I4(ALU_forward_muxA[21]),
        .I5(ALU_forward_muxB[21]),
        .O(\EX_MEM_reg[ALU_result][22]_2 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__1
       (.I0(ALU_forward_muxB[14]),
        .I1(ALU_forward_muxA[14]),
        .I2(ALU_forward_muxA[15]),
        .I3(ALU_forward_muxB[15]),
        .O(\EX_MEM_reg[ALU_result][14]_0 [3]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__0_i_1__2
       (.I0(ALU_forward_muxA[14]),
        .I1(\DE_EX_reg[imm][27] [13]),
        .I2(ALU_forward_muxA[15]),
        .I3(\DE_EX_reg[imm][27] [14]),
        .O(\EX_MEM_reg[ALU_result][14]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__3
       (.I0(ALU_forward_muxA[7]),
        .I1(\DE_EX_reg[imm][27] [6]),
        .O(reg_file_reg_1_4[3]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__0_i_2
       (.I0(ALU_forward_muxA[12]),
        .I1(\DE_EX_reg[imm][27] [11]),
        .I2(ALU_forward_muxA[13]),
        .I3(\DE_EX_reg[imm][27] [12]),
        .O(\EX_MEM_reg[ALU_result][14] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(ALU_forward_muxB[20]),
        .I1(ALU_forward_muxA[20]),
        .I2(ALU_forward_muxB[19]),
        .I3(ALU_forward_muxA[19]),
        .I4(ALU_forward_muxA[18]),
        .I5(ALU_forward_muxB[18]),
        .O(\EX_MEM_reg[ALU_result][22]_2 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__1
       (.I0(ALU_forward_muxB[12]),
        .I1(ALU_forward_muxA[12]),
        .I2(ALU_forward_muxA[13]),
        .I3(ALU_forward_muxB[13]),
        .O(\EX_MEM_reg[ALU_result][14]_0 [2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__0_i_2__2
       (.I0(ALU_forward_muxA[12]),
        .I1(\DE_EX_reg[imm][27] [11]),
        .I2(ALU_forward_muxA[13]),
        .I3(\DE_EX_reg[imm][27] [12]),
        .O(\EX_MEM_reg[ALU_result][14]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__3
       (.I0(ALU_forward_muxA[6]),
        .I1(\DE_EX_reg[imm][27] [5]),
        .O(reg_file_reg_1_4[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_3
       (.I0(ALU_forward_muxB[16]),
        .I1(ALU_forward_muxA[16]),
        .I2(ALU_forward_muxB[17]),
        .I3(ALU_forward_muxA[17]),
        .I4(ALU_forward_muxA[15]),
        .I5(ALU_forward_muxB[15]),
        .O(\EX_MEM_reg[ALU_result][22]_2 [1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__0_i_3__0
       (.I0(ALU_forward_muxA[10]),
        .I1(\DE_EX_reg[imm][27] [9]),
        .I2(ALU_forward_muxA[11]),
        .I3(\DE_EX_reg[imm][27] [10]),
        .O(\EX_MEM_reg[ALU_result][14] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__1
       (.I0(ALU_forward_muxB[10]),
        .I1(ALU_forward_muxA[10]),
        .I2(ALU_forward_muxA[11]),
        .I3(ALU_forward_muxB[11]),
        .O(\EX_MEM_reg[ALU_result][14]_0 [1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__0_i_3__2
       (.I0(ALU_forward_muxA[10]),
        .I1(\DE_EX_reg[imm][27] [9]),
        .I2(ALU_forward_muxA[11]),
        .I3(\DE_EX_reg[imm][27] [10]),
        .O(\EX_MEM_reg[ALU_result][14]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__3
       (.I0(ALU_forward_muxA[5]),
        .I1(\DE_EX_reg[imm][27] [4]),
        .O(reg_file_reg_1_4[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_4
       (.I0(ALU_forward_muxB[14]),
        .I1(ALU_forward_muxA[14]),
        .I2(ALU_forward_muxB[13]),
        .I3(ALU_forward_muxA[13]),
        .I4(ALU_forward_muxA[12]),
        .I5(ALU_forward_muxB[12]),
        .O(\EX_MEM_reg[ALU_result][22]_2 [0]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__0_i_4__0
       (.I0(ALU_forward_muxA[8]),
        .I1(\DE_EX_reg[imm][27] [7]),
        .I2(ALU_forward_muxA[9]),
        .I3(\DE_EX_reg[imm][27] [8]),
        .O(\EX_MEM_reg[ALU_result][14] [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__1
       (.I0(ALU_forward_muxB[8]),
        .I1(ALU_forward_muxA[8]),
        .I2(ALU_forward_muxA[9]),
        .I3(ALU_forward_muxB[9]),
        .O(\EX_MEM_reg[ALU_result][14]_0 [0]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__0_i_4__2
       (.I0(ALU_forward_muxA[8]),
        .I1(\DE_EX_reg[imm][27] [7]),
        .I2(ALU_forward_muxA[9]),
        .I3(\DE_EX_reg[imm][27] [8]),
        .O(\EX_MEM_reg[ALU_result][14]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__3
       (.I0(ALU_forward_muxA[4]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .O(reg_file_reg_1_4[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(ALU_forward_muxA[14]),
        .I1(ALU_forward_muxB[14]),
        .I2(ALU_forward_muxA[15]),
        .I3(ALU_forward_muxB[15]),
        .O(\EX_MEM_reg[ALU_result][14]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__0
       (.I0(ALU_forward_muxA[15]),
        .I1(\DE_EX_reg[imm][27] [14]),
        .I2(\DE_EX_reg[imm][27] [13]),
        .I3(ALU_forward_muxA[14]),
        .O(reg_file_reg_1_6[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__1
       (.I0(ALU_forward_muxA[15]),
        .I1(\DE_EX_reg[imm][27] [14]),
        .I2(\DE_EX_reg[imm][27] [13]),
        .I3(ALU_forward_muxA[14]),
        .O(reg_file_reg_1_7[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(ALU_forward_muxA[12]),
        .I1(ALU_forward_muxB[12]),
        .I2(ALU_forward_muxA[13]),
        .I3(ALU_forward_muxB[13]),
        .O(\EX_MEM_reg[ALU_result][14]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__0
       (.I0(ALU_forward_muxA[13]),
        .I1(\DE_EX_reg[imm][27] [12]),
        .I2(\DE_EX_reg[imm][27] [11]),
        .I3(ALU_forward_muxA[12]),
        .O(reg_file_reg_1_6[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__1
       (.I0(ALU_forward_muxA[13]),
        .I1(\DE_EX_reg[imm][27] [12]),
        .I2(\DE_EX_reg[imm][27] [11]),
        .I3(ALU_forward_muxA[12]),
        .O(reg_file_reg_1_7[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7
       (.I0(ALU_forward_muxA[11]),
        .I1(\DE_EX_reg[imm][27] [10]),
        .I2(ALU_forward_muxA[10]),
        .I3(\DE_EX_reg[imm][27] [9]),
        .O(reg_file_reg_1_7[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__0
       (.I0(ALU_forward_muxA[10]),
        .I1(ALU_forward_muxB[10]),
        .I2(ALU_forward_muxA[11]),
        .I3(ALU_forward_muxB[11]),
        .O(\EX_MEM_reg[ALU_result][14]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__1
       (.I0(ALU_forward_muxA[11]),
        .I1(\DE_EX_reg[imm][27] [10]),
        .I2(ALU_forward_muxA[10]),
        .I3(\DE_EX_reg[imm][27] [9]),
        .O(reg_file_reg_1_6[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8
       (.I0(ALU_forward_muxA[9]),
        .I1(\DE_EX_reg[imm][27] [8]),
        .I2(ALU_forward_muxA[8]),
        .I3(\DE_EX_reg[imm][27] [7]),
        .O(reg_file_reg_1_7[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__0
       (.I0(ALU_forward_muxA[8]),
        .I1(ALU_forward_muxB[8]),
        .I2(ALU_forward_muxA[9]),
        .I3(ALU_forward_muxB[9]),
        .O(\EX_MEM_reg[ALU_result][14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__1
       (.I0(ALU_forward_muxA[9]),
        .I1(\DE_EX_reg[imm][27] [8]),
        .I2(ALU_forward_muxA[8]),
        .I3(\DE_EX_reg[imm][27] [7]),
        .O(reg_file_reg_1_6[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_1
       (.I0(ALU_forward_muxA__143),
        .I1(ALU_forward_muxB[31]),
        .I2(ALU_forward_muxA[30]),
        .I3(ALU_forward_muxB[30]),
        .O(reg_file_reg_1_11[2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__1_i_1__0
       (.I0(ALU_forward_muxA[22]),
        .I1(\DE_EX_reg[imm][27] [21]),
        .I2(ALU_forward_muxA[23]),
        .I3(\DE_EX_reg[imm][27] [22]),
        .O(\EX_MEM_reg[ALU_result][22] [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__1
       (.I0(ALU_forward_muxB[22]),
        .I1(ALU_forward_muxA[22]),
        .I2(ALU_forward_muxA[23]),
        .I3(ALU_forward_muxB[23]),
        .O(\EX_MEM_reg[ALU_result][22]_0 [3]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__1_i_1__2
       (.I0(ALU_forward_muxA[22]),
        .I1(\DE_EX_reg[imm][27] [21]),
        .I2(ALU_forward_muxA[23]),
        .I3(\DE_EX_reg[imm][27] [22]),
        .O(\EX_MEM_reg[ALU_result][22]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__3
       (.I0(ALU_forward_muxA[11]),
        .I1(\DE_EX_reg[imm][27] [10]),
        .O(reg_file_reg_1_3[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_2
       (.I0(ALU_forward_muxB[29]),
        .I1(ALU_forward_muxA[29]),
        .I2(ALU_forward_muxB[27]),
        .I3(ALU_forward_muxA[27]),
        .I4(ALU_forward_muxA[28]),
        .I5(ALU_forward_muxB[28]),
        .O(reg_file_reg_1_11[1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__1_i_2__0
       (.I0(ALU_forward_muxA[20]),
        .I1(\DE_EX_reg[imm][27] [19]),
        .I2(ALU_forward_muxA[21]),
        .I3(\DE_EX_reg[imm][27] [20]),
        .O(\EX_MEM_reg[ALU_result][22] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__1
       (.I0(ALU_forward_muxB[20]),
        .I1(ALU_forward_muxA[20]),
        .I2(ALU_forward_muxA[21]),
        .I3(ALU_forward_muxB[21]),
        .O(\EX_MEM_reg[ALU_result][22]_0 [2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__1_i_2__2
       (.I0(ALU_forward_muxA[20]),
        .I1(\DE_EX_reg[imm][27] [19]),
        .I2(ALU_forward_muxA[21]),
        .I3(\DE_EX_reg[imm][27] [20]),
        .O(\EX_MEM_reg[ALU_result][22]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__3
       (.I0(ALU_forward_muxA[10]),
        .I1(\DE_EX_reg[imm][27] [9]),
        .O(reg_file_reg_1_3[2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__1_i_3
       (.I0(ALU_forward_muxA[18]),
        .I1(\DE_EX_reg[imm][27] [17]),
        .I2(ALU_forward_muxA[19]),
        .I3(\DE_EX_reg[imm][27] [18]),
        .O(\EX_MEM_reg[ALU_result][22] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__1_i_3__0
       (.I0(ALU_forward_muxB[25]),
        .I1(ALU_forward_muxA[25]),
        .I2(ALU_forward_muxB[26]),
        .I3(ALU_forward_muxA[26]),
        .I4(ALU_forward_muxA[24]),
        .I5(ALU_forward_muxB[24]),
        .O(reg_file_reg_1_11[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__1
       (.I0(ALU_forward_muxB[18]),
        .I1(ALU_forward_muxA[18]),
        .I2(ALU_forward_muxA[19]),
        .I3(ALU_forward_muxB[19]),
        .O(\EX_MEM_reg[ALU_result][22]_0 [1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__1_i_3__2
       (.I0(ALU_forward_muxA[18]),
        .I1(\DE_EX_reg[imm][27] [17]),
        .I2(ALU_forward_muxA[19]),
        .I3(\DE_EX_reg[imm][27] [18]),
        .O(\EX_MEM_reg[ALU_result][22]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__3
       (.I0(ALU_forward_muxA[9]),
        .I1(\DE_EX_reg[imm][27] [8]),
        .O(reg_file_reg_1_3[1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__1_i_4
       (.I0(ALU_forward_muxA[16]),
        .I1(\DE_EX_reg[imm][27] [15]),
        .I2(ALU_forward_muxA[17]),
        .I3(\DE_EX_reg[imm][27] [16]),
        .O(\EX_MEM_reg[ALU_result][22] [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__0
       (.I0(ALU_forward_muxB[16]),
        .I1(ALU_forward_muxA[16]),
        .I2(ALU_forward_muxA[17]),
        .I3(ALU_forward_muxB[17]),
        .O(\EX_MEM_reg[ALU_result][22]_0 [0]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__1_i_4__1
       (.I0(ALU_forward_muxA[16]),
        .I1(\DE_EX_reg[imm][27] [15]),
        .I2(ALU_forward_muxA[17]),
        .I3(\DE_EX_reg[imm][27] [16]),
        .O(\EX_MEM_reg[ALU_result][22]_5 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__2
       (.I0(ALU_forward_muxA[8]),
        .I1(\DE_EX_reg[imm][27] [7]),
        .O(reg_file_reg_1_3[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5
       (.I0(ALU_forward_muxA[23]),
        .I1(\DE_EX_reg[imm][27] [22]),
        .I2(ALU_forward_muxA[22]),
        .I3(\DE_EX_reg[imm][27] [21]),
        .O(reg_file_reg_1_8[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__0
       (.I0(ALU_forward_muxA[22]),
        .I1(ALU_forward_muxB[22]),
        .I2(ALU_forward_muxA[23]),
        .I3(ALU_forward_muxB[23]),
        .O(\EX_MEM_reg[ALU_result][22]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__1
       (.I0(ALU_forward_muxA[23]),
        .I1(\DE_EX_reg[imm][27] [22]),
        .I2(ALU_forward_muxA[22]),
        .I3(\DE_EX_reg[imm][27] [21]),
        .O(reg_file_reg_1_18[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6
       (.I0(ALU_forward_muxA[21]),
        .I1(\DE_EX_reg[imm][27] [20]),
        .I2(ALU_forward_muxA[20]),
        .I3(\DE_EX_reg[imm][27] [19]),
        .O(reg_file_reg_1_8[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__0
       (.I0(ALU_forward_muxA[20]),
        .I1(ALU_forward_muxB[20]),
        .I2(ALU_forward_muxA[21]),
        .I3(ALU_forward_muxB[21]),
        .O(\EX_MEM_reg[ALU_result][22]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__1
       (.I0(ALU_forward_muxA[21]),
        .I1(\DE_EX_reg[imm][27] [20]),
        .I2(ALU_forward_muxA[20]),
        .I3(\DE_EX_reg[imm][27] [19]),
        .O(reg_file_reg_1_18[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7
       (.I0(\DE_EX_reg[imm][27] [18]),
        .I1(ALU_forward_muxA[19]),
        .I2(\DE_EX_reg[imm][27] [17]),
        .I3(ALU_forward_muxA[18]),
        .O(reg_file_reg_1_8[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__0
       (.I0(ALU_forward_muxA[18]),
        .I1(ALU_forward_muxB[18]),
        .I2(ALU_forward_muxA[19]),
        .I3(ALU_forward_muxB[19]),
        .O(\EX_MEM_reg[ALU_result][22]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__1
       (.I0(\DE_EX_reg[imm][27] [18]),
        .I1(ALU_forward_muxA[19]),
        .I2(\DE_EX_reg[imm][27] [17]),
        .I3(ALU_forward_muxA[18]),
        .O(reg_file_reg_1_18[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8
       (.I0(\DE_EX_reg[imm][27] [16]),
        .I1(ALU_forward_muxA[17]),
        .I2(\DE_EX_reg[imm][27] [15]),
        .I3(ALU_forward_muxA[16]),
        .O(reg_file_reg_1_8[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__0
       (.I0(ALU_forward_muxA[16]),
        .I1(ALU_forward_muxB[16]),
        .I2(ALU_forward_muxA[17]),
        .I3(ALU_forward_muxB[17]),
        .O(\EX_MEM_reg[ALU_result][22]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__1
       (.I0(\DE_EX_reg[imm][27] [16]),
        .I1(ALU_forward_muxA[17]),
        .I2(\DE_EX_reg[imm][27] [15]),
        .I3(ALU_forward_muxA[16]),
        .O(reg_file_reg_1_18[0]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__2_i_1
       (.I0(ALU_forward_muxA[30]),
        .I1(ALU_srcB[30]),
        .I2(ALU_forward_muxA__143),
        .I3(ALU_srcB__95),
        .O(reg_file_reg_1_9[3]));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__2_i_1__0
       (.I0(ALU_forward_muxA[30]),
        .I1(ALU_srcB[30]),
        .I2(ALU_forward_muxA__143),
        .I3(ALU_srcB__95),
        .O(reg_file_reg_1_10[3]));
  LUT4 #(
    .INIT(16'h0C8E)) 
    i__carry__2_i_1__1
       (.I0(ALU_forward_muxB[30]),
        .I1(ALU_forward_muxA__143),
        .I2(ALU_forward_muxB[31]),
        .I3(ALU_forward_muxA[30]),
        .O(reg_file_reg_2_3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__2
       (.I0(ALU_forward_muxA[15]),
        .I1(\DE_EX_reg[imm][27] [14]),
        .O(reg_file_reg_1_0[3]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__2_i_2
       (.I0(ALU_forward_muxA[28]),
        .I1(ALU_srcB[28]),
        .I2(ALU_forward_muxA[29]),
        .I3(ALU_srcB[29]),
        .O(reg_file_reg_1_9[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__0
       (.I0(ALU_forward_muxB[28]),
        .I1(ALU_forward_muxA[28]),
        .I2(ALU_forward_muxA[29]),
        .I3(ALU_forward_muxB[29]),
        .O(reg_file_reg_2_3[2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__2_i_2__1
       (.I0(ALU_forward_muxA[28]),
        .I1(ALU_srcB[28]),
        .I2(ALU_forward_muxA[29]),
        .I3(ALU_srcB[29]),
        .O(reg_file_reg_1_10[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__2
       (.I0(\DE_EX_reg[imm][27] [13]),
        .I1(ALU_forward_muxA[14]),
        .O(reg_file_reg_1_0[2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__2_i_3
       (.I0(ALU_forward_muxA[26]),
        .I1(\DE_EX_reg[imm][27] [25]),
        .I2(ALU_forward_muxA[27]),
        .I3(\DE_EX_reg[imm][27] [26]),
        .O(reg_file_reg_1_9[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__0
       (.I0(ALU_forward_muxB[26]),
        .I1(ALU_forward_muxA[26]),
        .I2(ALU_forward_muxA[27]),
        .I3(ALU_forward_muxB[27]),
        .O(reg_file_reg_2_3[1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__2_i_3__1
       (.I0(ALU_forward_muxA[26]),
        .I1(\DE_EX_reg[imm][27] [25]),
        .I2(ALU_forward_muxA[27]),
        .I3(\DE_EX_reg[imm][27] [26]),
        .O(reg_file_reg_1_10[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__2
       (.I0(ALU_forward_muxA[13]),
        .I1(\DE_EX_reg[imm][27] [12]),
        .O(reg_file_reg_1_0[1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__2_i_4
       (.I0(ALU_forward_muxA[24]),
        .I1(\DE_EX_reg[imm][27] [23]),
        .I2(ALU_forward_muxA[25]),
        .I3(\DE_EX_reg[imm][27] [24]),
        .O(reg_file_reg_1_9[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__0
       (.I0(ALU_forward_muxB[24]),
        .I1(ALU_forward_muxA[24]),
        .I2(ALU_forward_muxA[25]),
        .I3(ALU_forward_muxB[25]),
        .O(reg_file_reg_2_3[0]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry__2_i_4__1
       (.I0(ALU_forward_muxA[24]),
        .I1(\DE_EX_reg[imm][27] [23]),
        .I2(ALU_forward_muxA[25]),
        .I3(\DE_EX_reg[imm][27] [24]),
        .O(reg_file_reg_1_10[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__2
       (.I0(\DE_EX_reg[imm][27] [11]),
        .I1(ALU_forward_muxA[12]),
        .O(reg_file_reg_1_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5
       (.I0(ALU_forward_muxA[30]),
        .I1(ALU_forward_muxB[30]),
        .I2(ALU_forward_muxA__143),
        .I3(ALU_forward_muxB[31]),
        .O(reg_file_reg_1_12[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__0
       (.I0(ALU_srcB__95),
        .I1(ALU_forward_muxA__143),
        .I2(ALU_srcB[30]),
        .I3(ALU_forward_muxA[30]),
        .O(\DE_EX_reg[imm][31]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__1
       (.I0(ALU_srcB__95),
        .I1(ALU_forward_muxA__143),
        .I2(ALU_srcB[30]),
        .I3(ALU_forward_muxA[30]),
        .O(\DE_EX_reg[imm][31]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6
       (.I0(ALU_forward_muxA[28]),
        .I1(ALU_forward_muxB[28]),
        .I2(ALU_forward_muxA[29]),
        .I3(ALU_forward_muxB[29]),
        .O(reg_file_reg_1_12[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__0
       (.I0(ALU_forward_muxA[29]),
        .I1(ALU_srcB[29]),
        .I2(ALU_srcB[28]),
        .I3(ALU_forward_muxA[28]),
        .O(\DE_EX_reg[imm][31]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__1
       (.I0(ALU_forward_muxA[29]),
        .I1(ALU_srcB[29]),
        .I2(ALU_srcB[28]),
        .I3(ALU_forward_muxA[28]),
        .O(\DE_EX_reg[imm][31]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7
       (.I0(ALU_forward_muxA[27]),
        .I1(\DE_EX_reg[imm][27] [26]),
        .I2(ALU_forward_muxA[26]),
        .I3(\DE_EX_reg[imm][27] [25]),
        .O(\DE_EX_reg[imm][31]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__0
       (.I0(ALU_forward_muxA[26]),
        .I1(ALU_forward_muxB[26]),
        .I2(ALU_forward_muxA[27]),
        .I3(ALU_forward_muxB[27]),
        .O(reg_file_reg_1_12[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__1
       (.I0(ALU_forward_muxA[27]),
        .I1(\DE_EX_reg[imm][27] [26]),
        .I2(ALU_forward_muxA[26]),
        .I3(\DE_EX_reg[imm][27] [25]),
        .O(\DE_EX_reg[imm][31]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8
       (.I0(ALU_forward_muxA[25]),
        .I1(\DE_EX_reg[imm][27] [24]),
        .I2(ALU_forward_muxA[24]),
        .I3(\DE_EX_reg[imm][27] [23]),
        .O(\DE_EX_reg[imm][31]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__0
       (.I0(ALU_forward_muxA[24]),
        .I1(ALU_forward_muxB[24]),
        .I2(ALU_forward_muxA[25]),
        .I3(ALU_forward_muxB[25]),
        .O(reg_file_reg_1_12[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__1
       (.I0(ALU_forward_muxA[25]),
        .I1(\DE_EX_reg[imm][27] [24]),
        .I2(ALU_forward_muxA[24]),
        .I3(\DE_EX_reg[imm][27] [23]),
        .O(\DE_EX_reg[imm][31]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_1
       (.I0(\DE_EX_reg[imm][27] [18]),
        .I1(ALU_forward_muxA[19]),
        .O(\DE_EX_reg[imm][19] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2
       (.I0(\DE_EX_reg[imm][27] [17]),
        .I1(ALU_forward_muxA[18]),
        .O(\DE_EX_reg[imm][19] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_3
       (.I0(\DE_EX_reg[imm][27] [16]),
        .I1(ALU_forward_muxA[17]),
        .O(\DE_EX_reg[imm][19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_4
       (.I0(\DE_EX_reg[imm][27] [15]),
        .I1(ALU_forward_muxA[16]),
        .O(\DE_EX_reg[imm][19] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_1
       (.I0(ALU_forward_muxA[23]),
        .I1(\DE_EX_reg[imm][27] [22]),
        .O(reg_file_reg_1_2[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_2
       (.I0(ALU_forward_muxA[22]),
        .I1(\DE_EX_reg[imm][27] [21]),
        .O(reg_file_reg_1_2[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_3
       (.I0(ALU_forward_muxA[21]),
        .I1(\DE_EX_reg[imm][27] [20]),
        .O(reg_file_reg_1_2[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__4_i_4
       (.I0(ALU_forward_muxA[20]),
        .I1(\DE_EX_reg[imm][27] [19]),
        .O(reg_file_reg_1_2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_1
       (.I0(ALU_forward_muxA[27]),
        .I1(\DE_EX_reg[imm][27] [26]),
        .O(reg_file_reg_1_1[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_2
       (.I0(ALU_forward_muxA[26]),
        .I1(\DE_EX_reg[imm][27] [25]),
        .O(reg_file_reg_1_1[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_3
       (.I0(ALU_forward_muxA[25]),
        .I1(\DE_EX_reg[imm][27] [24]),
        .O(reg_file_reg_1_1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__5_i_4
       (.I0(ALU_forward_muxA[24]),
        .I1(\DE_EX_reg[imm][27] [23]),
        .O(reg_file_reg_1_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_1
       (.I0(ALU_srcB__95),
        .I1(ALU_forward_muxA__143),
        .O(\DE_EX_reg[imm][31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_2
       (.I0(ALU_srcB[30]),
        .I1(ALU_forward_muxA[30]),
        .O(\DE_EX_reg[imm][31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_3
       (.I0(ALU_forward_muxA[29]),
        .I1(ALU_srcB[29]),
        .O(\DE_EX_reg[imm][31] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__6_i_4
       (.I0(ALU_srcB[28]),
        .I1(ALU_forward_muxA[28]),
        .O(\DE_EX_reg[imm][31] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(ALU_forward_muxB[10]),
        .I1(ALU_forward_muxA[10]),
        .I2(ALU_forward_muxB[11]),
        .I3(ALU_forward_muxA[11]),
        .I4(ALU_forward_muxA[9]),
        .I5(ALU_forward_muxB[9]),
        .O(reg_file_reg_2_2[3]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_1__0
       (.I0(ALU_forward_muxA[6]),
        .I1(\DE_EX_reg[imm][27] [5]),
        .I2(ALU_forward_muxA[7]),
        .I3(\DE_EX_reg[imm][27] [6]),
        .O(reg_file_reg_1_14[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__1
       (.I0(ALU_forward_muxB[6]),
        .I1(ALU_forward_muxA[6]),
        .I2(ALU_forward_muxA[7]),
        .I3(ALU_forward_muxB[7]),
        .O(reg_file_reg_2_5[3]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_1__2
       (.I0(ALU_forward_muxA[6]),
        .I1(\DE_EX_reg[imm][27] [5]),
        .I2(ALU_forward_muxA[7]),
        .I3(\DE_EX_reg[imm][27] [6]),
        .O(reg_file_reg_1_17[3]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__3
       (.I0(ALU_forward_muxA[3]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .O(reg_file_reg_1_5[3]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_2
       (.I0(ALU_forward_muxA[4]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(ALU_forward_muxA[5]),
        .I3(\DE_EX_reg[imm][27] [4]),
        .O(reg_file_reg_1_14[2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_2__0
       (.I0(ALU_forward_muxA[4]),
        .I1(ALU_forward_muxB[4]),
        .I2(ALU_forward_muxA[5]),
        .I3(ALU_forward_muxB[5]),
        .O(reg_file_reg_2_5[2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_2__1
       (.I0(ALU_forward_muxA[4]),
        .I1(\DE_EX_reg[imm][27] [3]),
        .I2(ALU_forward_muxA[5]),
        .I3(\DE_EX_reg[imm][27] [4]),
        .O(reg_file_reg_1_17[2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__2
       (.I0(ALU_forward_muxA[2]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .O(reg_file_reg_1_5[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__3
       (.I0(ALU_forward_muxB[7]),
        .I1(ALU_forward_muxA[7]),
        .I2(ALU_forward_muxB[8]),
        .I3(ALU_forward_muxA[8]),
        .I4(ALU_forward_muxA[6]),
        .I5(ALU_forward_muxB[6]),
        .O(reg_file_reg_2_2[2]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_3
       (.I0(ALU_forward_muxA[2]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[3]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .O(reg_file_reg_1_14[1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_3__0
       (.I0(ALU_forward_muxA[2]),
        .I1(ALU_forward_muxB[2]),
        .I2(ALU_forward_muxA[3]),
        .I3(ALU_forward_muxB[3]),
        .O(reg_file_reg_2_5[1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_3__1
       (.I0(ALU_forward_muxA[2]),
        .I1(\DE_EX_reg[imm][27] [1]),
        .I2(ALU_forward_muxA[3]),
        .I3(\DE_EX_reg[imm][27] [2]),
        .O(reg_file_reg_1_17[1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__2
       (.I0(ALU_forward_muxA[1]),
        .I1(\DE_EX_reg[imm][27] [0]),
        .O(reg_file_reg_1_5[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__3
       (.I0(ALU_forward_muxA[3]),
        .I1(ALU_forward_muxB[3]),
        .I2(ALU_forward_muxB[5]),
        .I3(ALU_forward_muxA[5]),
        .I4(ALU_forward_muxA[4]),
        .I5(ALU_forward_muxB[4]),
        .O(reg_file_reg_2_2[1]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_4
       (.I0(ALU_forward_muxA[0]),
        .I1(ALU_srcB[0]),
        .I2(ALU_forward_muxA[1]),
        .I3(\DE_EX_reg[imm][27] [0]),
        .O(reg_file_reg_1_14[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__0
       (.I0(ALU_forward_muxB[0]),
        .I1(ALU_forward_muxA[0]),
        .I2(ALU_forward_muxA[1]),
        .I3(ALU_forward_muxB[1]),
        .O(reg_file_reg_2_5[0]));
  LUT4 #(
    .INIT(16'h4F04)) 
    i__carry_i_4__1
       (.I0(ALU_forward_muxA[0]),
        .I1(ALU_srcB[0]),
        .I2(ALU_forward_muxA[1]),
        .I3(\DE_EX_reg[imm][27] [0]),
        .O(reg_file_reg_1_17[0]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__2
       (.I0(ALU_forward_muxA[0]),
        .I1(ALU_srcB[0]),
        .O(reg_file_reg_1_5[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__3
       (.I0(ALU_forward_muxA[1]),
        .I1(ALU_forward_muxB[1]),
        .I2(ALU_forward_muxA[2]),
        .I3(ALU_forward_muxB[2]),
        .I4(ALU_forward_muxA[0]),
        .I5(ALU_forward_muxB[0]),
        .O(reg_file_reg_2_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(ALU_forward_muxA[7]),
        .I1(\DE_EX_reg[imm][27] [6]),
        .I2(ALU_forward_muxA[6]),
        .I3(\DE_EX_reg[imm][27] [5]),
        .O(reg_file_reg_1_13[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__0
       (.I0(ALU_forward_muxA[7]),
        .I1(\DE_EX_reg[imm][27] [6]),
        .I2(ALU_forward_muxA[6]),
        .I3(\DE_EX_reg[imm][27] [5]),
        .O(reg_file_reg_1_16[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__1
       (.I0(ALU_forward_muxB[7]),
        .I1(ALU_forward_muxA[7]),
        .I2(ALU_forward_muxA[6]),
        .I3(ALU_forward_muxB[6]),
        .O(reg_file_reg_2_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(ALU_forward_muxA[5]),
        .I1(\DE_EX_reg[imm][27] [4]),
        .I2(ALU_forward_muxA[4]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(reg_file_reg_1_13[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(ALU_forward_muxA[5]),
        .I1(\DE_EX_reg[imm][27] [4]),
        .I2(ALU_forward_muxA[4]),
        .I3(\DE_EX_reg[imm][27] [3]),
        .O(reg_file_reg_1_16[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__1
       (.I0(ALU_forward_muxB[5]),
        .I1(ALU_forward_muxA[5]),
        .I2(ALU_forward_muxB[4]),
        .I3(ALU_forward_muxA[4]),
        .O(reg_file_reg_2_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(ALU_forward_muxA[3]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[2]),
        .I3(\DE_EX_reg[imm][27] [1]),
        .O(reg_file_reg_1_13[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(ALU_forward_muxA[3]),
        .I1(\DE_EX_reg[imm][27] [2]),
        .I2(ALU_forward_muxA[2]),
        .I3(\DE_EX_reg[imm][27] [1]),
        .O(reg_file_reg_1_16[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__1
       (.I0(ALU_forward_muxA[3]),
        .I1(ALU_forward_muxB[3]),
        .I2(ALU_forward_muxB[2]),
        .I3(ALU_forward_muxA[2]),
        .O(reg_file_reg_2_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(ALU_forward_muxA[1]),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(ALU_forward_muxA[0]),
        .I3(ALU_srcB[0]),
        .O(reg_file_reg_1_13[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(ALU_forward_muxA[1]),
        .I1(\DE_EX_reg[imm][27] [0]),
        .I2(ALU_forward_muxA[0]),
        .I3(ALU_srcB[0]),
        .O(reg_file_reg_1_16[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__1
       (.I0(ALU_forward_muxA[1]),
        .I1(ALU_forward_muxB[1]),
        .I2(ALU_forward_muxA[0]),
        .I3(ALU_forward_muxB[0]),
        .O(reg_file_reg_2_1[0]));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_REG_FILE/reg_file_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    reg_file_reg_1
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,rs1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,reg_file_reg_2_10,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DIADI({wd[15:5],reg_file_reg_2_7[4:0]}),
        .DIBDI({reg_file_reg_2_7[12:5],wd[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\DE_EX_reg[rs1_data] [15:0]),
        .DOBDO(\DE_EX_reg[rs1_data] [31:16]),
        .DOPADOP(NLW_reg_file_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_reg_file_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(p_0_in__0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(flush_E),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({p_0_in__0,p_0_in__0,p_0_in__0,p_0_in__0}));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_1
       (.I0(reg_file_reg_1_21[10]),
        .I1(reg_file_reg_1_22[10]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[10]),
        .O(wd[15]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_10
       (.I0(reg_file_reg_1_21[1]),
        .I1(reg_file_reg_1_22[1]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[1]),
        .O(wd[6]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_11
       (.I0(reg_file_reg_1_21[0]),
        .I1(reg_file_reg_1_22[0]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[0]),
        .O(wd[5]));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    reg_file_reg_1_i_2
       (.I0(reg_file_reg_1_21[9]),
        .I1(reg_file_reg_1_22[9]),
        .I2(reg_file_reg_1_24[9]),
        .I3(reg_file_reg_1_23[0]),
        .I4(reg_file_reg_1_23[1]),
        .O(wd[14]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_25
       (.I0(reg_file_reg_1_21[18]),
        .I1(reg_file_reg_1_22[18]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[18]),
        .O(wd[23]));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    reg_file_reg_1_i_26
       (.I0(reg_file_reg_1_21[17]),
        .I1(reg_file_reg_1_22[17]),
        .I2(reg_file_reg_1_24[17]),
        .I3(reg_file_reg_1_23[0]),
        .I4(reg_file_reg_1_23[1]),
        .O(wd[22]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_27
       (.I0(reg_file_reg_1_21[16]),
        .I1(reg_file_reg_1_22[16]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[16]),
        .O(wd[21]));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    reg_file_reg_1_i_28
       (.I0(reg_file_reg_1_21[15]),
        .I1(reg_file_reg_1_22[15]),
        .I2(reg_file_reg_1_24[15]),
        .I3(reg_file_reg_1_23[0]),
        .I4(reg_file_reg_1_23[1]),
        .O(wd[20]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_29
       (.I0(reg_file_reg_1_21[14]),
        .I1(reg_file_reg_1_22[14]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[14]),
        .O(wd[19]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_3
       (.I0(reg_file_reg_1_21[8]),
        .I1(reg_file_reg_1_22[8]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[8]),
        .O(wd[13]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_30
       (.I0(reg_file_reg_1_21[13]),
        .I1(reg_file_reg_1_22[13]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[13]),
        .O(wd[18]));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    reg_file_reg_1_i_31
       (.I0(reg_file_reg_1_21[12]),
        .I1(reg_file_reg_1_22[12]),
        .I2(reg_file_reg_1_24[12]),
        .I3(reg_file_reg_1_23[0]),
        .I4(reg_file_reg_1_23[1]),
        .O(wd[17]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_32
       (.I0(reg_file_reg_1_21[11]),
        .I1(reg_file_reg_1_22[11]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[11]),
        .O(wd[16]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    reg_file_reg_1_i_33
       (.I0(reg_file_reg_1_25),
        .I1(reg_file_reg_2_10[0]),
        .I2(reg_file_reg_2_10[3]),
        .I3(reg_file_reg_2_10[2]),
        .I4(reg_file_reg_2_10[4]),
        .I5(reg_file_reg_2_10[1]),
        .O(p_0_in__0));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_4
       (.I0(reg_file_reg_1_21[7]),
        .I1(reg_file_reg_1_22[7]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[7]),
        .O(wd[12]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_5
       (.I0(reg_file_reg_1_21[6]),
        .I1(reg_file_reg_1_22[6]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[6]),
        .O(wd[11]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_6
       (.I0(reg_file_reg_1_21[5]),
        .I1(reg_file_reg_1_22[5]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[5]),
        .O(wd[10]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_7
       (.I0(reg_file_reg_1_21[4]),
        .I1(reg_file_reg_1_22[4]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[4]),
        .O(wd[9]));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    reg_file_reg_1_i_8
       (.I0(reg_file_reg_1_21[3]),
        .I1(reg_file_reg_1_22[3]),
        .I2(reg_file_reg_1_24[3]),
        .I3(reg_file_reg_1_23[0]),
        .I4(reg_file_reg_1_23[1]),
        .O(wd[8]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_9
       (.I0(reg_file_reg_1_21[2]),
        .I1(reg_file_reg_1_22[2]),
        .I2(reg_file_reg_1_23[0]),
        .I3(reg_file_reg_1_23[1]),
        .I4(reg_file_reg_1_24[2]),
        .O(wd[7]));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "my_otter/OTTER_REG_FILE/reg_file_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    reg_file_reg_2
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,\IF_DE[rs2_addr] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,reg_file_reg_2_10,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK_50MHz_BUFG),
        .CLKBWRCLK(CLK_50MHz_BUFG),
        .DIADI({wd[15:5],reg_file_reg_2_7[4:0]}),
        .DIBDI({reg_file_reg_2_7[12:5],wd[23:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\DE_EX_reg[rs2_data] [15:0]),
        .DOBDO(\DE_EX_reg[rs2_data] [31:16]),
        .DOPADOP(NLW_reg_file_reg_2_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_reg_file_reg_2_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(p_0_in__0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(flush_E),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({p_0_in__0,p_0_in__0,p_0_in__0,p_0_in__0}));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__0_i_1
       (.I0(wd[7]),
        .I1(\DE_EX_reg[rs1_data] [7]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [7]),
        .O(ALU_forward_muxA[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__0_i_10
       (.I0(i__carry__2_i_1_0[6]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[6]),
        .O(\DE_EX_reg[imm][27] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__0_i_11
       (.I0(i__carry__2_i_1_0[5]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[5]),
        .O(\DE_EX_reg[imm][27] [4]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    result0_carry__0_i_12
       (.I0(i__carry__2_i_1_0[4]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(\EX_MEM[ALU_result][4]_i_12 ),
        .I3(\EX_MEM[ALU_result][25]_i_4_0 ),
        .I4(\DE_EX_reg[rs2_data] [4]),
        .I5(\EX_MEM[ALU_result][4]_i_12_0 ),
        .O(\DE_EX_reg[imm][27] [3]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__0_i_2
       (.I0(wd[6]),
        .I1(\DE_EX_reg[rs1_data] [6]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [6]),
        .O(ALU_forward_muxA[6]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__0_i_3
       (.I0(wd[5]),
        .I1(\DE_EX_reg[rs1_data] [5]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [5]),
        .O(ALU_forward_muxA[5]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    result0_carry__0_i_4
       (.I0(\EX_MEM_reg[write_data][31] [4]),
        .I1(\DE_EX_reg[rs1_data] [4]),
        .I2(reg_file_reg_2_7[4]),
        .I3(forwardA_E),
        .I4(\result0_inferred__7/i__carry__0 ),
        .O(ALU_forward_muxA[4]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__0_i_5
       (.I0(\DE_EX_reg[imm][27] [6]),
        .I1(ALU_forward_muxA[7]),
        .O(\DE_EX_reg[imm][7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__0_i_6
       (.I0(\DE_EX_reg[imm][27] [5]),
        .I1(ALU_forward_muxA[6]),
        .O(\DE_EX_reg[imm][7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__0_i_7
       (.I0(\DE_EX_reg[imm][27] [4]),
        .I1(ALU_forward_muxA[5]),
        .O(\DE_EX_reg[imm][7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__0_i_8
       (.I0(\DE_EX_reg[imm][27] [3]),
        .I1(ALU_forward_muxA[4]),
        .O(\DE_EX_reg[imm][7] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__0_i_9
       (.I0(i__carry__2_i_1_0[7]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[7]),
        .O(\DE_EX_reg[imm][27] [6]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__1_i_1
       (.I0(wd[11]),
        .I1(\DE_EX_reg[rs1_data] [11]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [11]),
        .O(ALU_forward_muxA[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__1_i_10
       (.I0(i__carry__2_i_1_0[10]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[10]),
        .O(\DE_EX_reg[imm][27] [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__1_i_11
       (.I0(i__carry__2_i_1_0[9]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[9]),
        .O(\DE_EX_reg[imm][27] [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__1_i_12
       (.I0(i__carry__2_i_1_0[8]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[8]),
        .O(\DE_EX_reg[imm][27] [7]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__1_i_2
       (.I0(wd[10]),
        .I1(\DE_EX_reg[rs1_data] [10]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [10]),
        .O(ALU_forward_muxA[10]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__1_i_3
       (.I0(wd[9]),
        .I1(\DE_EX_reg[rs1_data] [9]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [9]),
        .O(ALU_forward_muxA[9]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    result0_carry__1_i_4
       (.I0(\EX_MEM_reg[write_data][31] [8]),
        .I1(\DE_EX_reg[rs1_data] [8]),
        .I2(wd[8]),
        .I3(forwardA_E),
        .I4(\result0_inferred__7/i__carry__0 ),
        .O(ALU_forward_muxA[8]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__1_i_5
       (.I0(\DE_EX_reg[imm][27] [10]),
        .I1(ALU_forward_muxA[11]),
        .O(\DE_EX_reg[imm][11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__1_i_6
       (.I0(\DE_EX_reg[imm][27] [9]),
        .I1(ALU_forward_muxA[10]),
        .O(\DE_EX_reg[imm][11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__1_i_7
       (.I0(\DE_EX_reg[imm][27] [8]),
        .I1(ALU_forward_muxA[9]),
        .O(\DE_EX_reg[imm][11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__1_i_8
       (.I0(\DE_EX_reg[imm][27] [7]),
        .I1(ALU_forward_muxA[8]),
        .O(\DE_EX_reg[imm][11] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__1_i_9
       (.I0(i__carry__2_i_1_0[11]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[11]),
        .O(\DE_EX_reg[imm][27] [10]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__2_i_1
       (.I0(wd[15]),
        .I1(\DE_EX_reg[rs1_data] [15]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [15]),
        .O(ALU_forward_muxA[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__2_i_10
       (.I0(i__carry__2_i_1_0[14]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[14]),
        .O(\DE_EX_reg[imm][27] [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__2_i_11
       (.I0(i__carry__2_i_1_0[13]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[13]),
        .O(\DE_EX_reg[imm][27] [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__2_i_12
       (.I0(i__carry__2_i_1_0[12]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[12]),
        .O(\DE_EX_reg[imm][27] [11]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    result0_carry__2_i_2
       (.I0(\EX_MEM_reg[write_data][31] [14]),
        .I1(\DE_EX_reg[rs1_data] [14]),
        .I2(wd[14]),
        .I3(forwardA_E),
        .I4(\result0_inferred__7/i__carry__0 ),
        .O(ALU_forward_muxA[14]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__2_i_3
       (.I0(wd[13]),
        .I1(\DE_EX_reg[rs1_data] [13]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [13]),
        .O(ALU_forward_muxA[13]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__2_i_4
       (.I0(wd[12]),
        .I1(\DE_EX_reg[rs1_data] [12]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [12]),
        .O(ALU_forward_muxA[12]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__2_i_5
       (.I0(ALU_forward_muxA[15]),
        .I1(\DE_EX_reg[imm][27] [14]),
        .O(reg_file_reg_1_19[3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__2_i_6
       (.I0(ALU_forward_muxA[14]),
        .I1(\DE_EX_reg[imm][27] [13]),
        .O(reg_file_reg_1_19[2]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__2_i_7
       (.I0(ALU_forward_muxA[13]),
        .I1(\DE_EX_reg[imm][27] [12]),
        .O(reg_file_reg_1_19[1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__2_i_8
       (.I0(ALU_forward_muxA[12]),
        .I1(\DE_EX_reg[imm][27] [11]),
        .O(reg_file_reg_1_19[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__2_i_9
       (.I0(i__carry__2_i_1_0[15]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[15]),
        .O(\DE_EX_reg[imm][27] [14]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__3_i_1
       (.I0(wd[19]),
        .I1(\DE_EX_reg[rs1_data] [19]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [19]),
        .O(ALU_forward_muxA[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__3_i_10
       (.I0(i__carry__2_i_1_0[18]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[18]),
        .O(\DE_EX_reg[imm][27] [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__3_i_11
       (.I0(i__carry__2_i_1_0[17]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[17]),
        .O(\DE_EX_reg[imm][27] [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__3_i_12
       (.I0(i__carry__2_i_1_0[16]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[16]),
        .O(\DE_EX_reg[imm][27] [15]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__3_i_2
       (.I0(wd[18]),
        .I1(\DE_EX_reg[rs1_data] [18]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [18]),
        .O(ALU_forward_muxA[18]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    result0_carry__3_i_3
       (.I0(\EX_MEM_reg[write_data][31] [17]),
        .I1(\DE_EX_reg[rs1_data] [17]),
        .I2(wd[17]),
        .I3(forwardA_E),
        .I4(\result0_inferred__7/i__carry__0 ),
        .O(ALU_forward_muxA[17]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__3_i_4
       (.I0(wd[16]),
        .I1(\DE_EX_reg[rs1_data] [16]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [16]),
        .O(ALU_forward_muxA[16]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__3_i_5
       (.I0(ALU_forward_muxA[19]),
        .I1(\DE_EX_reg[imm][27] [18]),
        .O(reg_file_reg_1_20[3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__3_i_6
       (.I0(ALU_forward_muxA[18]),
        .I1(\DE_EX_reg[imm][27] [17]),
        .O(reg_file_reg_1_20[2]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__3_i_7
       (.I0(ALU_forward_muxA[17]),
        .I1(\DE_EX_reg[imm][27] [16]),
        .O(reg_file_reg_1_20[1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__3_i_8
       (.I0(ALU_forward_muxA[16]),
        .I1(\DE_EX_reg[imm][27] [15]),
        .O(reg_file_reg_1_20[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__3_i_9
       (.I0(i__carry__2_i_1_0[19]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[19]),
        .O(\DE_EX_reg[imm][27] [18]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__4_i_1
       (.I0(wd[23]),
        .I1(\DE_EX_reg[rs1_data] [23]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [23]),
        .O(ALU_forward_muxA[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__4_i_10
       (.I0(i__carry__2_i_1_0[22]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[22]),
        .O(\DE_EX_reg[imm][27] [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__4_i_11
       (.I0(i__carry__2_i_1_0[21]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[21]),
        .O(\DE_EX_reg[imm][27] [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__4_i_12
       (.I0(i__carry__2_i_1_0[20]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[20]),
        .O(\DE_EX_reg[imm][27] [19]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    result0_carry__4_i_2
       (.I0(\EX_MEM_reg[write_data][31] [22]),
        .I1(\DE_EX_reg[rs1_data] [22]),
        .I2(wd[22]),
        .I3(forwardA_E),
        .I4(\result0_inferred__7/i__carry__0 ),
        .O(ALU_forward_muxA[22]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__4_i_3
       (.I0(wd[21]),
        .I1(\DE_EX_reg[rs1_data] [21]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [21]),
        .O(ALU_forward_muxA[21]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    result0_carry__4_i_4
       (.I0(\EX_MEM_reg[write_data][31] [20]),
        .I1(\DE_EX_reg[rs1_data] [20]),
        .I2(wd[20]),
        .I3(forwardA_E),
        .I4(\result0_inferred__7/i__carry__0 ),
        .O(ALU_forward_muxA[20]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__4_i_5
       (.I0(\DE_EX_reg[imm][27] [22]),
        .I1(ALU_forward_muxA[23]),
        .O(\DE_EX_reg[imm][23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__4_i_6
       (.I0(\DE_EX_reg[imm][27] [21]),
        .I1(ALU_forward_muxA[22]),
        .O(\DE_EX_reg[imm][23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__4_i_7
       (.I0(\DE_EX_reg[imm][27] [20]),
        .I1(ALU_forward_muxA[21]),
        .O(\DE_EX_reg[imm][23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__4_i_8
       (.I0(\DE_EX_reg[imm][27] [19]),
        .I1(ALU_forward_muxA[20]),
        .O(\DE_EX_reg[imm][23] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__4_i_9
       (.I0(i__carry__2_i_1_0[23]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[23]),
        .O(\DE_EX_reg[imm][27] [22]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__5_i_1
       (.I0(reg_file_reg_2_7[8]),
        .I1(\DE_EX_reg[rs1_data] [27]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [27]),
        .O(ALU_forward_muxA[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__5_i_10
       (.I0(i__carry__2_i_1_0[26]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[26]),
        .O(\DE_EX_reg[imm][27] [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__5_i_11
       (.I0(i__carry__2_i_1_0[25]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[25]),
        .O(\DE_EX_reg[imm][27] [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__5_i_12
       (.I0(i__carry__2_i_1_0[24]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[24]),
        .O(\DE_EX_reg[imm][27] [23]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__5_i_2
       (.I0(reg_file_reg_2_7[7]),
        .I1(\DE_EX_reg[rs1_data] [26]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [26]),
        .O(ALU_forward_muxA[26]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__5_i_3
       (.I0(reg_file_reg_2_7[6]),
        .I1(\DE_EX_reg[rs1_data] [25]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [25]),
        .O(ALU_forward_muxA[25]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    result0_carry__5_i_4
       (.I0(\EX_MEM_reg[write_data][31] [24]),
        .I1(\DE_EX_reg[rs1_data] [24]),
        .I2(reg_file_reg_2_7[5]),
        .I3(forwardA_E),
        .I4(\result0_inferred__7/i__carry__0 ),
        .O(ALU_forward_muxA[24]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__5_i_5
       (.I0(\DE_EX_reg[imm][27] [26]),
        .I1(ALU_forward_muxA[27]),
        .O(\DE_EX_reg[imm][27]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__5_i_6
       (.I0(\DE_EX_reg[imm][27] [25]),
        .I1(ALU_forward_muxA[26]),
        .O(\DE_EX_reg[imm][27]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__5_i_7
       (.I0(\DE_EX_reg[imm][27] [24]),
        .I1(ALU_forward_muxA[25]),
        .O(\DE_EX_reg[imm][27]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__5_i_8
       (.I0(\DE_EX_reg[imm][27] [23]),
        .I1(ALU_forward_muxA[24]),
        .O(\DE_EX_reg[imm][27]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__5_i_9
       (.I0(i__carry__2_i_1_0[27]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[27]),
        .O(\DE_EX_reg[imm][27] [26]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__6_i_1
       (.I0(reg_file_reg_2_7[11]),
        .I1(\DE_EX_reg[rs1_data] [30]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [30]),
        .O(ALU_forward_muxA[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__6_i_10
       (.I0(i__carry__2_i_1_0[29]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[29]),
        .O(ALU_srcB[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__6_i_11
       (.I0(i__carry__2_i_1_0[28]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[28]),
        .O(ALU_srcB[28]));
  LUT5 #(
    .INIT(32'h00AAF0CC)) 
    result0_carry__6_i_2
       (.I0(\EX_MEM_reg[write_data][31] [29]),
        .I1(\DE_EX_reg[rs1_data] [29]),
        .I2(reg_file_reg_2_7[10]),
        .I3(forwardA_E),
        .I4(\result0_inferred__7/i__carry__0 ),
        .O(ALU_forward_muxA[29]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry__6_i_3
       (.I0(reg_file_reg_2_7[9]),
        .I1(\DE_EX_reg[rs1_data] [28]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [28]),
        .O(ALU_forward_muxA[28]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__6_i_4
       (.I0(ALU_srcB__95),
        .I1(ALU_forward_muxA__143),
        .O(\DE_EX_reg[imm][31]_2 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__6_i_5
       (.I0(ALU_forward_muxA[30]),
        .I1(ALU_srcB[30]),
        .O(\DE_EX_reg[imm][31]_2 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__6_i_6
       (.I0(ALU_forward_muxA[29]),
        .I1(ALU_srcB[29]),
        .O(\DE_EX_reg[imm][31]_2 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry__6_i_7
       (.I0(ALU_forward_muxA[28]),
        .I1(ALU_srcB[28]),
        .O(\DE_EX_reg[imm][31]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__6_i_8
       (.I0(i__carry__2_i_1_0[31]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[31]),
        .O(ALU_srcB__95));
  LUT3 #(
    .INIT(8'hB8)) 
    result0_carry__6_i_9
       (.I0(i__carry__2_i_1_0[30]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(ALU_forward_muxB[30]),
        .O(ALU_srcB[30]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry_i_1
       (.I0(reg_file_reg_2_7[3]),
        .I1(\DE_EX_reg[rs1_data] [3]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [3]),
        .O(ALU_forward_muxA[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    result0_carry_i_11
       (.I0(i__carry__2_i_1_0[3]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(\EX_MEM[ALU_result][3]_i_6 ),
        .I3(\EX_MEM[ALU_result][25]_i_4_0 ),
        .I4(\DE_EX_reg[rs2_data] [3]),
        .I5(\EX_MEM[ALU_result][3]_i_6_0 ),
        .O(\DE_EX_reg[imm][27] [2]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    result0_carry_i_12
       (.I0(i__carry__2_i_1_0[2]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(\EX_MEM[ALU_result][2]_i_6 ),
        .I3(\EX_MEM[ALU_result][25]_i_4_0 ),
        .I4(\DE_EX_reg[rs2_data] [2]),
        .I5(\EX_MEM[ALU_result][2]_i_6_0 ),
        .O(\DE_EX_reg[imm][27] [1]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    result0_carry_i_13
       (.I0(i__carry__2_i_1_0[1]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(\EX_MEM[ALU_result][1]_i_6 ),
        .I3(\EX_MEM[ALU_result][25]_i_4_0 ),
        .I4(\DE_EX_reg[rs2_data] [1]),
        .I5(\EX_MEM[ALU_result][1]_i_6_0 ),
        .O(\DE_EX_reg[imm][27] [0]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    result0_carry_i_14
       (.I0(i__carry__2_i_1_0[0]),
        .I1(\DE_EX_reg[srcB_sel]__0 ),
        .I2(\EX_MEM[ALU_result][25]_i_4_1 ),
        .I3(\EX_MEM[ALU_result][25]_i_4_0 ),
        .I4(\DE_EX_reg[rs2_data] [0]),
        .I5(\EX_MEM[ALU_result][25]_i_4_2 ),
        .O(ALU_srcB[0]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry_i_2
       (.I0(reg_file_reg_2_7[2]),
        .I1(\DE_EX_reg[rs1_data] [2]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [2]),
        .O(ALU_forward_muxA[2]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry_i_3
       (.I0(reg_file_reg_2_7[1]),
        .I1(\DE_EX_reg[rs1_data] [1]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [1]),
        .O(ALU_forward_muxA[1]));
  LUT5 #(
    .INIT(32'hFFACF0AC)) 
    result0_carry_i_4
       (.I0(reg_file_reg_2_7[0]),
        .I1(\DE_EX_reg[rs1_data] [0]),
        .I2(forwardA_E),
        .I3(\result0_inferred__7/i__carry__0 ),
        .I4(\EX_MEM_reg[write_data][31] [0]),
        .O(ALU_forward_muxA[0]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry_i_5
       (.I0(\DE_EX_reg[imm][27] [2]),
        .I1(ALU_forward_muxA[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry_i_6
       (.I0(\DE_EX_reg[imm][27] [1]),
        .I1(ALU_forward_muxA[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry_i_7
       (.I0(\DE_EX_reg[imm][27] [0]),
        .I1(ALU_forward_muxA[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    result0_carry_i_8
       (.I0(ALU_srcB[0]),
        .I1(ALU_forward_muxA[0]),
        .O(S[0]));
endmodule

module reg_nb
   (D,
    E,
    \data_out_reg[13]_0 ,
    \data_out_reg[12]_0 ,
    \data_out_reg[13]_1 ,
    \data_out_reg[13]_2 ,
    \data_out_reg[15]_0 ,
    \data_out_reg[14]_0 ,
    \data_out_reg[15]_1 ,
    \data_out_reg[12]_1 ,
    \data_out_reg[15]_2 ,
    \data_out_reg[15]_3 ,
    \data_out_reg[14]_1 ,
    \data_out_reg[12]_2 ,
    \data_out_reg[14]_2 ,
    \data_out_reg[12]_3 ,
    \data_out_reg[13]_3 ,
    \data_out_reg[13]_4 ,
    \DE_EX_reg[rs2_addr][3] ,
    forwardB_E2__3,
    \EX_MEM_reg[regWrite] ,
    \EX_MEM_reg[rd_addr][3] ,
    \MEM_WB_reg[rd_addr][3] ,
    \MEM_WB_reg[regWrite] ,
    \MEM_WB_reg[memRead_data][31] ,
    \MEM_WB_reg[regWrite]_0 ,
    \MEM_WB_reg[memRead_data][3] ,
    \MEM_WB_reg[memRead_data][2] ,
    \MEM_WB_reg[memRead_data][1] ,
    \DE_EX_reg[rs2_addr][3]_0 ,
    forwardA_E,
    \EX_MEM_reg[rd_addr][2] ,
    \DE_EX_reg[IR][4] ,
    \DE_EX_reg[alu_fun][3] ,
    \DE_EX_reg[alu_fun][1] ,
    \DE_EX_reg[alu_fun][2] ,
    \DE_EX_reg[alu_fun][1]_0 ,
    \EX_MEM_reg[ALU_result][0] ,
    \EX_MEM_reg[ALU_result][2] ,
    \EX_MEM_reg[ALU_result][3] ,
    \EX_MEM_reg[ALU_result][4] ,
    \EX_MEM_reg[ALU_result][1] ,
    S,
    buttons_IBUF,
    \data_out_reg[0]_0 ,
    CLK_50MHz_BUFG,
    \data_out_reg[4]_0 ,
    \data_out_reg[8]_0 ,
    \data_out_reg[12]_4 ,
    \data_out_reg[16]_0 ,
    \data_out_reg[20]_0 ,
    \data_out_reg[24]_0 ,
    \data_out_reg[28]_0 ,
    \data_out_reg[31]_0 ,
    stall_D,
    Q,
    \EX_MEM[write_data][31]_i_2 ,
    \EX_MEM[write_data][31]_i_2_0 ,
    \EX_MEM[write_data][31]_i_2_1 ,
    \EX_MEM[write_data][31]_i_2_2 ,
    \EX_MEM[write_data][31]_i_2_3 ,
    result0_carry_i_9_0,
    result0_carry_i_9_1,
    result0_carry_i_9_2,
    reg_file_reg_2,
    reg_file_reg_2_0,
    reg_file_reg_2_1,
    reg_file_reg_2_2,
    result0_carry_i_9_3,
    result0_carry_i_9_4,
    result0_carry_i_9_5,
    result0_carry_i_9_6,
    result0_carry_i_9_7,
    \data_out_reg[0]_1 ,
    \EX_MEM[ALU_result][29]_i_6 ,
    result0_carry__0_i_12,
    BRANCH_target0_carry__6,
    BRANCH_target0_carry__6_0);
  output [31:0]D;
  output [0:0]E;
  output \data_out_reg[13]_0 ;
  output \data_out_reg[12]_0 ;
  output \data_out_reg[13]_1 ;
  output \data_out_reg[13]_2 ;
  output \data_out_reg[15]_0 ;
  output \data_out_reg[14]_0 ;
  output \data_out_reg[15]_1 ;
  output \data_out_reg[12]_1 ;
  output \data_out_reg[15]_2 ;
  output \data_out_reg[15]_3 ;
  output \data_out_reg[14]_1 ;
  output \data_out_reg[12]_2 ;
  output \data_out_reg[14]_2 ;
  output \data_out_reg[12]_3 ;
  output \data_out_reg[13]_3 ;
  output \data_out_reg[13]_4 ;
  output \DE_EX_reg[rs2_addr][3] ;
  output forwardB_E2__3;
  output \EX_MEM_reg[regWrite] ;
  output \EX_MEM_reg[rd_addr][3] ;
  output \MEM_WB_reg[rd_addr][3] ;
  output \MEM_WB_reg[regWrite] ;
  output [12:0]\MEM_WB_reg[memRead_data][31] ;
  output \MEM_WB_reg[regWrite]_0 ;
  output \MEM_WB_reg[memRead_data][3] ;
  output \MEM_WB_reg[memRead_data][2] ;
  output \MEM_WB_reg[memRead_data][1] ;
  output \DE_EX_reg[rs2_addr][3]_0 ;
  output [0:0]forwardA_E;
  output \EX_MEM_reg[rd_addr][2] ;
  output \DE_EX_reg[IR][4] ;
  output \DE_EX_reg[alu_fun][3] ;
  output \DE_EX_reg[alu_fun][1] ;
  output \DE_EX_reg[alu_fun][2] ;
  output \DE_EX_reg[alu_fun][1]_0 ;
  output \EX_MEM_reg[ALU_result][0] ;
  output \EX_MEM_reg[ALU_result][2] ;
  output \EX_MEM_reg[ALU_result][3] ;
  output \EX_MEM_reg[ALU_result][4] ;
  output \EX_MEM_reg[ALU_result][1] ;
  output [3:0]S;
  input [0:0]buttons_IBUF;
  input \data_out_reg[0]_0 ;
  input CLK_50MHz_BUFG;
  input [3:0]\data_out_reg[4]_0 ;
  input [3:0]\data_out_reg[8]_0 ;
  input [3:0]\data_out_reg[12]_4 ;
  input [3:0]\data_out_reg[16]_0 ;
  input [3:0]\data_out_reg[20]_0 ;
  input [3:0]\data_out_reg[24]_0 ;
  input [3:0]\data_out_reg[28]_0 ;
  input [2:0]\data_out_reg[31]_0 ;
  input stall_D;
  input [4:0]Q;
  input \EX_MEM[write_data][31]_i_2 ;
  input \EX_MEM[write_data][31]_i_2_0 ;
  input \EX_MEM[write_data][31]_i_2_1 ;
  input \EX_MEM[write_data][31]_i_2_2 ;
  input \EX_MEM[write_data][31]_i_2_3 ;
  input result0_carry_i_9_0;
  input [4:0]result0_carry_i_9_1;
  input result0_carry_i_9_2;
  input [12:0]reg_file_reg_2;
  input [12:0]reg_file_reg_2_0;
  input [1:0]reg_file_reg_2_1;
  input [12:0]reg_file_reg_2_2;
  input result0_carry_i_9_3;
  input result0_carry_i_9_4;
  input result0_carry_i_9_5;
  input result0_carry_i_9_6;
  input result0_carry_i_9_7;
  input [5:0]\data_out_reg[0]_1 ;
  input [2:0]\EX_MEM[ALU_result][29]_i_6 ;
  input [4:0]result0_carry__0_i_12;
  input [3:0]BRANCH_target0_carry__6;
  input [3:0]BRANCH_target0_carry__6_0;

  wire [3:0]BRANCH_target0_carry__6;
  wire [3:0]BRANCH_target0_carry__6_0;
  wire CLK_50MHz_BUFG;
  wire [31:0]D;
  wire \DE_EX_reg[IR][4] ;
  wire \DE_EX_reg[alu_fun][1] ;
  wire \DE_EX_reg[alu_fun][1]_0 ;
  wire \DE_EX_reg[alu_fun][2] ;
  wire \DE_EX_reg[alu_fun][3] ;
  wire \DE_EX_reg[rs2_addr][3] ;
  wire \DE_EX_reg[rs2_addr][3]_0 ;
  wire [0:0]E;
  wire [2:0]\EX_MEM[ALU_result][29]_i_6 ;
  wire \EX_MEM[write_data][31]_i_2 ;
  wire \EX_MEM[write_data][31]_i_2_0 ;
  wire \EX_MEM[write_data][31]_i_2_1 ;
  wire \EX_MEM[write_data][31]_i_2_2 ;
  wire \EX_MEM[write_data][31]_i_2_3 ;
  wire \EX_MEM_reg[ALU_result][0] ;
  wire \EX_MEM_reg[ALU_result][1] ;
  wire \EX_MEM_reg[ALU_result][2] ;
  wire \EX_MEM_reg[ALU_result][3] ;
  wire \EX_MEM_reg[ALU_result][4] ;
  wire \EX_MEM_reg[rd_addr][2] ;
  wire \EX_MEM_reg[rd_addr][3] ;
  wire \EX_MEM_reg[regWrite] ;
  wire \HAZARD_UNIT/forwardA_E2__3 ;
  wire \MEM_WB_reg[memRead_data][1] ;
  wire \MEM_WB_reg[memRead_data][2] ;
  wire [12:0]\MEM_WB_reg[memRead_data][31] ;
  wire \MEM_WB_reg[memRead_data][3] ;
  wire \MEM_WB_reg[rd_addr][3] ;
  wire \MEM_WB_reg[regWrite] ;
  wire \MEM_WB_reg[regWrite]_0 ;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]buttons_IBUF;
  wire \data_out_reg[0]_0 ;
  wire [5:0]\data_out_reg[0]_1 ;
  wire \data_out_reg[12]_0 ;
  wire \data_out_reg[12]_1 ;
  wire \data_out_reg[12]_2 ;
  wire \data_out_reg[12]_3 ;
  wire [3:0]\data_out_reg[12]_4 ;
  wire \data_out_reg[13]_0 ;
  wire \data_out_reg[13]_1 ;
  wire \data_out_reg[13]_2 ;
  wire \data_out_reg[13]_3 ;
  wire \data_out_reg[13]_4 ;
  wire \data_out_reg[14]_0 ;
  wire \data_out_reg[14]_1 ;
  wire \data_out_reg[14]_2 ;
  wire \data_out_reg[15]_0 ;
  wire \data_out_reg[15]_1 ;
  wire \data_out_reg[15]_2 ;
  wire \data_out_reg[15]_3 ;
  wire [3:0]\data_out_reg[16]_0 ;
  wire [3:0]\data_out_reg[20]_0 ;
  wire [3:0]\data_out_reg[24]_0 ;
  wire [3:0]\data_out_reg[28]_0 ;
  wire [2:0]\data_out_reg[31]_0 ;
  wire [3:0]\data_out_reg[4]_0 ;
  wire [3:0]\data_out_reg[8]_0 ;
  wire [0:0]forwardA_E;
  wire forwardB_E2__3;
  wire [12:0]reg_file_reg_2;
  wire [12:0]reg_file_reg_2_0;
  wire [1:0]reg_file_reg_2_1;
  wire [12:0]reg_file_reg_2_2;
  wire [4:0]result0_carry__0_i_12;
  wire result0_carry_i_15_n_0;
  wire result0_carry_i_16_n_0;
  wire result0_carry_i_17_n_0;
  wire result0_carry_i_18_n_0;
  wire result0_carry_i_20_n_0;
  wire result0_carry_i_9_0;
  wire [4:0]result0_carry_i_9_1;
  wire result0_carry_i_9_2;
  wire result0_carry_i_9_3;
  wire result0_carry_i_9_4;
  wire result0_carry_i_9_5;
  wire result0_carry_i_9_6;
  wire result0_carry_i_9_7;

  assign E = stall_D;
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__6_i_1
       (.I0(BRANCH_target0_carry__6[3]),
        .I1(BRANCH_target0_carry__6_0[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__6_i_2
       (.I0(BRANCH_target0_carry__6[2]),
        .I1(BRANCH_target0_carry__6_0[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__6_i_3
       (.I0(BRANCH_target0_carry__6[1]),
        .I1(BRANCH_target0_carry__6_0[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    BRANCH_target0_carry__6_i_4
       (.I0(BRANCH_target0_carry__6[0]),
        .I1(BRANCH_target0_carry__6_0[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM[ALU_result][29]_i_10 
       (.I0(\EX_MEM[ALU_result][29]_i_6 [2]),
        .I1(\EX_MEM[ALU_result][29]_i_6 [0]),
        .O(\DE_EX_reg[alu_fun][3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \EX_MEM[ALU_result][30]_i_4 
       (.I0(\EX_MEM[ALU_result][29]_i_6 [1]),
        .I1(\EX_MEM[ALU_result][29]_i_6 [0]),
        .O(\DE_EX_reg[alu_fun][2] ));
  LUT2 #(
    .INIT(4'h1)) 
    \EX_MEM[ALU_result][31]_i_7 
       (.I0(\EX_MEM[ALU_result][29]_i_6 [0]),
        .I1(\EX_MEM[ALU_result][29]_i_6 [1]),
        .O(\DE_EX_reg[alu_fun][1]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \EX_MEM[ALU_result][31]_i_9 
       (.I0(\EX_MEM[ALU_result][29]_i_6 [0]),
        .I1(\EX_MEM[ALU_result][29]_i_6 [1]),
        .O(\DE_EX_reg[alu_fun][1] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \EX_MEM[write_data][31]_i_4 
       (.I0(result0_carry_i_9_1[3]),
        .I1(\EX_MEM[write_data][31]_i_2 ),
        .I2(result0_carry_i_9_1[4]),
        .I3(\EX_MEM[write_data][31]_i_2_0 ),
        .I4(result0_carry_i_9_1[2]),
        .I5(\EX_MEM[write_data][31]_i_2_1 ),
        .O(\MEM_WB_reg[rd_addr][3] ));
  LUT5 #(
    .INIT(32'h82000082)) 
    \EX_MEM[write_data][31]_i_5 
       (.I0(result0_carry_i_9_2),
        .I1(result0_carry_i_9_1[0]),
        .I2(\EX_MEM[write_data][31]_i_2_2 ),
        .I3(result0_carry_i_9_1[1]),
        .I4(\EX_MEM[write_data][31]_i_2_3 ),
        .O(\MEM_WB_reg[regWrite] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \EX_MEM[write_data][31]_i_6 
       (.I0(Q[3]),
        .I1(\EX_MEM[write_data][31]_i_2 ),
        .I2(Q[4]),
        .I3(\EX_MEM[write_data][31]_i_2_0 ),
        .I4(Q[2]),
        .I5(\EX_MEM[write_data][31]_i_2_1 ),
        .O(\EX_MEM_reg[rd_addr][3] ));
  LUT5 #(
    .INIT(32'h82000082)) 
    \EX_MEM[write_data][31]_i_7 
       (.I0(result0_carry_i_9_0),
        .I1(Q[0]),
        .I2(\EX_MEM[write_data][31]_i_2_2 ),
        .I3(Q[1]),
        .I4(\EX_MEM[write_data][31]_i_2_3 ),
        .O(\EX_MEM_reg[regWrite] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \EX_MEM[write_data][31]_i_8 
       (.I0(\EX_MEM[write_data][31]_i_2 ),
        .I1(\EX_MEM[write_data][31]_i_2_2 ),
        .I2(\EX_MEM[write_data][31]_i_2_3 ),
        .I3(\EX_MEM[write_data][31]_i_2_0 ),
        .I4(\EX_MEM[write_data][31]_i_2_1 ),
        .O(forwardB_E2__3));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \data_out[0]_i_2 
       (.I0(\data_out_reg[0]_1 [4]),
        .I1(\data_out_reg[0]_1 [3]),
        .I2(\data_out_reg[0]_1 [5]),
        .I3(\data_out_reg[0]_1 [0]),
        .I4(\data_out_reg[0]_1 [1]),
        .I5(\data_out_reg[0]_1 [2]),
        .O(\DE_EX_reg[IR][4] ));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[0] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[0]_0 ),
        .Q(D[0]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[10] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[12]_4 [1]),
        .Q(D[10]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[11] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[12]_4 [2]),
        .Q(D[11]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[12] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[12]_4 [3]),
        .Q(D[12]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[13] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[16]_0 [0]),
        .Q(D[13]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[14] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[16]_0 [1]),
        .Q(D[14]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[15] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[16]_0 [2]),
        .Q(D[15]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[16] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[16]_0 [3]),
        .Q(D[16]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[17] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[20]_0 [0]),
        .Q(D[17]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[18] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[20]_0 [1]),
        .Q(D[18]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[19] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[20]_0 [2]),
        .Q(D[19]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[1] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[4]_0 [0]),
        .Q(D[1]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[20] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[20]_0 [3]),
        .Q(D[20]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[21] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[24]_0 [0]),
        .Q(D[21]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[22] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[24]_0 [1]),
        .Q(D[22]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[23] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[24]_0 [2]),
        .Q(D[23]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[24] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[24]_0 [3]),
        .Q(D[24]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[25] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[28]_0 [0]),
        .Q(D[25]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[26] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[28]_0 [1]),
        .Q(D[26]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[27] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[28]_0 [2]),
        .Q(D[27]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[28] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[28]_0 [3]),
        .Q(D[28]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[29] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[31]_0 [0]),
        .Q(D[29]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[2] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[4]_0 [1]),
        .Q(D[2]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[30] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[31]_0 [1]),
        .Q(D[30]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[31] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[31]_0 [2]),
        .Q(D[31]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[3] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[4]_0 [2]),
        .Q(D[3]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[4] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[4]_0 [3]),
        .Q(D[4]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[5] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[8]_0 [0]),
        .Q(D[5]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[6] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[8]_0 [1]),
        .Q(D[6]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[7] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[8]_0 [2]),
        .Q(D[7]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[8] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[8]_0 [3]),
        .Q(D[8]),
        .R(buttons_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \data_out_reg[9] 
       (.C(CLK_50MHz_BUFG),
        .CE(E),
        .D(\data_out_reg[12]_4 [0]),
        .Q(D[9]),
        .R(buttons_IBUF));
  LUT4 #(
    .INIT(16'h0001)) 
    memory_reg_bram_0_i_2
       (.I0(D[13]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[14]),
        .O(\data_out_reg[13]_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_10_i_2
       (.I0(D[14]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[13]),
        .O(\data_out_reg[14]_2 ));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_11_i_2
       (.I0(D[12]),
        .I1(D[14]),
        .I2(D[15]),
        .I3(D[13]),
        .O(\data_out_reg[12]_2 ));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_12_i_2
       (.I0(D[13]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[14]),
        .O(\data_out_reg[13]_4 ));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_13_i_2
       (.I0(D[12]),
        .I1(D[13]),
        .I2(D[15]),
        .I3(D[14]),
        .O(\data_out_reg[12]_3 ));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_14_i_2
       (.I0(D[13]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[14]),
        .O(\data_out_reg[13]_3 ));
  LUT4 #(
    .INIT(16'h8000)) 
    memory_reg_bram_15_i_2
       (.I0(D[13]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[14]),
        .O(\data_out_reg[13]_2 ));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_1_i_2
       (.I0(D[12]),
        .I1(D[13]),
        .I2(D[15]),
        .I3(D[14]),
        .O(\data_out_reg[12]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_2_i_2
       (.I0(D[13]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[14]),
        .O(\data_out_reg[13]_1 ));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_3_i_2
       (.I0(D[15]),
        .I1(D[14]),
        .I2(D[13]),
        .I3(D[12]),
        .O(\data_out_reg[15]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_4_i_2
       (.I0(D[14]),
        .I1(D[12]),
        .I2(D[15]),
        .I3(D[13]),
        .O(\data_out_reg[14]_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_5_i_2
       (.I0(D[15]),
        .I1(D[13]),
        .I2(D[14]),
        .I3(D[12]),
        .O(\data_out_reg[15]_1 ));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_6_i_2
       (.I0(D[15]),
        .I1(D[12]),
        .I2(D[14]),
        .I3(D[13]),
        .O(\data_out_reg[15]_2 ));
  LUT4 #(
    .INIT(16'h2000)) 
    memory_reg_bram_7_i_2
       (.I0(D[12]),
        .I1(D[15]),
        .I2(D[14]),
        .I3(D[13]),
        .O(\data_out_reg[12]_1 ));
  LUT4 #(
    .INIT(16'h0002)) 
    memory_reg_bram_8_i_2
       (.I0(D[15]),
        .I1(D[12]),
        .I2(D[14]),
        .I3(D[13]),
        .O(\data_out_reg[15]_3 ));
  LUT4 #(
    .INIT(16'h1000)) 
    memory_reg_bram_9_i_2
       (.I0(D[14]),
        .I1(D[13]),
        .I2(D[15]),
        .I3(D[12]),
        .O(\data_out_reg[14]_1 ));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    reg_file_reg_1_i_12
       (.I0(reg_file_reg_2[4]),
        .I1(reg_file_reg_2_0[4]),
        .I2(reg_file_reg_2_2[4]),
        .I3(reg_file_reg_2_1[0]),
        .I4(reg_file_reg_2_1[1]),
        .O(\MEM_WB_reg[memRead_data][31] [4]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_13
       (.I0(reg_file_reg_2[3]),
        .I1(reg_file_reg_2_0[3]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[3]),
        .O(\MEM_WB_reg[memRead_data][31] [3]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_14
       (.I0(reg_file_reg_2[2]),
        .I1(reg_file_reg_2_0[2]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[2]),
        .O(\MEM_WB_reg[memRead_data][31] [2]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_15
       (.I0(reg_file_reg_2[1]),
        .I1(reg_file_reg_2_0[1]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[1]),
        .O(\MEM_WB_reg[memRead_data][31] [1]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_16
       (.I0(reg_file_reg_2[0]),
        .I1(reg_file_reg_2_0[0]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[0]),
        .O(\MEM_WB_reg[memRead_data][31] [0]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_17
       (.I0(reg_file_reg_2[12]),
        .I1(reg_file_reg_2_0[12]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[12]),
        .O(\MEM_WB_reg[memRead_data][31] [12]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_18
       (.I0(reg_file_reg_2[11]),
        .I1(reg_file_reg_2_0[11]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[11]),
        .O(\MEM_WB_reg[memRead_data][31] [11]));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    reg_file_reg_1_i_19
       (.I0(reg_file_reg_2[10]),
        .I1(reg_file_reg_2_0[10]),
        .I2(reg_file_reg_2_2[10]),
        .I3(reg_file_reg_2_1[0]),
        .I4(reg_file_reg_2_1[1]),
        .O(\MEM_WB_reg[memRead_data][31] [10]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_20
       (.I0(reg_file_reg_2[9]),
        .I1(reg_file_reg_2_0[9]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[9]),
        .O(\MEM_WB_reg[memRead_data][31] [9]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_21
       (.I0(reg_file_reg_2[8]),
        .I1(reg_file_reg_2_0[8]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[8]),
        .O(\MEM_WB_reg[memRead_data][31] [8]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_22
       (.I0(reg_file_reg_2[7]),
        .I1(reg_file_reg_2_0[7]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[7]),
        .O(\MEM_WB_reg[memRead_data][31] [7]));
  LUT5 #(
    .INIT(32'hFAFC0AFC)) 
    reg_file_reg_1_i_23
       (.I0(reg_file_reg_2[6]),
        .I1(reg_file_reg_2_0[6]),
        .I2(reg_file_reg_2_1[0]),
        .I3(reg_file_reg_2_1[1]),
        .I4(reg_file_reg_2_2[6]),
        .O(\MEM_WB_reg[memRead_data][31] [6]));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    reg_file_reg_1_i_24
       (.I0(reg_file_reg_2[5]),
        .I1(reg_file_reg_2_0[5]),
        .I2(reg_file_reg_2_2[5]),
        .I3(reg_file_reg_2_1[0]),
        .I4(reg_file_reg_2_1[1]),
        .O(\MEM_WB_reg[memRead_data][31] [5]));
  LUT4 #(
    .INIT(16'h8000)) 
    result0_carry__0_i_13
       (.I0(\EX_MEM_reg[rd_addr][3] ),
        .I1(\EX_MEM_reg[regWrite] ),
        .I2(forwardB_E2__3),
        .I3(result0_carry__0_i_12[4]),
        .O(\EX_MEM_reg[ALU_result][4] ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    result0_carry__0_i_14
       (.I0(forwardB_E2__3),
        .I1(\EX_MEM_reg[regWrite] ),
        .I2(\EX_MEM_reg[rd_addr][3] ),
        .I3(\MEM_WB_reg[rd_addr][3] ),
        .I4(\MEM_WB_reg[regWrite] ),
        .I5(\MEM_WB_reg[memRead_data][31] [4]),
        .O(\DE_EX_reg[rs2_addr][3] ));
  LUT5 #(
    .INIT(32'h80080000)) 
    result0_carry_i_10
       (.I0(\HAZARD_UNIT/forwardA_E2__3 ),
        .I1(result0_carry_i_18_n_0),
        .I2(Q[2]),
        .I3(result0_carry_i_9_3),
        .I4(result0_carry_i_20_n_0),
        .O(\EX_MEM_reg[rd_addr][2] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    result0_carry_i_15
       (.I0(result0_carry_i_9_1[3]),
        .I1(result0_carry_i_9_4),
        .I2(result0_carry_i_9_5),
        .I3(result0_carry_i_9_1[4]),
        .I4(result0_carry_i_9_3),
        .I5(result0_carry_i_9_1[2]),
        .O(result0_carry_i_15_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    result0_carry_i_16
       (.I0(result0_carry_i_9_2),
        .I1(result0_carry_i_9_1[0]),
        .I2(result0_carry_i_9_6),
        .I3(result0_carry_i_9_7),
        .I4(result0_carry_i_9_1[1]),
        .O(result0_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    result0_carry_i_17
       (.I0(Q[3]),
        .I1(result0_carry_i_9_4),
        .I2(result0_carry_i_9_5),
        .I3(Q[4]),
        .I4(result0_carry_i_9_3),
        .I5(Q[2]),
        .O(result0_carry_i_17_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    result0_carry_i_18
       (.I0(result0_carry_i_9_0),
        .I1(Q[0]),
        .I2(result0_carry_i_9_6),
        .I3(result0_carry_i_9_7),
        .I4(Q[1]),
        .O(result0_carry_i_18_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    result0_carry_i_19
       (.I0(result0_carry_i_9_4),
        .I1(result0_carry_i_9_6),
        .I2(result0_carry_i_9_7),
        .I3(result0_carry_i_9_5),
        .I4(result0_carry_i_9_3),
        .O(\HAZARD_UNIT/forwardA_E2__3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    result0_carry_i_20
       (.I0(Q[3]),
        .I1(result0_carry_i_9_4),
        .I2(result0_carry_i_9_5),
        .I3(Q[4]),
        .O(result0_carry_i_20_n_0));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    result0_carry_i_21
       (.I0(\MEM_WB_reg[memRead_data][31] [3]),
        .I1(forwardB_E2__3),
        .I2(\EX_MEM_reg[regWrite] ),
        .I3(\EX_MEM_reg[rd_addr][3] ),
        .I4(\MEM_WB_reg[regWrite] ),
        .I5(\MEM_WB_reg[rd_addr][3] ),
        .O(\MEM_WB_reg[memRead_data][3] ));
  LUT5 #(
    .INIT(32'h0777FFFF)) 
    result0_carry_i_22
       (.I0(\MEM_WB_reg[regWrite] ),
        .I1(\MEM_WB_reg[rd_addr][3] ),
        .I2(\EX_MEM_reg[rd_addr][3] ),
        .I3(\EX_MEM_reg[regWrite] ),
        .I4(forwardB_E2__3),
        .O(\MEM_WB_reg[regWrite]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    result0_carry_i_23
       (.I0(result0_carry__0_i_12[3]),
        .I1(forwardB_E2__3),
        .I2(\EX_MEM_reg[regWrite] ),
        .I3(\EX_MEM_reg[rd_addr][3] ),
        .O(\EX_MEM_reg[ALU_result][3] ));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    result0_carry_i_24
       (.I0(\MEM_WB_reg[memRead_data][31] [2]),
        .I1(forwardB_E2__3),
        .I2(\EX_MEM_reg[regWrite] ),
        .I3(\EX_MEM_reg[rd_addr][3] ),
        .I4(\MEM_WB_reg[regWrite] ),
        .I5(\MEM_WB_reg[rd_addr][3] ),
        .O(\MEM_WB_reg[memRead_data][2] ));
  LUT4 #(
    .INIT(16'h8000)) 
    result0_carry_i_25
       (.I0(result0_carry__0_i_12[2]),
        .I1(forwardB_E2__3),
        .I2(\EX_MEM_reg[regWrite] ),
        .I3(\EX_MEM_reg[rd_addr][3] ),
        .O(\EX_MEM_reg[ALU_result][2] ));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    result0_carry_i_26
       (.I0(\MEM_WB_reg[memRead_data][31] [1]),
        .I1(forwardB_E2__3),
        .I2(\EX_MEM_reg[regWrite] ),
        .I3(\EX_MEM_reg[rd_addr][3] ),
        .I4(\MEM_WB_reg[regWrite] ),
        .I5(\MEM_WB_reg[rd_addr][3] ),
        .O(\MEM_WB_reg[memRead_data][1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    result0_carry_i_27
       (.I0(result0_carry__0_i_12[1]),
        .I1(forwardB_E2__3),
        .I2(\EX_MEM_reg[regWrite] ),
        .I3(\EX_MEM_reg[rd_addr][3] ),
        .O(\EX_MEM_reg[ALU_result][1] ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    result0_carry_i_28
       (.I0(forwardB_E2__3),
        .I1(\EX_MEM_reg[regWrite] ),
        .I2(\EX_MEM_reg[rd_addr][3] ),
        .I3(\MEM_WB_reg[regWrite] ),
        .I4(\MEM_WB_reg[rd_addr][3] ),
        .I5(\MEM_WB_reg[memRead_data][31] [0]),
        .O(\DE_EX_reg[rs2_addr][3]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    result0_carry_i_29
       (.I0(result0_carry__0_i_12[0]),
        .I1(forwardB_E2__3),
        .I2(\EX_MEM_reg[regWrite] ),
        .I3(\EX_MEM_reg[rd_addr][3] ),
        .O(\EX_MEM_reg[ALU_result][0] ));
  LUT5 #(
    .INIT(32'h08880000)) 
    result0_carry_i_9
       (.I0(result0_carry_i_15_n_0),
        .I1(result0_carry_i_16_n_0),
        .I2(result0_carry_i_17_n_0),
        .I3(result0_carry_i_18_n_0),
        .I4(\HAZARD_UNIT/forwardA_E2__3 ),
        .O(forwardA_E));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
