sv xil_defaultlib --include "../../../../zedboard.srcs/sources_1/bd/top/ipshared/fe10/inc" --include "../../../../zedboard.srcs/sources_1/bd/top/ipshared/4fba" --include "../../../../zedboard.srcs/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../zedboard.srcs/sources_1/bd/top/ipshared/2d50/hdl" --include "../../../../zedboard.srcs/sources_1/bd/top/ip/top_processing_system7_1_0" \
"../../../bd/top/ipshared/fe10/hdl/dpu_eu_v3_0_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../zedboard.srcs/sources_1/bd/top/ipshared/fe10/inc" --include "../../../../zedboard.srcs/sources_1/bd/top/ipshared/4fba" --include "../../../../zedboard.srcs/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../zedboard.srcs/sources_1/bd/top/ipshared/2d50/hdl" --include "../../../../zedboard.srcs/sources_1/bd/top/ip/top_processing_system7_1_0" \
"../../../bd/top/ip/top_dpu_0/sim/top_dpu_0.v" \
"../../../bd/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0_clk_wiz.v" \
"../../../bd/top/ip/top_dpu_clk_wiz_0/top_dpu_clk_wiz_0.v" \
"../../../bd/top/ip/top_processing_system7_1_0/sim/top_processing_system7_1_0.v" \
"../../../bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" \
"../../../bd/top/ip/top_auto_us_0/sim/top_auto_us_0.v" \
"../../../bd/top/sim/top.v" \

verilog xil_defaultlib "glbl.v"

nosort
