#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Apr 23 18:11:39 2021
# Process ID: 31491
# Current directory: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module
# Command line: vivado
# Log file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.log
# Journal file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/tools/xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5910 k =           0
                5920 i =          31
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
                6010 i =           8
                6020 i =           9
                6030 i =          10
                6040 i =          11
                6050 i =          12
                6060 i =          13
                6070 i =          14
                6080 i =          15
                6090 i =          16
                6100 i =          17
                6110 i =          18
                6120 i =          19
                6130 i =          20
                6140 i =          21
                6150 i =          22
                6160 i =          23
                6170 i =          24
                6180 i =          25
                6190 i =          26
                6200 i =          27
                6210 i =          28
                6220 i =          29
                6230 i =          30
                6230 k =           1
                6240 i =          31
                6250 i =           0
                6260 i =           1
                6270 i =           2
                6280 i =           3
                6290 i =           4
                6300 i =           5
                6310 i =           6
                6320 i =           7
                6330 i =           8
                6340 i =           9
                6350 i =          10
                6360 i =          11
                6370 i =          12
                6380 i =          13
                6390 i =          14
                6400 i =          15
                6410 i =          16
                6420 i =          17
                6430 i =          18
                6440 i =          19
                6450 i =          20
                6460 i =          21
                6470 i =          22
                6480 i =          23
                6490 i =          24
                6500 i =          25
                6510 i =          26
                6520 i =          27
                6530 i =          28
                6540 i =          29
                6550 i =          30
                6550 k =           2
                6560 i =          31
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710  Test
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7367.512 ; gain = 203.875 ; free physical = 43483 ; free virtual = 55153
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5610 i =           0
Current STATE: 0011
                5620 i =           1
Current STATE: 0011
                5630 i =           2
Current STATE: 0011
                5640 i =           3
Current STATE: 0011
                5650 i =           4
Current STATE: 0011
                5660 i =           5
Current STATE: 0011
                5670 i =           6
Current STATE: 0011
                5680 i =           7
Current STATE: 0011
                5690 i =           8
Current STATE: 0011
                5700 i =           9
Current STATE: 0011
                5710 i =          10
Current STATE: 0011
                5720 i =          11
Current STATE: 0011
                5730 i =          12
Current STATE: 0011
                5740 i =          13
Current STATE: 0011
                5750 i =          14
Current STATE: 0011
                5760 i =          15
Current STATE: 0011
                5770 i =          16
Current STATE: 0011
                5780 i =          17
Current STATE: 0011
                5790 i =          18
Current STATE: 0011
                5800 i =          19
Current STATE: 0011
                5810 i =          20
Current STATE: 0011
                5820 i =          21
Current STATE: 0011
                5830 i =          22
Current STATE: 0011
                5840 i =          23
Current STATE: 0011
                5850 i =          24
Current STATE: 0011
                5860 i =          25
Current STATE: 0011
                5870 i =          26
Current STATE: 0011
                5880 i =          27
Current STATE: 0011
                5890 i =          28
Current STATE: 0011
                5900 i =          29
Current STATE: 0011
                5910 i =          30
                5910 k =           0
Current STATE: 0011
                5920 i =          31
Current STATE: 0011
                5930 i =           0
Current STATE: 0011
                5940 i =           1
Current STATE: 0011
                5950 i =           2
Current STATE: 0011
                5960 i =           3
Current STATE: 0011
                5970 i =           4
Current STATE: 0011
                5980 i =           5
Current STATE: 0011
                5990 i =           6
Current STATE: 0011
                6000 i =           7
Current STATE: 0011
                6010 i =           8
Current STATE: 0011
                6020 i =           9
Current STATE: 0011
                6030 i =          10
Current STATE: 0011
                6040 i =          11
Current STATE: 0011
                6050 i =          12
Current STATE: 0011
                6060 i =          13
Current STATE: 0011
                6070 i =          14
Current STATE: 0011
                6080 i =          15
Current STATE: 0011
                6090 i =          16
Current STATE: 0011
                6100 i =          17
Current STATE: 0011
                6110 i =          18
Current STATE: 0011
                6120 i =          19
Current STATE: 0011
                6130 i =          20
Current STATE: 0011
                6140 i =          21
Current STATE: 0011
                6150 i =          22
Current STATE: 0011
                6160 i =          23
Current STATE: 0011
                6170 i =          24
Current STATE: 0011
                6180 i =          25
Current STATE: 0011
                6190 i =          26
Current STATE: 0011
                6200 i =          27
Current STATE: 0011
                6210 i =          28
Current STATE: 0011
                6220 i =          29
Current STATE: 0011
                6230 i =          30
                6230 k =           1
Current STATE: 0011
                6240 i =          31
Current STATE: 0011
                6250 i =           0
Current STATE: 0011
                6260 i =           1
Current STATE: 0011
                6270 i =           2
Current STATE: 0011
                6280 i =           3
Current STATE: 0011
                6290 i =           4
Current STATE: 0011
                6300 i =           5
Current STATE: 0011
                6310 i =           6
Current STATE: 0011
                6320 i =           7
Current STATE: 0011
                6330 i =           8
Current STATE: 0011
                6340 i =           9
Current STATE: 0011
                6350 i =          10
Current STATE: 0011
                6360 i =          11
Current STATE: 0011
                6370 i =          12
Current STATE: 0011
                6380 i =          13
Current STATE: 0011
                6390 i =          14
Current STATE: 0011
                6400 i =          15
Current STATE: 0011
                6410 i =          16
Current STATE: 0011
                6420 i =          17
Current STATE: 0011
                6430 i =          18
Current STATE: 0011
                6440 i =          19
Current STATE: 0011
                6450 i =          20
Current STATE: 0011
                6460 i =          21
Current STATE: 0011
                6470 i =          22
Current STATE: 0011
                6480 i =          23
Current STATE: 0011
                6490 i =          24
Current STATE: 0011
                6500 i =          25
Current STATE: 0011
                6510 i =          26
Current STATE: 0011
                6520 i =          27
Current STATE: 0011
                6530 i =          28
Current STATE: 0011
                6540 i =          29
Current STATE: 0011
                6550 i =          30
                6550 k =           2
Current STATE: 0011
                6560 i =          31
Current STATE: 0011
                6570 i =           0
Current STATE: 0011
                6580 i =           1
Current STATE: 0011
                6590 i =           2
Current STATE: 0011
                6600 i =           3
Current STATE: 0011
                6610 i =           4
Current STATE: 0011
                6620 i =           5
Current STATE: 0011
                6630 i =           6
Current STATE: 0011
                6640 i =           7
Current STATE: 0011
                6650 i =           8
Current STATE: 0011
                6660 i =           9
Current STATE: 0011
                6670 i =          10
Current STATE: 0011
                6680 i =          11
Current STATE: 0011
                6690 i =          12
Current STATE: 0011
                6700 i =          13
                6710  Test
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7387.387 ; gain = 19.875 ; free physical = 43327 ; free virtual = 55012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
WAIT WAIT WAIT
Fetch_EN:0 
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
=======Start spi_load=======
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0001
WAIT WAIT WAIT
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5610 i =           0
Current STATE: 0011
                5620 i =           1
Current STATE: 0011
                5630 i =           2
Current STATE: 0011
                5640 i =           3
Current STATE: 0011
                5650 i =           4
Current STATE: 0011
                5660 i =           5
Current STATE: 0011
                5670 i =           6
Current STATE: 0011
                5680 i =           7
Current STATE: 0011
                5690 i =           8
Current STATE: 0011
                5700 i =           9
Current STATE: 0011
                5710 i =          10
Current STATE: 0011
                5720 i =          11
Current STATE: 0011
                5730 i =          12
Current STATE: 0011
                5740 i =          13
Current STATE: 0011
                5750 i =          14
Current STATE: 0011
                5760 i =          15
Current STATE: 0011
                5770 i =          16
Current STATE: 0011
                5780 i =          17
Current STATE: 0011
                5790 i =          18
Current STATE: 0011
                5800 i =          19
Current STATE: 0011
                5810 i =          20
Current STATE: 0011
                5820 i =          21
Current STATE: 0011
                5830 i =          22
Current STATE: 0011
                5840 i =          23
Current STATE: 0011
                5850 i =          24
Current STATE: 0011
                5860 i =          25
Current STATE: 0011
                5870 i =          26
Current STATE: 0011
                5880 i =          27
Current STATE: 0011
                5890 i =          28
Current STATE: 0011
                5900 i =          29
Current STATE: 0011
                5910 i =          30
                5910 k =           0
Current STATE: 0011
                5920 i =          31
Current STATE: 0011
                5930 i =           0
Current STATE: 0011
                5940 i =           1
Current STATE: 0011
                5950 i =           2
Current STATE: 0011
                5960 i =           3
Current STATE: 0011
                5970 i =           4
Current STATE: 0011
                5980 i =           5
Current STATE: 0011
                5990 i =           6
Current STATE: 0011
                6000 i =           7
Current STATE: 0011
                6010 i =           8
Current STATE: 0011
                6020 i =           9
Current STATE: 0011
                6030 i =          10
Current STATE: 0011
                6040 i =          11
Current STATE: 0011
                6050 i =          12
Current STATE: 0011
                6060 i =          13
Current STATE: 0011
                6070 i =          14
Current STATE: 0011
                6080 i =          15
Current STATE: 0011
                6090 i =          16
Current STATE: 0011
                6100 i =          17
Current STATE: 0011
                6110 i =          18
Current STATE: 0011
                6120 i =          19
Current STATE: 0011
                6130 i =          20
Current STATE: 0011
                6140 i =          21
Current STATE: 0011
                6150 i =          22
Current STATE: 0011
                6160 i =          23
Current STATE: 0011
                6170 i =          24
Current STATE: 0011
                6180 i =          25
Current STATE: 0011
                6190 i =          26
Current STATE: 0011
                6200 i =          27
Current STATE: 0011
                6210 i =          28
Current STATE: 0011
                6220 i =          29
Current STATE: 0011
                6230 i =          30
                6230 k =           1
Current STATE: 0011
                6240 i =          31
Current STATE: 0011
                6250 i =           0
Current STATE: 0011
                6260 i =           1
Current STATE: 0011
                6270 i =           2
Current STATE: 0011
                6280 i =           3
Current STATE: 0011
                6290 i =           4
Current STATE: 0011
                6300 i =           5
Current STATE: 0011
                6310 i =           6
Current STATE: 0011
                6320 i =           7
Current STATE: 0011
                6330 i =           8
Current STATE: 0011
                6340 i =           9
Current STATE: 0011
                6350 i =          10
Current STATE: 0011
                6360 i =          11
Current STATE: 0011
                6370 i =          12
Current STATE: 0011
                6380 i =          13
Current STATE: 0011
                6390 i =          14
Current STATE: 0011
                6400 i =          15
Current STATE: 0011
                6410 i =          16
Current STATE: 0011
                6420 i =          17
Current STATE: 0011
                6430 i =          18
Current STATE: 0011
                6440 i =          19
Current STATE: 0011
                6450 i =          20
Current STATE: 0011
                6460 i =          21
Current STATE: 0011
                6470 i =          22
Current STATE: 0011
                6480 i =          23
Current STATE: 0011
                6490 i =          24
Current STATE: 0011
                6500 i =          25
Current STATE: 0011
                6510 i =          26
Current STATE: 0011
                6520 i =          27
Current STATE: 0011
                6530 i =          28
Current STATE: 0011
                6540 i =          29
Current STATE: 0011
                6550 i =          30
                6550 k =           2
Current STATE: 0011
                6560 i =          31
Current STATE: 0011
                6570 i =           0
Current STATE: 0011
                6580 i =           1
Current STATE: 0011
                6590 i =           2
Current STATE: 0011
                6600 i =           3
Current STATE: 0011
                6610 i =           4
Current STATE: 0011
                6620 i =           5
Current STATE: 0011
                6630 i =           6
Current STATE: 0011
                6640 i =           7
Current STATE: 0011
                6650 i =           8
Current STATE: 0011
                6660 i =           9
Current STATE: 0011
                6670 i =          10
Current STATE: 0011
                6680 i =          11
Current STATE: 0011
                6690 i =          12
Current STATE: 0011
                6700 i =          13
                6710  Test
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7392.391 ; gain = 5.004 ; free physical = 43323 ; free virtual = 55008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
Current STATE: 0011
                5910 i =          31
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
Current STATE: 0011
                6230 i =          31
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
Current STATE: 0011
                6550 i =          31
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
                6710  Test
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 26 11:14:33 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
Current STATE: 0011
                5910 i =          31
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
Current STATE: 0011
                6230 i =          31
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
Current STATE: 0011
                6550 i =          31
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
Current STATE: 0011
                6710 i =          15
Current STATE: 0011
                6720 i =          16
Current STATE: 0011
                6730 i =          17
Current STATE: 0011
                6740 i =          18
Current STATE: 0011
                6750 i =          19
Current STATE: 0011
                6760 i =          20
Current STATE: 0011
                6770 i =          21
Current STATE: 0011
                6780 i =          22
Current STATE: 0011
                6790 i =          23
Current STATE: 0011
                6800 i =          24
Current STATE: 0011
                6810 i =          25
Current STATE: 0011
                6820 i =          26
Current STATE: 0011
                6830 i =          27
Current STATE: 0011
                6840 i =          28
Current STATE: 0011
                6850 i =          29
Current STATE: 0011
                6860 i =          30
                6860 k =           3
Current STATE: 0011
                6870 i =          31
Current STATE: 0011
                6880 i =           0
Current STATE: 0011
                6890 i =           1
Current STATE: 0011
                6900 i =           2
Current STATE: 0011
                6910 i =           3
Current STATE: 0011
                6920 i =           4
Current STATE: 0011
                6930 i =           5
Current STATE: 0011
                6940 i =           6
Current STATE: 0011
                6950 i =           7
Current STATE: 0011
                6960 i =           8
Current STATE: 0011
                6970 i =           9
Current STATE: 0011
                6980 i =          10
Current STATE: 0011
                6990 i =          11
Current STATE: 0011
                7000 i =          12
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7410.398 ; gain = 0.000 ; free physical = 42662 ; free virtual = 54583
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {7500} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
Current STATE: 0011
                5910 i =          31
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
Current STATE: 0011
                6230 i =          31
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
Current STATE: 0011
                6550 i =          31
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
Current STATE: 0011
                6710 i =          15
Current STATE: 0011
                6720 i =          16
Current STATE: 0011
                6730 i =          17
Current STATE: 0011
                6740 i =          18
Current STATE: 0011
                6750 i =          19
Current STATE: 0011
                6760 i =          20
Current STATE: 0011
                6770 i =          21
Current STATE: 0011
                6780 i =          22
Current STATE: 0011
                6790 i =          23
Current STATE: 0011
                6800 i =          24
Current STATE: 0011
                6810 i =          25
Current STATE: 0011
                6820 i =          26
Current STATE: 0011
                6830 i =          27
Current STATE: 0011
                6840 i =          28
Current STATE: 0011
                6850 i =          29
Current STATE: 0011
                6860 i =          30
                6860 k =           3
Current STATE: 0011
                6870 i =          31
Current STATE: 0011
                6880 i =           0
Current STATE: 0011
                6890 i =           1
Current STATE: 0011
                6900 i =           2
Current STATE: 0011
                6910 i =           3
Current STATE: 0011
                6920 i =           4
Current STATE: 0011
                6930 i =           5
Current STATE: 0011
                6940 i =           6
Current STATE: 0011
                6950 i =           7
Current STATE: 0011
                6960 i =           8
Current STATE: 0011
                6970 i =           9
Current STATE: 0011
                6980 i =          10
Current STATE: 0011
                6990 i =          11
Current STATE: 0011
                7000 i =          12
Current STATE: 0011
                7010 i =          13
Current STATE: 0011
                7020 i =          14
                7030  Test
Current STATE: 0011
                7030 i =           0
Current STATE: 0011
                7040 i =           1
Current STATE: 0011
                7050 i =           2
Current STATE: 0011
                7060 i =           3
Current STATE: 0011
                7070 i =           4
Current STATE: 0011
                7080 i =           5
Current STATE: 0011
                7090 i =           6
Current STATE: 0011
                7100 i =           7
Current STATE: 0011
                7110 i =           8
Current STATE: 0011
                7120 i =           9
Current STATE: 0011
                7130 i =          10
Current STATE: 0011
                7140 i =          11
Current STATE: 0011
                7150 i =          12
Current STATE: 0011
                7160 i =          13
Current STATE: 0011
                7170 i =          14
Current STATE: 0011
                7180 i =          15
Current STATE: 0011
                7190 i =          16
Current STATE: 0011
                7200 i =          17
Current STATE: 0011
                7210 i =          18
Current STATE: 0011
                7220 i =          19
Current STATE: 0011
                7230 i =          20
Current STATE: 0011
                7240 i =          21
Current STATE: 0011
                7250 i =          22
Current STATE: 0011
                7260 i =          23
Current STATE: 0011
                7270 i =          24
Current STATE: 0011
                7280 i =          25
Current STATE: 0011
                7290 i =          26
Current STATE: 0011
                7300 i =          27
Current STATE: 0011
                7310 i =          28
Current STATE: 0011
                7320 i =          29
Current STATE: 0011
                7330 i =          30
                7330 k =           4
Current STATE: 0011
                7340 i =          31
Current STATE: 0011
                7350 i =           0
Current STATE: 0011
                7360 i =           1
Current STATE: 0011
                7370 i =           2
Current STATE: 0011
                7380 i =           3
Current STATE: 0011
                7390 i =           4
Current STATE: 0011
                7400 i =           5
Current STATE: 0011
                7410 i =           6
Current STATE: 0011
                7420 i =           7
Current STATE: 0011
                7430 i =           8
Current STATE: 0011
                7440 i =           9
Current STATE: 0011
                7450 i =          10
Current STATE: 0011
                7460 i =          11
Current STATE: 0011
                7470 i =          12
Current STATE: 0011
                7480 i =          13
Current STATE: 0011
                7490 i =          14
Current STATE: 0011
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
en_Char = 0, en_idx = 0
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
Current STATE: 0011
                5910 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
Current STATE: 0011
                6230 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
Current STATE: 0011
                6550 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
                6710  Test
en_Char = 0, en_idx = 0
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
Current STATE: 0011
                7010 i =          30
                7010 k =           3
Current STATE: 0011
                7020 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
Current STATE: 0011
                7030 i =           0
Current STATE: 0011
                7040 i =           1
Current STATE: 0011
                7050 i =           2
Current STATE: 0011
                7060 i =           3
Current STATE: 0011
                7070 i =           4
Current STATE: 0011
                7080 i =           5
Current STATE: 0011
                7090 i =           6
Current STATE: 0011
                7100 i =           7
Current STATE: 0011
                7110 i =           8
Current STATE: 0011
                7120 i =           9
Current STATE: 0011
                7130 i =          10
Current STATE: 0011
                7140 i =          11
Current STATE: 0011
                7150 i =          12
Current STATE: 0011
                7160 i =          13
Current STATE: 0011
                7170 i =          14
Current STATE: 0011
                7180 i =          15
Current STATE: 0011
                7190 i =          16
Current STATE: 0011
                7200 i =          17
Current STATE: 0011
                7210 i =          18
Current STATE: 0011
                7220 i =          19
Current STATE: 0011
                7230 i =          20
Current STATE: 0011
                7240 i =          21
Current STATE: 0011
                7250 i =          22
Current STATE: 0011
                7260 i =          23
Current STATE: 0011
                7270 i =          24
Current STATE: 0011
                7280 i =          25
Current STATE: 0011
                7290 i =          26
Current STATE: 0011
                7300 i =          27
Current STATE: 0011
                7310 i =          28
Current STATE: 0011
                7320 i =          29
Current STATE: 0011
                7330 i =          30
                7330 k =           4
Current STATE: 0011
                7340 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                7350 i =           0
Current STATE: 0011
                7360 i =           1
Current STATE: 0011
                7370 i =           2
Current STATE: 0011
                7380 i =           3
Current STATE: 0011
                7390 i =           4
Current STATE: 0011
                7400 i =           5
Current STATE: 0011
                7410 i =           6
Current STATE: 0011
                7420 i =           7
Current STATE: 0011
                7430 i =           8
Current STATE: 0011
                7440 i =           9
Current STATE: 0011
                7450 i =          10
Current STATE: 0011
                7460 i =          11
Current STATE: 0011
                7470 i =          12
Current STATE: 0011
                7480 i =          13
Current STATE: 0011
                7490 i =          14
Current STATE: 0011
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
en_Char = 0, en_idx = 0
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
Current STATE: 0011
                5910 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
Current STATE: 0011
                6230 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
en_Char = 0, en_idx = 1
Current STATE: 0011
                6550 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
                6710  Test
en_Char = 0, en_idx = 0
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
Current STATE: 0011
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
Current STATE: 0011
                7020 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
Current STATE: 0011
                7030 i =           0
Current STATE: 0011
                7040 i =           1
Current STATE: 0011
                7050 i =           2
Current STATE: 0011
                7060 i =           3
Current STATE: 0011
                7070 i =           4
Current STATE: 0011
                7080 i =           5
Current STATE: 0011
                7090 i =           6
Current STATE: 0011
                7100 i =           7
Current STATE: 0011
                7110 i =           8
Current STATE: 0011
                7120 i =           9
Current STATE: 0011
                7130 i =          10
Current STATE: 0011
                7140 i =          11
Current STATE: 0011
                7150 i =          12
Current STATE: 0011
                7160 i =          13
Current STATE: 0011
                7170 i =          14
Current STATE: 0011
                7180 i =          15
Current STATE: 0011
                7190 i =          16
Current STATE: 0011
                7200 i =          17
Current STATE: 0011
                7210 i =          18
Current STATE: 0011
                7220 i =          19
Current STATE: 0011
                7230 i =          20
Current STATE: 0011
                7240 i =          21
Current STATE: 0011
                7250 i =          22
Current STATE: 0011
                7260 i =          23
Current STATE: 0011
                7270 i =          24
Current STATE: 0011
                7280 i =          25
Current STATE: 0011
                7290 i =          26
Current STATE: 0011
                7300 i =          27
Current STATE: 0011
                7310 i =          28
Current STATE: 0011
                7320 i =          29
Current STATE: 0011
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
Current STATE: 0011
                7340 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                7350 i =           0
Current STATE: 0011
                7360 i =           1
Current STATE: 0011
                7370 i =           2
Current STATE: 0011
                7380 i =           3
Current STATE: 0011
                7390 i =           4
Current STATE: 0011
                7400 i =           5
Current STATE: 0011
                7410 i =           6
Current STATE: 0011
                7420 i =           7
Current STATE: 0011
                7430 i =           8
Current STATE: 0011
                7440 i =           9
Current STATE: 0011
                7450 i =          10
Current STATE: 0011
                7460 i =          11
Current STATE: 0011
                7470 i =          12
Current STATE: 0011
                7480 i =          13
Current STATE: 0011
                7490 i =          14
Current STATE: 0011
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Current STATE: 0001
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start jtag=======
=======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
=======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
=======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
Current STATE: 0010
en_Char = 0, en_idx = 0
Current STATE: 0011
                5600 i =           0
Current STATE: 0011
                5610 i =           1
Current STATE: 0011
                5620 i =           2
Current STATE: 0011
                5630 i =           3
Current STATE: 0011
                5640 i =           4
Current STATE: 0011
                5650 i =           5
Current STATE: 0011
                5660 i =           6
Current STATE: 0011
                5670 i =           7
Current STATE: 0011
                5680 i =           8
Current STATE: 0011
                5690 i =           9
Current STATE: 0011
                5700 i =          10
Current STATE: 0011
                5710 i =          11
Current STATE: 0011
                5720 i =          12
Current STATE: 0011
                5730 i =          13
Current STATE: 0011
                5740 i =          14
Current STATE: 0011
                5750 i =          15
Current STATE: 0011
                5760 i =          16
Current STATE: 0011
                5770 i =          17
Current STATE: 0011
                5780 i =          18
Current STATE: 0011
                5790 i =          19
Current STATE: 0011
                5800 i =          20
Current STATE: 0011
                5810 i =          21
Current STATE: 0011
                5820 i =          22
Current STATE: 0011
                5830 i =          23
Current STATE: 0011
                5840 i =          24
Current STATE: 0011
                5850 i =          25
Current STATE: 0011
                5860 i =          26
Current STATE: 0011
                5870 i =          27
Current STATE: 0011
                5880 i =          28
Current STATE: 0011
                5890 i =          29
Current STATE: 0011
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
Current STATE: 0011
                5910 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                5920 i =           0
Current STATE: 0011
                5930 i =           1
Current STATE: 0011
                5940 i =           2
Current STATE: 0011
                5950 i =           3
Current STATE: 0011
                5960 i =           4
Current STATE: 0011
                5970 i =           5
Current STATE: 0011
                5980 i =           6
Current STATE: 0011
                5990 i =           7
Current STATE: 0011
                6000 i =           8
Current STATE: 0011
                6010 i =           9
Current STATE: 0011
                6020 i =          10
Current STATE: 0011
                6030 i =          11
Current STATE: 0011
                6040 i =          12
Current STATE: 0011
                6050 i =          13
Current STATE: 0011
                6060 i =          14
Current STATE: 0011
                6070 i =          15
Current STATE: 0011
                6080 i =          16
Current STATE: 0011
                6090 i =          17
Current STATE: 0011
                6100 i =          18
Current STATE: 0011
                6110 i =          19
Current STATE: 0011
                6120 i =          20
Current STATE: 0011
                6130 i =          21
Current STATE: 0011
                6140 i =          22
Current STATE: 0011
                6150 i =          23
Current STATE: 0011
                6160 i =          24
Current STATE: 0011
                6170 i =          25
Current STATE: 0011
                6180 i =          26
Current STATE: 0011
                6190 i =          27
Current STATE: 0011
                6200 i =          28
Current STATE: 0011
                6210 i =          29
Current STATE: 0011
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
Current STATE: 0011
                6230 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6240 i =           0
Current STATE: 0011
                6250 i =           1
Current STATE: 0011
                6260 i =           2
Current STATE: 0011
                6270 i =           3
Current STATE: 0011
                6280 i =           4
Current STATE: 0011
                6290 i =           5
Current STATE: 0011
                6300 i =           6
Current STATE: 0011
                6310 i =           7
Current STATE: 0011
                6320 i =           8
Current STATE: 0011
                6330 i =           9
Current STATE: 0011
                6340 i =          10
Current STATE: 0011
                6350 i =          11
Current STATE: 0011
                6360 i =          12
Current STATE: 0011
                6370 i =          13
Current STATE: 0011
                6380 i =          14
Current STATE: 0011
                6390 i =          15
Current STATE: 0011
                6400 i =          16
Current STATE: 0011
                6410 i =          17
Current STATE: 0011
                6420 i =          18
Current STATE: 0011
                6430 i =          19
Current STATE: 0011
                6440 i =          20
Current STATE: 0011
                6450 i =          21
Current STATE: 0011
                6460 i =          22
Current STATE: 0011
                6470 i =          23
Current STATE: 0011
                6480 i =          24
Current STATE: 0011
                6490 i =          25
Current STATE: 0011
                6500 i =          26
Current STATE: 0011
                6510 i =          27
Current STATE: 0011
                6520 i =          28
Current STATE: 0011
                6530 i =          29
Current STATE: 0011
                6540 i =          30
                6540 k =           2
en_Char = 0, en_idx = 1
Current STATE: 0011
                6550 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                6560 i =           0
Current STATE: 0011
                6570 i =           1
Current STATE: 0011
                6580 i =           2
Current STATE: 0011
                6590 i =           3
Current STATE: 0011
                6600 i =           4
Current STATE: 0011
                6610 i =           5
Current STATE: 0011
                6620 i =           6
Current STATE: 0011
                6630 i =           7
Current STATE: 0011
                6640 i =           8
Current STATE: 0011
                6650 i =           9
Current STATE: 0011
                6660 i =          10
Current STATE: 0011
                6670 i =          11
Current STATE: 0011
                6680 i =          12
Current STATE: 0011
                6690 i =          13
Current STATE: 0011
                6700 i =          14
                6710  Test
en_Char = 0, en_idx = 0
Current STATE: 0011
                6710 i =           0
Current STATE: 0011
                6720 i =           1
Current STATE: 0011
                6730 i =           2
Current STATE: 0011
                6740 i =           3
Current STATE: 0011
                6750 i =           4
Current STATE: 0011
                6760 i =           5
Current STATE: 0011
                6770 i =           6
Current STATE: 0011
                6780 i =           7
Current STATE: 0011
                6790 i =           8
Current STATE: 0011
                6800 i =           9
Current STATE: 0011
                6810 i =          10
Current STATE: 0011
                6820 i =          11
Current STATE: 0011
                6830 i =          12
Current STATE: 0011
                6840 i =          13
Current STATE: 0011
                6850 i =          14
Current STATE: 0011
                6860 i =          15
Current STATE: 0011
                6870 i =          16
Current STATE: 0011
                6880 i =          17
Current STATE: 0011
                6890 i =          18
Current STATE: 0011
                6900 i =          19
Current STATE: 0011
                6910 i =          20
Current STATE: 0011
                6920 i =          21
Current STATE: 0011
                6930 i =          22
Current STATE: 0011
                6940 i =          23
Current STATE: 0011
                6950 i =          24
Current STATE: 0011
                6960 i =          25
Current STATE: 0011
                6970 i =          26
Current STATE: 0011
                6980 i =          27
Current STATE: 0011
                6990 i =          28
Current STATE: 0011
                7000 i =          29
Current STATE: 0011
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
Current STATE: 0011
                7020 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
Current STATE: 0011
                7030 i =           0
Current STATE: 0011
                7040 i =           1
Current STATE: 0011
                7050 i =           2
Current STATE: 0011
                7060 i =           3
Current STATE: 0011
                7070 i =           4
Current STATE: 0011
                7080 i =           5
Current STATE: 0011
                7090 i =           6
Current STATE: 0011
                7100 i =           7
Current STATE: 0011
                7110 i =           8
Current STATE: 0011
                7120 i =           9
Current STATE: 0011
                7130 i =          10
Current STATE: 0011
                7140 i =          11
Current STATE: 0011
                7150 i =          12
Current STATE: 0011
                7160 i =          13
Current STATE: 0011
                7170 i =          14
Current STATE: 0011
                7180 i =          15
Current STATE: 0011
                7190 i =          16
Current STATE: 0011
                7200 i =          17
Current STATE: 0011
                7210 i =          18
Current STATE: 0011
                7220 i =          19
Current STATE: 0011
                7230 i =          20
Current STATE: 0011
                7240 i =          21
Current STATE: 0011
                7250 i =          22
Current STATE: 0011
                7260 i =          23
Current STATE: 0011
                7270 i =          24
Current STATE: 0011
                7280 i =          25
Current STATE: 0011
                7290 i =          26
Current STATE: 0011
                7300 i =          27
Current STATE: 0011
                7310 i =          28
Current STATE: 0011
                7320 i =          29
Current STATE: 0011
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
Current STATE: 0011
                7340 i =          31
en_Char = 0, en_idx = 0
Current STATE: 0011
                7350 i =           0
Current STATE: 0011
                7360 i =           1
Current STATE: 0011
                7370 i =           2
Current STATE: 0011
                7380 i =           3
Current STATE: 0011
                7390 i =           4
Current STATE: 0011
                7400 i =           5
Current STATE: 0011
                7410 i =           6
Current STATE: 0011
                7420 i =           7
Current STATE: 0011
                7430 i =           8
Current STATE: 0011
                7440 i =           9
Current STATE: 0011
                7450 i =          10
Current STATE: 0011
                7460 i =          11
Current STATE: 0011
                7470 i =          12
Current STATE: 0011
                7480 i =          13
Current STATE: 0011
                7490 i =          14
Current STATE: 0011
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
en_Char = 0, en_idx = 0
                5660 i =           0
                5670 i =           1
                5680 i =           2
                5690 i =           3
                5700 i =           4
                5710 i =           5
                5720 i =           6
                5730 i =           7
                5740 i =           8
                5750 i =           9
                5760 i =          10
                5770 i =          11
                5780 i =          12
                5790 i =          13
                5800 i =          14
                5810 i =          15
                5820 i =          16
                5830 i =          17
                5840 i =          18
                5850 i =          19
                5860 i =          20
                5870 i =          21
                5880 i =          22
                5890 i =          23
                5900 i =          24
                5910 i =          25
                5920 i =          26
                5930 i =          27
                5940 i =          28
                5950 i =          29
                5960 i =          30
                5960 k =           0
en_Char = 0, en_idx = 1
                5970 i =          31
en_Char = 0, en_idx = 0
                5980 i =           0
                5990 i =           1
                6000 i =           2
                6010 i =           3
                6020 i =           4
                6030 i =           5
                6040 i =           6
                6050 i =           7
                6060 i =           8
                6070 i =           9
                6080 i =          10
                6090 i =          11
                6100 i =          12
                6110 i =          13
                6120 i =          14
                6130 i =          15
                6140 i =          16
                6150 i =          17
                6160 i =          18
                6170 i =          19
                6180 i =          20
                6190 i =          21
                6200 i =          22
                6210 i =          23
                6220 i =          24
                6230 i =          25
                6240 i =          26
                6250 i =          27
                6260 i =          28
                6270 i =          29
                6280 i =          30
                6280 k =           1
en_Char = 0, en_idx = 1
                6290 i =          31
en_Char = 0, en_idx = 0
                6300 i =           0
                6310 i =           1
                6320 i =           2
                6330 i =           3
                6340 i =           4
                6350 i =           5
                6360 i =           6
                6370 i =           7
                6380 i =           8
                6390 i =           9
                6400 i =          10
                6410 i =          11
                6420 i =          12
                6430 i =          13
                6440 i =          14
                6450 i =          15
                6460 i =          16
                6470 i =          17
                6480 i =          18
                6490 i =          19
                6500 i =          20
                6510 i =          21
                6520 i =          22
                6530 i =          23
                6540 i =          24
                6550 i =          25
                6560 i =          26
                6570 i =          27
                6580 i =          28
                6590 i =          29
                6600 i =          30
                6600 k =           2
en_Char = 0, en_idx = 1
                6610 i =          31
en_Char = 0, en_idx = 0
                6620 i =           0
                6630 i =           1
                6640 i =           2
                6650 i =           3
                6660 i =           4
                6670 i =           5
                6680 i =           6
                6690 i =           7
                6700 i =           8
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
en_Char = 0, en_idx = 0
                5610 i =           0
                5620 i =           1
                5630 i =           2
                5640 i =           3
                5650 i =           4
                5660 i =           5
                5670 i =           6
                5680 i =           7
                5690 i =           8
                5700 i =           9
                5710 i =          10
                5720 i =          11
                5730 i =          12
                5740 i =          13
                5750 i =          14
                5760 i =          15
                5770 i =          16
                5780 i =          17
                5790 i =          18
                5800 i =          19
                5810 i =          20
                5820 i =          21
                5830 i =          22
                5840 i =          23
                5850 i =          24
                5860 i =          25
                5870 i =          26
                5880 i =          27
                5890 i =          28
                5900 i =          29
                5910 i =          30
                5910 k =           0
en_Char = 0, en_idx = 1
                5920 i =          31
en_Char = 0, en_idx = 0
                5930 i =           0
                5940 i =           1
                5950 i =           2
                5960 i =           3
                5970 i =           4
                5980 i =           5
                5990 i =           6
                6000 i =           7
                6010 i =           8
                6020 i =           9
                6030 i =          10
                6040 i =          11
                6050 i =          12
                6060 i =          13
                6070 i =          14
                6080 i =          15
                6090 i =          16
                6100 i =          17
                6110 i =          18
                6120 i =          19
                6130 i =          20
                6140 i =          21
                6150 i =          22
                6160 i =          23
                6170 i =          24
                6180 i =          25
                6190 i =          26
                6200 i =          27
                6210 i =          28
                6220 i =          29
                6230 i =          30
                6230 k =           1
en_Char = 0, en_idx = 1
                6240 i =          31
en_Char = 0, en_idx = 0
                6250 i =           0
                6260 i =           1
                6270 i =           2
                6280 i =           3
                6290 i =           4
                6300 i =           5
                6310 i =           6
                6320 i =           7
                6330 i =           8
                6340 i =           9
                6350 i =          10
                6360 i =          11
                6370 i =          12
                6380 i =          13
                6390 i =          14
                6400 i =          15
                6410 i =          16
                6420 i =          17
                6430 i =          18
                6440 i =          19
                6450 i =          20
                6460 i =          21
                6470 i =          22
                6480 i =          23
                6490 i =          24
                6500 i =          25
                6510 i =          26
                6520 i =          27
                6530 i =          28
                6540 i =          29
                6550 i =          30
                6550 k =           2
en_Char = 0, en_idx = 1
                6560 i =          31
en_Char = 0, en_idx = 0
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
=======Start jtag=======
=======jtag done=======
=======Start spi_load=======
Fetch_EN:1 
=======SPI_load done.=======
                5430  Test_1
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750  Test_2
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
en_Char = 0, en_idx = 0
                6390 i =           0
                6400 i =           1
                6410 i =           2
                6420 i =           3
                6430 i =           4
                6440 i =           5
                6450 i =           6
                6460 i =           7
                6470 i =           8
                6480 i =           9
                6490 i =          10
                6500 i =          11
                6510 i =          12
                6520 i =          13
                6530 i =          14
                6540 i =          15
                6550 i =          16
                6560 i =          17
                6570 i =          18
                6580 i =          19
                6590 i =          20
                6600 i =          21
                6610 i =          22
                6620 i =          23
                6630 i =          24
                6640 i =          25
                6650 i =          26
                6660 i =          27
                6670 i =          28
                6680 i =          29
                6690 i =          30
                6690 k =           2
en_Char = 0, en_idx = 1
                6700 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7618.496 ; gain = 13.008 ; free physical = 42593 ; free virtual = 54519
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60=======Start jtag=======
                  60=======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3, rx = 1
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7653.512 ; gain = 19.008 ; free physical = 42142 ; free virtual = 54075
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570  Test_1
en_Char = 0, en_idx = 0
                6570 i =           0
                6580 i =           1
                6590 i =           2
                6600 i =           3
                6610 i =           4
                6620 i =           5
                6630 i =           6
                6640 i =           7
                6650 i =           8
                6660 i =           9
                6670 i =          10
                6680 i =          11
                6690 i =          12
                6700 i =          13
                6710 i =          14
                6720 i =          15
                6730 i =          16
                6740 i =          17
                6750 i =          18
                6760 i =          19
                6770 i =          20
                6780 i =          21
                6790 i =          22
                6800 i =          23
                6810 i =          24
                6820 i =          25
                6830 i =          26
                6840 i =          27
                6850 i =          28
                6860 i =          29
                6870 i =          30
                6870 k =           3, rx = 1
en_Char = 0, en_idx = 1
                6880 i =          31
en_Char = 0, en_idx = 0
                6890  Test_2
en_Char = 0, en_idx = 0
                6890 i =           0
                6900 i =           1
                6910 i =           2
                6920 i =           3
                6930 i =           4
                6940 i =           5
                6950 i =           6
                6960 i =           7
                6970 i =           8
                6980 i =           9
                6990 i =          10
                7000 i =          11
                7010 i =          12
                7020 i =          13
                7030 i =          14
                7040 i =          15
                7050 i =          16
                7060 i =          17
                7070 i =          18
                7080 i =          19
                7090 i =          20
                7100 i =          21
                7110 i =          22
                7120 i =          23
                7130 i =          24
                7140 i =          25
                7150 i =          26
                7160 i =          27
                7170 i =          28
                7180 i =          29
                7190 i =          30
                7190 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7200 i =          31
en_Char = 0, en_idx = 0
                7210 i =           0
                7220 i =           1
                7230 i =           2
                7240 i =           3
                7250 i =           4
                7260 i =           5
                7270 i =           6
                7280 i =           7
                7290 i =           8
                7300 i =           9
                7310 i =          10
                7320 i =          11
                7330 i =          12
                7340 i =          13
                7350 i =          14
                7360 i =          15
                7370 i =          16
                7380 i =          17
                7390 i =          18
                7400 i =          19
                7410 i =          20
                7420 i =          21
                7430 i =          22
                7440 i =          23
                7450 i =          24
                7460 i =          25
                7470 i =          26
                7480 i =          27
                7490 i =          28
                7500 i =          29
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7666.520 ; gain = 13.008 ; free physical = 42120 ; free virtual = 54053
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
en_Char = 0, en_idx = 0
                5540 i =           0
                5550 i =           1
                5560 i =           2
                5570 i =           3
                5580 i =           4
                5590 i =           5
                5600 i =           6
                5610 i =           7
                5620 i =           8
                5630 i =           9
                5640 i =          10
                5650 i =          11
                5660 i =          12
                5670 i =          13
                5680 i =          14
                5690 i =          15
                5700 i =          16
                5710 i =          17
                5720 i =          18
                5730 i =          19
                5740 i =          20
                5750 i =          21
                5760 i =          22
                5770 i =          23
                5780 i =          24
                5790 i =          25
                5800 i =          26
                5810 i =          27
                5820 i =          28
                5830 i =          29
                5840 i =          30
                5840 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5850 i =          31
en_Char = 0, en_idx = 0
                5860 i =           0
                5870 i =           1
                5880 i =           2
                5890 i =           3
                5900 i =           4
                5910 i =           5
                5920 i =           6
                5930 i =           7
                5940 i =           8
                5950 i =           9
                5960 i =          10
                5970 i =          11
                5980 i =          12
                5990 i =          13
                6000 i =          14
                6010 i =          15
                6020 i =          16
                6030 i =          17
                6040 i =          18
                6050 i =          19
                6060 i =          20
                6070 i =          21
                6080 i =          22
                6090 i =          23
                6100 i =          24
                6110 i =          25
                6120 i =          26
                6130 i =          27
                6140 i =          28
                6150 i =          29
                6160 i =          30
                6160 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6170 i =          31
en_Char = 0, en_idx = 0
                6180 i =           0
                6190 i =           1
                6200 i =           2
                6210 i =           3
                6220 i =           4
                6230 i =           5
                6240 i =           6
                6250 i =           7
                6260 i =           8
                6270 i =           9
                6280 i =          10
                6290 i =          11
                6300 i =          12
                6310 i =          13
                6320 i =          14
                6330 i =          15
                6340 i =          16
                6350 i =          17
                6360 i =          18
                6370 i =          19
                6380 i =          20
                6390 i =          21
                6400 i =          22
                6410 i =          23
                6420 i =          24
                6430 i =          25
                6440 i =          26
                6450 i =          27
                6460 i =          28
                6470 i =          29
                6480 i =          30
                6480 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6490 i =          31
en_Char = 0, en_idx = 0
                6500 i =           0
                6510 i =           1
                6520 i =           2
                6530 i =           3
                6540 i =           4
                6550 i =           5
                6560 i =           6
                6570 i =           7
                6580 i =           8
                6590 i =           9
                6600 i =          10
                6610 i =          11
                6620 i =          12
                6630 i =          13
                6640 i =          14
                6650  Test_1
en_Char = 0, en_idx = 0
                6650 i =           0
                6660 i =           1
                6670 i =           2
                6680 i =           3
                6690 i =           4
                6700 i =           5
                6710 i =           6
                6720 i =           7
                6730 i =           8
                6740 i =           9
                6750 i =          10
                6760 i =          11
                6770 i =          12
                6780 i =          13
                6790 i =          14
                6800 i =          15
                6810 i =          16
                6820 i =          17
                6830 i =          18
                6840 i =          19
                6850 i =          20
                6860 i =          21
                6870 i =          22
                6880 i =          23
                6890 i =          24
                6900 i =          25
                6910 i =          26
                6920 i =          27
                6930 i =          28
                6940 i =          29
                6950 i =          30
                6950 k =           3, rx = 1
en_Char = 0, en_idx = 1
                6960 i =          31
en_Char = 0, en_idx = 0
                6970  Test_2
en_Char = 0, en_idx = 0
                6970 i =           0
                6980 i =           1
                6990 i =           2
                7000 i =           3
                7010 i =           4
                7020 i =           5
                7030 i =           6
                7040 i =           7
                7050 i =           8
                7060 i =           9
                7070 i =          10
                7080 i =          11
                7090 i =          12
                7100 i =          13
                7110 i =          14
                7120 i =          15
                7130 i =          16
                7140 i =          17
                7150 i =          18
                7160 i =          19
                7170 i =          20
                7180 i =          21
                7190 i =          22
                7200 i =          23
                7210 i =          24
                7220 i =          25
                7230 i =          26
                7240 i =          27
                7250 i =          28
                7260 i =          29
                7270 i =          30
                7270 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7280 i =          31
en_Char = 0, en_idx = 0
                7290 i =           0
                7300 i =           1
                7310 i =           2
                7320 i =           3
                7330 i =           4
                7340 i =           5
                7350 i =           6
                7360 i =           7
                7370 i =           8
                7380 i =           9
                7390 i =          10
                7400 i =          11
                7410 i =          12
                7420 i =          13
                7430 i =          14
                7440 i =          15
                7450 i =          16
                7460 i =          17
                7470 i =          18
                7480 i =          19
                7490 i =          20
                7500 i =          21
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7693.531 ; gain = 27.012 ; free physical = 42400 ; free virtual = 54334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5430  Uart start.
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710  Test_1
en_Char = 0, en_idx = 0
                6710 i =           0
                6720 i =           1
                6730 i =           2
                6740 i =           3
                6750 i =           4
                6760 i =           5
                6770 i =           6
                6780 i =           7
                6790 i =           8
                6800 i =           9
                6810 i =          10
                6820 i =          11
                6830 i =          12
                6840 i =          13
                6850 i =          14
                6860 i =          15
                6870 i =          16
                6880 i =          17
                6890 i =          18
                6900 i =          19
                6910 i =          20
                6920 i =          21
                6930 i =          22
                6940 i =          23
                6950 i =          24
                6960 i =          25
                6970 i =          26
                6980 i =          27
                6990 i =          28
                7000 i =          29
                7010 i =          30
                7010 k =           3, rx = 1
en_Char = 0, en_idx = 1
                7020 i =          31
en_Char = 0, en_idx = 0
                7030  Test_2
en_Char = 0, en_idx = 0
                7030 i =           0
                7040 i =           1
                7050 i =           2
                7060 i =           3
                7070 i =           4
                7080 i =           5
                7090 i =           6
                7100 i =           7
                7110 i =           8
                7120 i =           9
                7130 i =          10
                7140 i =          11
                7150 i =          12
                7160 i =          13
                7170 i =          14
                7180 i =          15
                7190 i =          16
                7200 i =          17
                7210 i =          18
                7220 i =          19
                7230 i =          20
                7240 i =          21
                7250 i =          22
                7260 i =          23
                7270 i =          24
                7280 i =          25
                7290 i =          26
                7300 i =          27
                7310 i =          28
                7320 i =          29
                7330 i =          30
                7330 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7340 i =          31
en_Char = 0, en_idx = 0
                7350 i =           0
                7360 i =           1
                7370 i =           2
                7380 i =           3
                7390 i =           4
                7400 i =           5
                7410 i =           6
                7420 i =           7
                7430 i =           8
                7440 i =           9
                7450 i =          10
                7460 i =          11
                7470 i =          12
                7480 i =          13
                7490 i =          14
                7500 i =          15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7701.535 ; gain = 8.004 ; free physical = 42402 ; free virtual = 54336
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5430  Uart start.
en_Char = 0, en_idx = 0
                5600 i =           0
                5610 i =           1
                5620 i =           2
                5630 i =           3
                5640 i =           4
                5650 i =           5
                5660 i =           6
                5670 i =           7
                5680 i =           8
                5690 i =           9
                5700 i =          10
                5710 i =          11
                5720 i =          12
                5730 i =          13
                5740 i =          14
                5750 i =          15
                5760 i =          16
                5770 i =          17
                5780 i =          18
                5790 i =          19
                5800 i =          20
                5810 i =          21
                5820 i =          22
                5830 i =          23
                5840 i =          24
                5850 i =          25
                5860 i =          26
                5870 i =          27
                5880 i =          28
                5890 i =          29
                5900 i =          30
                5900 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5910 i =          31
en_Char = 0, en_idx = 0
                5920 i =           0
                5930 i =           1
                5940 i =           2
                5950 i =           3
                5960 i =           4
                5970 i =           5
                5980 i =           6
                5990 i =           7
                6000 i =           8
                6010 i =           9
                6020 i =          10
                6030 i =          11
                6040 i =          12
                6050 i =          13
                6060 i =          14
                6070 i =          15
                6080 i =          16
                6090 i =          17
                6100 i =          18
                6110 i =          19
                6120 i =          20
                6130 i =          21
                6140 i =          22
                6150 i =          23
                6160 i =          24
                6170 i =          25
                6180 i =          26
                6190 i =          27
                6200 i =          28
                6210 i =          29
                6220 i =          30
                6220 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6230 i =          31
en_Char = 0, en_idx = 0
                6240 i =           0
                6250 i =           1
                6260 i =           2
                6270 i =           3
                6280 i =           4
                6290 i =           5
                6300 i =           6
                6310 i =           7
                6320 i =           8
                6330 i =           9
                6340 i =          10
                6350 i =          11
                6360 i =          12
                6370 i =          13
                6380 i =          14
                6390 i =          15
                6400 i =          16
                6410 i =          17
                6420 i =          18
                6430 i =          19
                6440 i =          20
                6450 i =          21
                6460 i =          22
                6470 i =          23
                6480 i =          24
                6490 i =          25
                6500 i =          26
                6510 i =          27
                6520 i =          28
                6530 i =          29
                6540 i =          30
                6540 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6550 i =          31
en_Char = 0, en_idx = 0
                6560 i =           0
                6570 i =           1
                6580 i =           2
                6590 i =           3
                6600 i =           4
                6610 i =           5
                6620 i =           6
                6630 i =           7
                6640 i =           8
                6650 i =           9
                6660 i =          10
                6670 i =          11
                6680 i =          12
                6690 i =          13
                6700 i =          14
                6710 i =          15
                6720 i =          16
                6730  Test_1
en_Char = 0, en_idx = 0
                6730 i =           0
                6740 i =           1
                6750 i =           2
                6760 i =           3
                6770 i =           4
                6780 i =           5
                6790 i =           6
                6800 i =           7
                6810 i =           8
                6820 i =           9
                6830 i =          10
                6840 i =          11
                6850 i =          12
                6860 i =          13
                6870 i =          14
                6880 i =          15
                6890 i =          16
                6900 i =          17
                6910 i =          18
                6920 i =          19
                6930 i =          20
                6940 i =          21
                6950 i =          22
                6960 i =          23
                6970 i =          24
                6980 i =          25
                6990 i =          26
                7000 i =          27
                7010 i =          28
                7020 i =          29
                7030 i =          30
                7030 k =           3, rx = 1
en_Char = 0, en_idx = 1
                7040 i =          31
en_Char = 0, en_idx = 0
                7050  Test_2
en_Char = 0, en_idx = 0
                7050 i =           0
                7060 i =           1
                7070 i =           2
                7080 i =           3
                7090 i =           4
                7100 i =           5
                7110 i =           6
                7120 i =           7
                7130 i =           8
                7140 i =           9
                7150 i =          10
                7160 i =          11
                7170 i =          12
                7180 i =          13
                7190 i =          14
                7200 i =          15
                7210 i =          16
                7220 i =          17
                7230 i =          18
                7240 i =          19
                7250 i =          20
                7260 i =          21
                7270 i =          22
                7280 i =          23
                7290 i =          24
                7300 i =          25
                7310 i =          26
                7320 i =          27
                7330 i =          28
                7340 i =          29
                7350 i =          30
                7350 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7360 i =          31
en_Char = 0, en_idx = 0
                7370 i =           0
                7380 i =           1
                7390 i =           2
                7400 i =           3
                7410 i =           4
                7420 i =           5
                7430 i =           6
                7440 i =           7
                7450 i =           8
                7460 i =           9
                7470 i =          10
                7480 i =          11
                7490 i =          12
                7500 i =          13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 7500
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5430  Uart start.
en_Char = 0, en_idx = 0
                5460 i =           0
                5470 i =           1
                5480 i =           2
                5490 i =           3
                5500 i =           4
                5510 i =           5
                5520 i =           6
                5530 i =           7
                5540 i =           8
                5550 i =           9
                5560 i =          10
                5570 i =          11
                5580 i =          12
                5590 i =          13
                5600 i =          14
                5610 i =          15
                5620 i =          16
                5630 i =          17
                5640 i =          18
                5650 i =          19
                5660 i =          20
                5670 i =          21
                5680 i =          22
                5690 i =          23
                5700 i =          24
                5710 i =          25
                5720 i =          26
                5730 i =          27
                5740 i =          28
                5750 i =          29
                5760 i =          30
                5760 k =           0, rx = 0
en_Char = 0, en_idx = 1
                5770 i =          31
en_Char = 0, en_idx = 0
                5780 i =           0
                5790 i =           1
                5800 i =           2
                5810 i =           3
                5820 i =           4
                5830 i =           5
                5840 i =           6
                5850 i =           7
                5860 i =           8
                5870 i =           9
                5880 i =          10
                5890 i =          11
                5900 i =          12
                5910 i =          13
                5920 i =          14
                5930 i =          15
                5940 i =          16
                5950 i =          17
                5960 i =          18
                5970 i =          19
                5980 i =          20
                5990 i =          21
                6000 i =          22
                6010 i =          23
                6020 i =          24
                6030 i =          25
                6040 i =          26
                6050 i =          27
                6060 i =          28
                6070 i =          29
                6080 i =          30
                6080 k =           1, rx = 0
en_Char = 0, en_idx = 1
                6090 i =          31
en_Char = 0, en_idx = 0
                6100 i =           0
                6110 i =           1
                6120 i =           2
                6130 i =           3
                6140 i =           4
                6150 i =           5
                6160 i =           6
                6170 i =           7
                6180 i =           8
                6190 i =           9
                6200 i =          10
                6210 i =          11
                6220 i =          12
                6230 i =          13
                6240 i =          14
                6250 i =          15
                6260 i =          16
                6270 i =          17
                6280 i =          18
                6290 i =          19
                6300 i =          20
                6310 i =          21
                6320 i =          22
                6330 i =          23
                6340 i =          24
                6350 i =          25
                6360 i =          26
                6370 i =          27
                6380 i =          28
                6390 i =          29
                6400 i =          30
                6400 k =           2, rx = 0
en_Char = 0, en_idx = 1
                6410 i =          31
en_Char = 0, en_idx = 0
                6420 i =           0
                6430 i =           1
                6440 i =           2
                6450 i =           3
                6460 i =           4
                6470 i =           5
                6480 i =           6
                6490 i =           7
                6500 i =           8
                6510 i =           9
                6520 i =          10
                6530 i =          11
                6540 i =          12
                6550 i =          13
                6560 i =          14
                6570 i =          15
                6580 i =          16
                6590 i =          17
                6600 i =          18
                6610 i =          19
                6620 i =          20
                6630 i =          21
                6640 i =          22
                6650 i =          23
                6660 i =          24
                6670 i =          25
                6680 i =          26
                6690 i =          27
                6700 i =          28
                6710  Test_1
                6710 i =          29
                6720 i =          30
                6720 k =           3, rx = 1
en_Char = 0, en_idx = 1
                6730 i =          31
en_Char = 0, en_idx = 0
                6740 i =           0
                6750 i =           1
                6760 i =           2
                6770 i =           3
                6780 i =           4
                6790 i =           5
                6800 i =           6
                6810 i =           7
                6820 i =           8
                6830 i =           9
                6840 i =          10
                6850 i =          11
                6860 i =          12
                6870 i =          13
                6880 i =          14
                6890 i =          15
                6900 i =          16
                6910 i =          17
                6920 i =          18
                6930 i =          19
                6940 i =          20
                6950 i =          21
                6960 i =          22
                6970 i =          23
                6980 i =          24
                6990 i =          25
                7000 i =          26
                7010 i =          27
                7020 i =          28
                7030  Test_2
                7030 i =          29
                7040 i =          30
                7040 k =           4, rx = 0
en_Char = 0, en_idx = 1
                7050 i =          31
en_Char = 0, en_idx = 0
                7060 i =           0
                7070 i =           1
                7080 i =           2
                7090 i =           3
                7100 i =           4
                7110 i =           5
                7120 i =           6
                7130 i =           7
                7140 i =           8
                7150 i =           9
                7160 i =          10
                7170 i =          11
                7180 i =          12
                7190 i =          13
                7200 i =          14
                7210 i =          15
                7220 i =          16
                7230 i =          17
                7240 i =          18
                7250 i =          19
                7260 i =          20
                7270 i =          21
                7280 i =          22
                7290 i =          23
                7300 i =          24
                7310 i =          25
                7320 i =          26
                7330 i =          27
                7340 i =          28
                7350 i =          29
                7360 i =          30
                7360 k =           5, rx = 0
en_Char = 0, en_idx = 1
                7370 i =          31
en_Char = 0, en_idx = 0
                7380 i =           0
                7390 i =           1
                7400 i =           2
                7410 i =           3
                7420 i =           4
                7430 i =           5
                7440 i =           6
                7450 i =           7
                7460 i =           8
                7470 i =           9
                7480 i =          10
                7490 i =          11
                7500 i =          12
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7500
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {75000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 75000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5430  Uart start.
en_Char = 0, en_idx = 0
                5760 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                6080 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                6400 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                6710  Test_1
                6720 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                7030  Test_2
                7040 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                7360 k =           5, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                7680 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                8000 k =           7, rx = 0
en_Char = 1, en_idx = 1
                8330 CHAR = 01001000  H
en_Char = 0, en_idx = 0
                8960 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                9280 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                9600 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
                9920 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               10240 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               10560 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               10880 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               11200 k =           7, rx = 0
en_Char = 1, en_idx = 1
               11530 CHAR = 01100101  e
en_Char = 0, en_idx = 0
               12160 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               12480 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               12800 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               13120 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               13440 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               13760 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               14080 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               14400 k =           7, rx = 0
en_Char = 1, en_idx = 1
               14730 CHAR = 01101100  l
en_Char = 0, en_idx = 0
               15360 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               15680 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               16000 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               16320 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               16640 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               16960 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               17280 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               17600 k =           7, rx = 0
en_Char = 1, en_idx = 1
               17930 CHAR = 01101100  l
en_Char = 0, en_idx = 0
               18560 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               18880 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               19200 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               19520 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               19840 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               20160 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               20480 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               20800 k =           7, rx = 1
en_Char = 1, en_idx = 1
               21130 CHAR = 10110111  
en_Char = 0, en_idx = 0
               21480 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               21800 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               22120 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               22440 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               22760 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               23080 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               23400 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               23720 k =           7, rx = 0
en_Char = 1, en_idx = 1
               24050 CHAR = 00100000   
en_Char = 0, en_idx = 0
               24640 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               24960 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               25280 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               25600 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               25920 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               26240 k =           5, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               26560 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               26880 k =           7, rx = 0
en_Char = 1, en_idx = 1
               27210 CHAR = 01010111  W
en_Char = 0, en_idx = 0
               27840 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               28160 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               28480 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               28800 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               29120 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               29440 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               29760 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               30080 k =           7, rx = 0
en_Char = 1, en_idx = 1
               30410 CHAR = 01101111  o
en_Char = 0, en_idx = 0
               31040 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               31360 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               31680 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               32000 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               32320 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               32640 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               32960 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               33280 k =           7, rx = 0
en_Char = 1, en_idx = 1
               33610 CHAR = 01110010  r
en_Char = 0, en_idx = 0
               34240 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               34560 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               34880 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               35200 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               35520 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               35840 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               36160 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               36480 k =           7, rx = 0
en_Char = 1, en_idx = 1
               36810 CHAR = 01101100  l
en_Char = 0, en_idx = 0
               37440 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               37760 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               38080 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               38400 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               38720 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               39040 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               39360 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               39680 k =           7, rx = 0
en_Char = 1, en_idx = 1
               40010 CHAR = 01100100  d
en_Char = 0, en_idx = 0
               40640 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               40960 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               41280 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               41600 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               41920 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               42240 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               42560 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               42880 k =           7, rx = 0
en_Char = 1, en_idx = 1
               43210 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               43840 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               44160 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               44480 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               44800 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               45120 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               45440 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               45760 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               46080 k =           7, rx = 0
en_Char = 1, en_idx = 1
               46410 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               47040 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               47360 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               47680 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               48000 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               48320 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               48640 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               48960 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               49280 k =           7, rx = 0
en_Char = 1, en_idx = 1
               49610 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               50240 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               50560 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               50880 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               51200 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               51520 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               51840 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               52160 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               52480 k =           7, rx = 0
en_Char = 1, en_idx = 1
               52810 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               53440 k =           0, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               53760 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               54080 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               54400 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               54720 k =           4, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               55040 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               55360 k =           6, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               55680 k =           7, rx = 0
en_Char = 1, en_idx = 1
               56010 CHAR = 00100001  !
en_Char = 0, en_idx = 0
               56640 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               56960 k =           1, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               57280 k =           2, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               57600 k =           3, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               57920 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               58240 k =           5, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               58560 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               58880 k =           7, rx = 0
en_Char = 1, en_idx = 1
               59210 CHAR = 01010010  R
en_Char = 0, en_idx = 0
               59560 k =           0, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               59880 k =           1, rx = 0
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               60200 k =           2, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               60520 k =           3, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               60840 k =           4, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               61160 k =           5, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
               61480 k =           6, rx = 1
en_Char = 0, en_idx = 1
en_Char = 0, en_idx = 0
en_Char = 0, en_idx = 0
               61800 k =           7, rx = 1
en_Char = 1, en_idx = 1
               61840=======UART done.=======
$finish called at time : 61840 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 75000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7775.570 ; gain = 16.008 ; free physical = 42665 ; free virtual = 54600
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 75000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                6710  Test_1
                7030  Test_2
                8330 CHAR = 01001000  H
               11530 CHAR = 01100101  e
               14730 CHAR = 01101100  l
               17930 CHAR = 01101100  l
               21130 CHAR = 10110111  
               24050 CHAR = 00100000   
               27210 CHAR = 01010111  W
               30410 CHAR = 01101111  o
               33610 CHAR = 01110010  r
               36810 CHAR = 01101100  l
               40010 CHAR = 01100100  d
               43210 CHAR = 00100001  !
               46410 CHAR = 00100001  !
               49610 CHAR = 00100001  !
               52810 CHAR = 00100001  !
               56010 CHAR = 00100001  !
               59210 CHAR = 01010010  R
               61840 =======UART done.=======
$finish called at time : 61840 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 75000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7799.582 ; gain = 24.012 ; free physical = 42668 ; free virtual = 54603
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 75000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8330 CHAR = 01001000  H
               11530 CHAR = 01100101  e
               14730 CHAR = 01101100  l
               17930 CHAR = 01101100  l
               21130 CHAR = 10110111  
               24050 CHAR = 00100000   
               27210 CHAR = 01010111  W
               30410 CHAR = 01101111  o
               33610 CHAR = 01110010  r
               36810 CHAR = 01101100  l
               40010 CHAR = 01100100  d
               43210 CHAR = 00100001  !
               46410 CHAR = 00100001  !
               49610 CHAR = 00100001  !
               52810 CHAR = 00100001  !
               56010 CHAR = 00100001  !
               59210 CHAR = 01010010  R
               61840 =======UART done.=======
$finish called at time : 61840 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 75000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7828.598 ; gain = 29.016 ; free physical = 42669 ; free virtual = 54604
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {20000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
Current STATE: 0010
                8330 CHAR = 01001000  H
Current STATE: 0010
               11530 CHAR = 01100101  e
Current STATE: 0010
               14730 CHAR = 01101100  l
Current STATE: 0010
               17930 CHAR = 01101100  l
Current STATE: 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7847.605 ; gain = 19.008 ; free physical = 42679 ; free virtual = 54612
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5450 i =           1
                8330 CHAR = 01001000  H
                8650 i =           1
               11530 CHAR = 01100101  e
               11850 i =           1
               14730 CHAR = 01101100  l
               15050 i =           1
               17930 CHAR = 01101100  l
               18250 i =           1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5450 i =         542
                8330 CHAR = 01001000  H
                8650 i =          30
               11530 CHAR = 01100101  e
               11850 i =          30
               14730 CHAR = 01101100  l
               15050 i =          30
               17930 CHAR = 01101100  l
               18250 i =          30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
Current STATE: xxxx
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
                  60 =======Start jtag=======
                  60 =======jtag done=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
                1920 =======Start spi_load=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Fetch_EN:1 
                3370 =======SPI_load done.=======
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
                5450 i =         542
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
                8330 CHAR = 01001000  H
Current STATE: 0100
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
                8650 i =          30
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
               11530 CHAR = 01100101  e
Current STATE: 0100
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
               11850 i =          30
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
               14730 CHAR = 01101100  l
Current STATE: 0100
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
               15050 i =          30
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
Current STATE: 0100
               17930 CHAR = 01101100  l
Current STATE: 0100
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0001
Current STATE: 0010
               18250 i =          30
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
Current STATE: 0011
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7916.641 ; gain = 21.012 ; free physical = 42676 ; free virtual = 54609
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
Current STATE: xxxx   start_access = x 
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
                1920 =======Start spi_load=======
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Fetch_EN:1 
                3370 =======SPI_load done.=======
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
                5450 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
                8330 CHAR = 01001000  H
Current STATE: 0100   start_access = 1 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
                8650 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
               11530 CHAR = 01100101  e
Current STATE: 0100   start_access = 1 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
               11850 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
               14730 CHAR = 01101100  l
Current STATE: 0100   start_access = 1 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
               15050 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
Current STATE: 0100   start_access = 0 
               17930 CHAR = 01101100  l
Current STATE: 0100   start_access = 1 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 0 
Current STATE: 0001   start_access = 1 
Current STATE: 0010   start_access = 1 
               18250 i =           1
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
Current STATE: 0011   start_access = 0 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 20000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                5450 i =           1
                5460 i =           2
                5470 i =           3
                5480 i =           4
                5490 i =           5
                5500 i =           6
                5510 i =           7
                5520 i =           8
                5530 i =           9
                5540 i =          10
                5550 i =          11
                5560 i =          12
                5570 i =          13
                5580 i =          14
                5590 i =          15
                5600 i =          16
                8480 CHAR = 01001000  H
                8650 i =           1
                8660 i =           2
                8670 i =           3
                8680 i =           4
                8690 i =           5
                8700 i =           6
                8710 i =           7
                8720 i =           8
                8730 i =           9
                8740 i =          10
                8750 i =          11
                8760 i =          12
                8770 i =          13
                8780 i =          14
                8790 i =          15
                8800 i =          16
               11680 CHAR = 01100101  e
               11850 i =           1
               11860 i =           2
               11870 i =           3
               11880 i =           4
               11890 i =           5
               11900 i =           6
               11910 i =           7
               11920 i =           8
               11930 i =           9
               11940 i =          10
               11950 i =          11
               11960 i =          12
               11970 i =          13
               11980 i =          14
               11990 i =          15
               12000 i =          16
               14880 CHAR = 01101100  l
               15050 i =           1
               15060 i =           2
               15070 i =           3
               15080 i =           4
               15090 i =           5
               15100 i =           6
               15110 i =           7
               15120 i =           8
               15130 i =           9
               15140 i =          10
               15150 i =          11
               15160 i =          12
               15170 i =          13
               15180 i =          14
               15190 i =          15
               15200 i =          16
               18080 CHAR = 01101100  l
               18250 i =           1
               18260 i =           2
               18270 i =           3
               18280 i =           4
               18290 i =           5
               18300 i =           6
               18310 i =           7
               18320 i =           8
               18330 i =           9
               18340 i =          10
               18350 i =          11
               18360 i =          12
               18370 i =          13
               18380 i =          14
               18390 i =          15
               18400 i =          16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20000
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7996.680 ; gain = 64.031 ; free physical = 42667 ; free virtual = 54602
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {63000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {70000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8480 CHAR = 01001000  H
               11680 CHAR = 01100101  e
               14880 CHAR = 01101100  l
               18080 CHAR = 01101100  l
               21280 CHAR = 10110111  
               24350 CHAR = 10010000  
               27420 CHAR = 01010111  W
               30560 CHAR = 01101111  o
               33760 CHAR = 01110010  r
               36960 CHAR = 01101100  l
               40160 CHAR = 01100100  d
               43360 CHAR = 00100001  !
               46560 CHAR = 00100001  !
               49760 CHAR = 00100001  !
               52960 CHAR = 00100001  !
               56160 CHAR = 00100001  !
               59360 CHAR = 01010010  R
               62160 =======UART done.=======
$finish called at time : 62160 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8012.688 ; gain = 16.008 ; free physical = 42474 ; free virtual = 54411
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8560 CHAR = 01001000  H
               11760 CHAR = 01100101  e
               14960 CHAR = 01101100  l
               18160 CHAR = 01101100  l
               21360 CHAR = 10110111  
               24510 CHAR = 10010000  
               27660 CHAR = 10101011  
               30810 CHAR = 10110111  
               33960 CHAR = 10111010  
               37110 CHAR = 01101100  l
               40260 CHAR = 01100100  d
               43440 CHAR = 00100001  !
               46640 CHAR = 00100001  !
               49840 CHAR = 00100001  !
               53040 CHAR = 00100001  !
               56240 CHAR = 00100001  !
               59440 CHAR = 01010010  R
               62510 =======UART done.=======
$finish called at time : 62510 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8036.699 ; gain = 24.012 ; free physical = 42465 ; free virtual = 54403
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8550 CHAR = 01001000  H
               11750 CHAR = 01100101  e
               14950 CHAR = 01101100  l
               18150 CHAR = 01101100  l
               21350 CHAR = 10110111  
               24490 CHAR = 10010000  
               27630 CHAR = 10101011  
               30770 CHAR = 10110111  
               33910 CHAR = 01110010  r
               37050 CHAR = 01101100  l
               40230 CHAR = 01100100  d
               43430 CHAR = 00100001  !
               46630 CHAR = 00100001  !
               49830 CHAR = 00100001  !
               53030 CHAR = 00100001  !
               56230 CHAR = 00100001  !
               59430 CHAR = 01010010  R
               62510 =======UART done.=======
$finish called at time : 62510 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8052.707 ; gain = 16.008 ; free physical = 42457 ; free virtual = 54395
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8470 CHAR = 01001000  H
               11670 CHAR = 01100101  e
               14870 CHAR = 01101100  l
               18070 CHAR = 01101100  l
               21270 CHAR = 10110111  
               24330 CHAR = 10010000  
               27390 CHAR = 01010111  W
               30550 CHAR = 01101111  o
               33750 CHAR = 01110010  r
               36950 CHAR = 01101100  l
               40150 CHAR = 01100100  d
               43350 CHAR = 00100001  !
               46550 CHAR = 00100001  !
               49750 CHAR = 00100001  !
               52950 CHAR = 00100001  !
               56150 CHAR = 00100001  !
               59350 CHAR = 01010010  R
               62160 =======UART done.=======
$finish called at time : 62160 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8071.715 ; gain = 19.008 ; free physical = 42458 ; free virtual = 54396
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8480 CHAR = 01001000  H
               11680 CHAR = 01100101  e
               14880 CHAR = 01101100  l
               18080 CHAR = 01101100  l
               21280 CHAR = 10110111  
               24350 CHAR = 10010000  
               27420 CHAR = 01010111  W
               30560 CHAR = 01101111  o
               33760 CHAR = 01110010  r
               36960 CHAR = 01101100  l
               40160 CHAR = 01100100  d
               43360 CHAR = 00100001  !
               46560 CHAR = 00100001  !
               49760 CHAR = 00100001  !
               52960 CHAR = 00100001  !
               56160 CHAR = 00100001  !
               59360 CHAR = 01010010  R
               62160 =======UART done.=======
$finish called at time : 62160 ns : File "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8087.723 ; gain = 16.008 ; free physical = 42460 ; free virtual = 54398
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8480 CHAR = 01001000  H
               11680 CHAR = 01100101  e
               14880 CHAR = 01101100  l
               18080 CHAR = 01101100  l
               21280 CHAR = 10110111  
               24350 CHAR = 10010000  
               27420 CHAR = 01010111  W
               30560 CHAR = 01101111  o
               33760 CHAR = 01110010  r
               36960 CHAR = 01101100  l
               40160 CHAR = 01100100  d
               43360 CHAR = 00100001  !
               46560 CHAR = 00100001  !
               49760 CHAR = 00100001  !
               52960 CHAR = 00100001  !
               56160 CHAR = 00100001  !
               59360 CHAR = 00001010  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8095.727 ; gain = 8.004 ; free physical = 42474 ; free virtual = 54412
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8480 CHAR = 01001000  H
               11680 CHAR = 01100101  e
               14880 CHAR = 01101100  l
               18080 CHAR = 01101100  l
               21280 CHAR = 01101111  o
               24480 CHAR = 00100000   
               27680 CHAR = 01010111  W
               30880 CHAR = 01101111  o
               34080 CHAR = 01110010  r
               37280 CHAR = 01101100  l
               40480 CHAR = 01100100  d
               43680 CHAR = 00100001  !
               46880 CHAR = 00100001  !
               50080 CHAR = 00100001  !
               53280 CHAR = 00100001  !
               56480 CHAR = 00100001  !
               59680 CHAR = 00001010  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8124.742 ; gain = 29.016 ; free physical = 42463 ; free virtual = 54402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8460 CHAR = 01001000  H
               11660 CHAR = 01100101  e
               14860 CHAR = 01101100  l
               18060 CHAR = 01101100  l
               21260 CHAR = 01101111  o
               24460 CHAR = 00100000   
               27660 CHAR = 01010111  W
               30860 CHAR = 01101111  o
               34060 CHAR = 01110010  r
               37260 CHAR = 01101100  l
               40460 CHAR = 01100100  d
               43660 CHAR = 00100001  !
               46860 CHAR = 00100001  !
               50060 CHAR = 00100001  !
               53260 CHAR = 00100001  !
               56460 CHAR = 00100001  !
               59660 CHAR = 00001010  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8132.746 ; gain = 8.004 ; free physical = 42448 ; free virtual = 54388
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8145 CHAR =  72  H
                8150 CHAR =  72  H
               11345 CHAR = 101  e
               11350 CHAR = 101  e
               14545 CHAR = 108  l
               14550 CHAR = 108  l
               17745 CHAR = 108  l
               17750 CHAR = 108  l
               20945 CHAR = 111  o
               20950 CHAR = 111  o
               24145 CHAR =  32   
               24150 CHAR =  32   
               27345 CHAR =  87  W
               27350 CHAR =  87  W
               30545 CHAR = 111  o
               30550 CHAR = 111  o
               33745 CHAR = 114  r
               33750 CHAR = 114  r
               36945 CHAR = 108  l
               36950 CHAR = 108  l
               40145 CHAR = 100  d
               40150 CHAR = 100  d
               43345 CHAR =  33  !
               43350 CHAR =  33  !
               46545 CHAR =  33  !
               46550 CHAR =  33  !
               49745 CHAR =  33  !
               49750 CHAR =  33  !
               52945 CHAR =  33  !
               52950 CHAR =  33  !
               56145 CHAR =  33  !
               56150 CHAR =  33  !
               59345 CHAR =  10  

               59350 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8177.770 ; gain = 45.023 ; free physical = 42451 ; free virtual = 54393
launch_runs synth_1 -jobs 4
[Mon Apr 26 22:14:27 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part xilinx.com:au200:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project device 'xc7vx485tffg1157-1' does not match with the device on the 'XILINX.COM:AU200:PART0:1.3' board part. A device change to match the device on 'XILINX.COM:AU200:PART0:1.3' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Project 1-152] Project part set to virtexuplus (xcu200-fsgd2104-2-e)
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Apr 26 22:16:16 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu200-fsgd2104-2-e
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8674.469 ; gain = 0.000 ; free physical = 41318 ; free virtual = 53399
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8808.082 ; gain = 0.000 ; free physical = 41212 ; free virtual = 53294
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 74 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 9221.477 ; gain = 1043.707 ; free physical = 40922 ; free virtual = 53000
report_clock_networks -name {network_1}
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-493] Port r_valid_i has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Apr 26 22:20:20 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Apr 26 22:56:06 2021] Launched impl_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/impl_1/runme.log
reset_simulation -simset sim_1 -mode post-synthesis -type functional
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10532.383 ; gain = 0.000 ; free physical = 39921 ; free virtual = 52235
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 10532.383 ; gain = 0.000 ; free physical = 39660 ; free virtual = 51974
reset_simulation -simset sim_1 -mode post-synthesis -type functional
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 27 00:55:09 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 27 01:01:35 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 27 01:06:07 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 27 01:13:50 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 27 01:18:54 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
JTAG_DONE:z 
Fetch_EN:x 
Fetch_EN:0 
                  60 =======Start jtag=======
                  60 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8145 CHAR =  72  H
                8150 CHAR =  72  H
               11345 CHAR = 101  e
               11350 CHAR = 101  e
               14545 CHAR = 108  l
               14550 CHAR = 108  l
               17745 CHAR = 108  l
               17750 CHAR = 108  l
               20945 CHAR = 111  o
               20950 CHAR = 111  o
               24145 CHAR =  32   
               24150 CHAR =  32   
               27345 CHAR =  87  W
               27350 CHAR =  87  W
               30545 CHAR = 111  o
               30550 CHAR = 111  o
               33745 CHAR = 114  r
               33750 CHAR = 114  r
               36945 CHAR = 108  l
               36950 CHAR = 108  l
               40145 CHAR = 100  d
               40150 CHAR = 100  d
               43345 CHAR =  33  !
               43350 CHAR =  33  !
               46545 CHAR =  33  !
               46550 CHAR =  33  !
               49745 CHAR =  33  !
               49750 CHAR =  33  !
               52945 CHAR =  33  !
               52950 CHAR =  33  !
               56145 CHAR =  33  !
               56150 CHAR =  33  !
               59345 CHAR =  10  

               59350 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10798.516 ; gain = 133.039 ; free physical = 39345 ; free virtual = 51907
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
Fetch_EN:x 
Fetch_EN:0 
                 220 =======Start jtag=======
                1820 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8145 CHAR =  72  H
                8150 CHAR =  72  H
               11345 CHAR = 101  e
               11350 CHAR = 101  e
               14545 CHAR = 108  l
               14550 CHAR = 108  l
               17745 CHAR = 108  l
               17750 CHAR = 108  l
               20945 CHAR = 111  o
               20950 CHAR = 111  o
               24145 CHAR =  32   
               24150 CHAR =  32   
               27345 CHAR =  87  W
               27350 CHAR =  87  W
               30545 CHAR = 111  o
               30550 CHAR = 111  o
               33745 CHAR = 114  r
               33750 CHAR = 114  r
               36945 CHAR = 108  l
               36950 CHAR = 108  l
               40145 CHAR = 100  d
               40150 CHAR = 100  d
               43345 CHAR =  33  !
               43350 CHAR =  33  !
               46545 CHAR =  33  !
               46550 CHAR =  33  !
               49745 CHAR =  33  !
               49750 CHAR =  33  !
               52945 CHAR =  33  !
               52950 CHAR =  33  !
               56145 CHAR =  33  !
               56150 CHAR =  33  !
               59345 CHAR =  10  

               59350 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10854.539 ; gain = 56.023 ; free physical = 39341 ; free virtual = 51904
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
Fetch_EN:x 
Fetch_EN:0 
                 220 =======Start jtag=======
                1820 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8145 CHAR =  72  H
                8150 CHAR =  72  H
               11345 CHAR = 101  e
               11350 CHAR = 101  e
               14545 CHAR = 108  l
               14550 CHAR = 108  l
               17745 CHAR = 108  l
               17750 CHAR = 108  l
               20945 CHAR = 111  o
               20950 CHAR = 111  o
               24145 CHAR =  32   
               24150 CHAR =  32   
               27345 CHAR =  87  W
               27350 CHAR =  87  W
               30545 CHAR = 111  o
               30550 CHAR = 111  o
               33745 CHAR = 114  r
               33750 CHAR = 114  r
               36945 CHAR = 108  l
               36950 CHAR = 108  l
               40145 CHAR = 100  d
               40150 CHAR = 100  d
               43345 CHAR =  33  !
               43350 CHAR =  33  !
               46545 CHAR =  33  !
               46550 CHAR =  33  !
               49745 CHAR =  33  !
               49750 CHAR =  33  !
               52945 CHAR =  33  !
               52950 CHAR =  33  !
               56145 CHAR =  33  !
               56150 CHAR =  33  !
               59345 CHAR =  10  

               59350 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10870.547 ; gain = 16.008 ; free physical = 39344 ; free virtual = 51908
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
Fetch_EN:x 
Fetch_EN:0 
                 220 =======Start jtag=======
                1820 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8145 CHAR =  72  H
                8150 CHAR =  72  H
               11345 CHAR = 101  e
               11350 CHAR = 101  e
               14545 CHAR = 108  l
               14550 CHAR = 108  l
               17745 CHAR = 108  l
               17750 CHAR = 108  l
               20945 CHAR = 111  o
               20950 CHAR = 111  o
               24145 CHAR =  32   
               24150 CHAR =  32   
               27345 CHAR =  87  W
               27350 CHAR =  87  W
               30545 CHAR = 111  o
               30550 CHAR = 111  o
               33745 CHAR = 114  r
               33750 CHAR = 114  r
               36945 CHAR = 108  l
               36950 CHAR = 108  l
               40145 CHAR = 100  d
               40150 CHAR = 100  d
               43345 CHAR =  33  !
               43350 CHAR =  33  !
               46545 CHAR =  33  !
               46550 CHAR =  33  !
               49745 CHAR =  33  !
               49750 CHAR =  33  !
               52945 CHAR =  33  !
               52950 CHAR =  33  !
               56145 CHAR =  33  !
               56150 CHAR =  33  !
               59345 CHAR =  10  

               59350 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10886.555 ; gain = 16.008 ; free physical = 39343 ; free virtual = 51906
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
Fetch_EN:x 
Fetch_EN:0 
                 220 =======Start jtag=======
                1820 =======jtag done=======
                1920 =======Start spi_load=======
Fetch_EN:1 
                3370 =======SPI_load done.=======
                8145 CHAR =  72  H
                8150 CHAR =  72  H
               11345 CHAR = 101  e
               11350 CHAR = 101  e
               14545 CHAR = 108  l
               14550 CHAR = 108  l
               17745 CHAR = 108  l
               17750 CHAR = 108  l
               20945 CHAR = 111  o
               20950 CHAR = 111  o
               24145 CHAR =  32   
               24150 CHAR =  32   
               27345 CHAR =  87  W
               27350 CHAR =  87  W
               30545 CHAR = 111  o
               30550 CHAR = 111  o
               33745 CHAR = 114  r
               33750 CHAR = 114  r
               36945 CHAR = 108  l
               36950 CHAR = 108  l
               40145 CHAR = 100  d
               40150 CHAR = 100  d
               43345 CHAR =  33  !
               43350 CHAR =  33  !
               46545 CHAR =  33  !
               46550 CHAR =  33  !
               49745 CHAR =  33  !
               49750 CHAR =  33  !
               52945 CHAR =  33  !
               52950 CHAR =  33  !
               56145 CHAR =  33  !
               56150 CHAR =  33  !
               59345 CHAR =  10  

               59350 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10934.578 ; gain = 48.023 ; free physical = 39337 ; free virtual = 51901
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
                8135 CHAR =  72  H
                8140 CHAR =  72  H
               11335 CHAR = 101  e
               11340 CHAR = 101  e
               14535 CHAR = 108  l
               14540 CHAR = 108  l
               17735 CHAR = 108  l
               17740 CHAR = 108  l
               20935 CHAR = 111  o
               20940 CHAR = 111  o
               24135 CHAR =  32   
               24140 CHAR =  32   
               27335 CHAR =  87  W
               27340 CHAR =  87  W
               30535 CHAR = 111  o
               30540 CHAR = 111  o
               33735 CHAR = 114  r
               33740 CHAR = 114  r
               36935 CHAR = 108  l
               36940 CHAR = 108  l
               40135 CHAR = 100  d
               40140 CHAR = 100  d
               43335 CHAR =  33  !
               43340 CHAR =  33  !
               46535 CHAR =  33  !
               46540 CHAR =  33  !
               49735 CHAR =  33  !
               49740 CHAR =  33  !
               52935 CHAR =  33  !
               52940 CHAR =  33  !
               56135 CHAR =  33  !
               56140 CHAR =  33  !
               59335 CHAR =  10  

               59340 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10966.594 ; gain = 32.016 ; free physical = 39320 ; free virtual = 51883
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 27 11:18:09 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 70000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
                8135 CHAR =  72  H
                8140 CHAR =  72  H
               11335 CHAR = 101  e
               11340 CHAR = 101  e
               14535 CHAR = 108  l
               14540 CHAR = 108  l
               17735 CHAR = 108  l
               17740 CHAR = 108  l
               20935 CHAR = 111  o
               20940 CHAR = 111  o
               24135 CHAR =  32   
               24140 CHAR =  32   
               27335 CHAR =  87  W
               27340 CHAR =  87  W
               30535 CHAR = 111  o
               30540 CHAR = 111  o
               33735 CHAR = 114  r
               33740 CHAR = 114  r
               36935 CHAR = 108  l
               36940 CHAR = 108  l
               40135 CHAR = 100  d
               40140 CHAR = 100  d
               43335 CHAR =  33  !
               43340 CHAR =  33  !
               46535 CHAR =  33  !
               46540 CHAR =  33  !
               49735 CHAR =  33  !
               49740 CHAR =  33  !
               52935 CHAR =  33  !
               52940 CHAR =  33  !
               56135 CHAR =  33  !
               56140 CHAR =  33  !
               59335 CHAR =  10  

               59340 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 70000
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 10982.602 ; gain = 16.008 ; free physical = 39329 ; free virtual = 51893
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {5000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10982.602 ; gain = 0.000 ; free physical = 39332 ; free virtual = 51891
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10998.609 ; gain = 16.008 ; free physical = 39326 ; free virtual = 51886
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 11030.625 ; gain = 32.016 ; free physical = 39332 ; free virtual = 51893
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 11046.633 ; gain = 16.008 ; free physical = 39324 ; free virtual = 51885
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11062.641 ; gain = 16.008 ; free physical = 39329 ; free virtual = 51889
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
                   0 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:x 
                   5 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  10 CLK=1 RST_N=0 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:0 
                  15 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  20 CLK=1 RST_N=0 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                  25 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  30 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                  35 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  40 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                  45 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  50 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                  55 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  60 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                  65 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  70 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                  75 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  80 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                  85 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  90 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                  95 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 210 =======Start jtag=======
                 210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1810 =======jtag done=======
                1810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1910 =======Start spi_load=======
                1910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                2995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
Fetch_EN:1 
                3355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3360 =======SPI_load done.=======
                3360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                3995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                4995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 11118.668 ; gain = 56.027 ; free physical = 39325 ; free virtual = 51886
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
                   0 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:x 
                   5 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  10 CLK=1 RST_N=0 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:0 
                  15 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  20 CLK=1 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  25 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  30 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  35 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  40 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  45 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  50 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  55 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  60 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  65 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  70 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  75 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  80 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  85 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  90 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  95 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 210 =======Start jtag=======
                 210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1800 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1810 =======jtag done=======
                1810 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1820 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1830 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1840 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1850 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1860 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1870 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1880 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1890 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1900 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1910 =======Start spi_load=======
                1910 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1920 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1930 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1940 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1950 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1960 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1970 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1980 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1990 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2000 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2010 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2020 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2030 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2040 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2050 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2060 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2070 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2080 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2090 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2220 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2230 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2240 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2250 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2260 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2270 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2280 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2290 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2300 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2310 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2320 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2330 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2340 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2350 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2360 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2370 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2380 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2390 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2400 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2410 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2420 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2430 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2440 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2450 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2460 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2470 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2480 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2490 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2500 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2510 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2520 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2530 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2540 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2550 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2560 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2570 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2580 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2590 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2600 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2610 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2620 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2630 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2640 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2650 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2660 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2670 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2680 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2690 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2700 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2710 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2720 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2730 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2740 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2750 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2760 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2770 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2780 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2790 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2800 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2810 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2820 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2830 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2840 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2850 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2860 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2870 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2880 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2890 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2900 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2910 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2920 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2930 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2940 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2950 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2960 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2970 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2980 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2990 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3000 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3010 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3020 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3030 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3040 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3050 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3060 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3070 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3080 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3090 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3220 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3230 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3240 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3250 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3260 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3270 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3280 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3290 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3300 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3310 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3320 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3330 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3340 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3350 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
Fetch_EN:1 
                3355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3360 =======SPI_load done.=======
                3360 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3370 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3380 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3390 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3400 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3410 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3420 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3430 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3440 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3450 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3460 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3470 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3480 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3490 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3500 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3510 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3520 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3530 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3540 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3550 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3560 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3570 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3580 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3590 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3600 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3610 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3620 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3630 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3640 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3650 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3660 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3670 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3680 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3690 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3700 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3710 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3720 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3730 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3740 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3750 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3760 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3770 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3780 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3790 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3800 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3810 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3820 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3830 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3840 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3850 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3860 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3870 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3880 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3890 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3900 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3910 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3920 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3930 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3940 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3950 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3960 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3970 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3980 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3990 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4000 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4010 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4020 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4030 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4040 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4050 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4060 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4070 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4080 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4090 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4220 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4230 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4240 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4250 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4260 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4270 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4280 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4290 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4300 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4310 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4320 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4330 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4340 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4350 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4360 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4370 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4380 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4390 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4400 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4410 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4420 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4430 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4440 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4450 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4460 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4470 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4480 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4490 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4500 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4510 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4520 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4530 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4540 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4550 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4560 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4570 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4580 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4590 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4600 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4610 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4620 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4630 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4640 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4650 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4660 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4670 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4680 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4690 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4700 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4710 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4720 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4730 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4740 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4750 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4760 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4770 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4780 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4790 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4800 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4810 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4820 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4830 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4840 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4850 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4860 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4870 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4880 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4890 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4900 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4910 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4920 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4930 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4940 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4950 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4960 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4970 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4980 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4990 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5000 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 11224.723 ; gain = 106.055 ; free physical = 38923 ; free virtual = 51491
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xcu200-fsgd2104-2-e
Top: Loading_file_controller
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 11224.723 ; gain = 0.000 ; free physical = 38711 ; free virtual = 51279
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Loading_file_controller' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'JTAG_init' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v:23]
	Parameter INIT bound to: 5'b00001 
	Parameter JTAG_RESET bound to: 5'b00010 
	Parameter JTAG_SOFTRESET bound to: 5'b00011 
	Parameter JTAG_goto_SHIFT_IR bound to: 5'b00100 
	Parameter JTAG_shift_SHIFT_IR bound to: 5'b00101 
	Parameter JTAG_IDLE bound to: 5'b00110 
	Parameter JTAG_goto_SHIFT_DR bound to: 5'b00111 
	Parameter JTAG_shift_NBITS_SHIFT_DR_1 bound to: 5'b01000 
	Parameter JTAG_shift_NBITS_SHIFT_DR_2 bound to: 5'b01001 
	Parameter JTAG_shift_nbits_noex bound to: 5'b01010 
	Parameter JTAG_shift_NBITS_SHIFT_DR_3 bound to: 5'b01011 
	Parameter SPI_start_load_file bound to: 5'b01100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v:250]
INFO: [Synth 8-6155] done synthesizing module 'JTAG_init' (1#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_load_file' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
	Parameter INIT bound to: 4'b0001 
	Parameter SPI_EN_QPI bound to: 4'b0010 
	Parameter SPI_IDLE bound to: 4'b0011 
	Parameter SPI_LOAD_ADDR_0 bound to: 4'b0100 
	Parameter SPI_LOAD_DATA bound to: 4'b0101 
	Parameter RESET_CSN bound to: 4'b0110 
	Parameter SPI_LOAD_ADDR_1 bound to: 4'b0111 
	Parameter LOAD_DONE bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:243]
INFO: [Synth 8-6155] done synthesizing module 'SPI_load_file' (2#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
	Parameter BIT_PERIOD bound to: 1280 - type: integer 
	Parameter WAIT_NEG_RX bound to: 4'b0001 
	Parameter WAIT_15_CYCLE bound to: 4'b0010 
	Parameter STORE_CHAR bound to: 4'b0011 
	Parameter WAIT_31_CYCLE bound to: 4'b0100 
	Parameter DONE bound to: 4'b0101 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:134]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Loading_file_controller' (4#1) [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11224.723 ; gain = 0.000 ; free physical = 38738 ; free virtual = 51307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11224.723 ; gain = 0.000 ; free physical = 38743 ; free virtual = 51312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11224.723 ; gain = 0.000 ; free physical = 38743 ; free virtual = 51312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11224.723 ; gain = 0.000 ; free physical = 38737 ; free virtual = 51305
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11224.723 ; gain = 0.000 ; free physical = 38655 ; free virtual = 51223
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 11307.816 ; gain = 83.094 ; free physical = 38511 ; free virtual = 51079
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 11307.816 ; gain = 83.094 ; free physical = 38511 ; free virtual = 51079
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Apr 27 14:34:11 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 5000
                   0 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:x 
                   5 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  10 CLK=1 RST_N=0 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:0 
                  15 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  20 CLK=1 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  25 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  30 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  35 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  40 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  45 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  50 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  55 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  60 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  65 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  70 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  75 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  80 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  85 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  90 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  95 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 210 =======Start jtag=======
                 210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5000
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 11493.520 ; gain = 133.066 ; free physical = 38475 ; free virtual = 51044
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {6000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 6000
                   0 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:x 
                   5 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  10 CLK=1 RST_N=0 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:0 
                  15 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  20 CLK=1 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  25 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  30 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  35 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  40 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  45 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  50 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  55 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  60 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  65 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  70 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  75 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  80 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  85 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  90 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  95 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 210 =======Start jtag=======
                 210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                6000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 11493.520 ; gain = 0.000 ; free physical = 38488 ; free virtual = 51057
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 6000
                   0 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:x 
                   5 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  10 CLK=1 RST_N=0 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:0 
                  15 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  20 CLK=1 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  25 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  30 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  35 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  40 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  45 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  50 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  55 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  60 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  65 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  70 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  75 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  80 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  85 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  90 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  95 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 210 =======Start jtag=======
                 210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                1990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                1995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                2990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                2995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                3990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                3995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                4990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                4995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                5990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                5995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                6000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 11493.520 ; gain = 0.000 ; free physical = 38493 ; free virtual = 51062
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 6000
                   0 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:x 
                   5 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  10 CLK=1 RST_N=0 TCK=1 TDO=z TRSTN=x TDI=x TMS=x
Fetch_EN:0 
                  15 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=x TDI=x TMS=x
                  20 CLK=1 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  25 CLK=0 RST_N=0 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  30 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  35 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  40 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  45 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  50 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  55 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  60 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  65 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  70 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  75 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  80 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  85 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  90 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                  95 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 210 =======Start jtag=======
                 210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=0 TDI=0 TMS=0
                 225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=0 TDI=0 TMS=0
                 230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=1
                 615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=1
                 620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                 635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                 640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 800 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 810 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 820 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 830 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 840 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 850 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 860 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 870 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 880 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 890 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 900 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 910 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 920 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 930 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 940 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 950 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 960 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                 965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                 970 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 980 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                 990 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                 995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1000 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1010 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1020 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1030 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1040 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1050 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1060 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1070 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1080 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1090 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1100 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1110 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1120 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1130 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1140 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1150 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1160 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1170 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1180 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1190 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1200 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1210 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1220 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1230 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1240 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1250 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1260 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1270 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1280 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1290 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1300 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1310 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1320 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1330 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1340 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1350 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1360 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1370 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1380 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1390 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1400 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1410 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1420 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1430 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1440 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1450 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1460 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1470 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1480 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1490 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1500 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1510 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1520 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1530 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1540 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1550 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1560 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1570 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1580 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1590 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1600 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1610 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1620 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1630 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1640 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1650 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1660 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1670 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1680 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1690 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1700 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=1 TMS=0
                1705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=1 TMS=0
                1710 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1720 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1730 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1740 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1750 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1760 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=1
                1765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=1
                1770 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1780 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1790 CLK=1 RST_N=1 TCK=1 TDO=z TRSTN=1 TDI=0 TMS=0
                1795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1800 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1810 =======jtag done=======
                1810 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1820 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1830 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1840 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1850 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1860 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1870 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1880 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1890 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1900 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1910 =======Start spi_load=======
                1910 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1920 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1930 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1940 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1950 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1960 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1970 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1980 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1990 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                1995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2000 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2010 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2020 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2030 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2040 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2050 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2060 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2070 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2080 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2090 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2220 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2230 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2240 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2250 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2260 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2270 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2280 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2290 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2300 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2310 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2320 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2330 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2340 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2350 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2360 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2370 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2380 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2390 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2400 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2410 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2420 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2430 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2440 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2450 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2460 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2470 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2480 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2490 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2500 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2510 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2520 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2530 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2540 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2550 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2560 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2570 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2580 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2590 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2600 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2610 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2620 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2630 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2640 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2650 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2660 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2670 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2680 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2690 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2700 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2710 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2720 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2730 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2740 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2750 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2760 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2770 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2780 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2790 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2800 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2810 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2820 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2830 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2840 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2850 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2860 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2870 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2880 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2890 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2900 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2910 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2920 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2930 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2940 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2950 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2960 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2970 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2980 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2990 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                2995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3000 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3010 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3020 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3030 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3040 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3050 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3060 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3070 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3080 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3090 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3220 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3230 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3240 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3250 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3260 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3270 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3280 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3290 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3300 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3310 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3320 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3330 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3340 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3350 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
Fetch_EN:1 
                3355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3360 =======SPI_load done.=======
                3360 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3370 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3380 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3390 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3400 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3410 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3420 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3430 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3440 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3450 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3460 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3470 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3480 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3490 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3500 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3510 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3520 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3530 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3540 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3550 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3560 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3570 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3580 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3590 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3600 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3610 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3620 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3630 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3640 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3650 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3660 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3670 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3680 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3690 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3700 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3710 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3720 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3730 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3740 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3750 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3760 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3770 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3780 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3790 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3800 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3810 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3820 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3830 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3840 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3850 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3860 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3870 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3880 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3890 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3900 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3910 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3920 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3930 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3940 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3950 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3960 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3970 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3980 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3990 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                3995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4000 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4010 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4020 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4030 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4040 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4050 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4060 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4070 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4080 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4090 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4220 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4230 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4240 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4250 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4260 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4270 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4280 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4290 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4300 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4310 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4320 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4330 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4340 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4350 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4360 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4370 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4380 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4390 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4400 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4410 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4420 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4430 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4440 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4450 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4460 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4470 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4480 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4490 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4500 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4510 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4520 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4530 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4540 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4550 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4560 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4570 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4580 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4590 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4600 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4610 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4620 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4630 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4640 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4650 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4660 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4670 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4680 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4690 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4700 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4710 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4720 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4730 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4740 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4750 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4760 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4770 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4780 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4790 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4800 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4810 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4820 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4830 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4840 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4850 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4860 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4870 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4880 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4890 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4900 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4910 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4920 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4930 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4940 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4950 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4960 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4970 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4980 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4990 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                4995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5000 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5005 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5010 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5015 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5020 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5025 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5030 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5035 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5040 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5045 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5050 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5055 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5060 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5065 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5070 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5075 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5080 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5085 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5090 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5095 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5100 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5105 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5110 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5115 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5120 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5125 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5130 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5135 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5140 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5145 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5150 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5155 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5160 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5165 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5170 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5175 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5180 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5185 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5190 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5195 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5200 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5205 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5210 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5215 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5220 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5225 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5230 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5235 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5240 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5245 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5250 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5255 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5260 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5265 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5270 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5275 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5280 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5285 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5290 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5295 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5300 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5305 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5310 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5315 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5320 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5325 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5330 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5335 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5340 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5345 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5350 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5355 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5360 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5365 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5370 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5375 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5380 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5385 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5390 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5395 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5400 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5405 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5410 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5415 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5420 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5425 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5430 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5435 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5440 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5445 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5450 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5455 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5460 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5465 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5470 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5475 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5480 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5485 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5490 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5495 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5500 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5505 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5510 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5515 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5520 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5525 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5530 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5535 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5540 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5545 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5550 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5555 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5560 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5565 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5570 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5575 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5580 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5585 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5590 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5595 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5600 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5605 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5610 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5615 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5620 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5625 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5630 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5635 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5640 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5645 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5650 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5655 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5660 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5665 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5670 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5675 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5680 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5685 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5690 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5695 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5700 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5705 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5710 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5715 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5720 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5725 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5730 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5735 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5740 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5745 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5750 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5755 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5760 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5765 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5770 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5775 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5780 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5785 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5790 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5795 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5800 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5805 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5810 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5815 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5820 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5825 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5830 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5835 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5840 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5845 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5850 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5855 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5860 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5865 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5870 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5875 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5880 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5885 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5890 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5895 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5900 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5905 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5910 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5915 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5920 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5925 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5930 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5935 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5940 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5945 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5950 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5955 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5960 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5965 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5970 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5975 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5980 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5985 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5990 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                5995 CLK=0 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
                6000 CLK=1 RST_N=1 TCK=0 TDO=z TRSTN=1 TDI=0 TMS=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 11509.527 ; gain = 16.008 ; free physical = 38462 ; free virtual = 51031
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {63000} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 63000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
                8135 CHAR =  72  H
                8140 CHAR =  72  H
               11335 CHAR = 101  e
               11340 CHAR = 101  e
               14535 CHAR = 108  l
               14540 CHAR = 108  l
               17735 CHAR = 108  l
               17740 CHAR = 108  l
               20935 CHAR = 111  o
               20940 CHAR = 111  o
               24135 CHAR =  32   
               24140 CHAR =  32   
               27335 CHAR =  87  W
               27340 CHAR =  87  W
               30535 CHAR = 111  o
               30540 CHAR = 111  o
               33735 CHAR = 114  r
               33740 CHAR = 114  r
               36935 CHAR = 108  l
               36940 CHAR = 108  l
               40135 CHAR = 100  d
               40140 CHAR = 100  d
               43335 CHAR =  33  !
               43340 CHAR =  33  !
               46535 CHAR =  33  !
               46540 CHAR =  33  !
               49735 CHAR =  33  !
               49740 CHAR =  33  !
               52935 CHAR =  33  !
               52940 CHAR =  33  !
               56135 CHAR =  33  !
               56140 CHAR =  33  !
               59335 CHAR =  10  

               59340 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 63000
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 11517.531 ; gain = 8.004 ; free physical = 38590 ; free virtual = 51164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 63000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
                8135 CHAR =  72  H
                8140 CHAR =  72  H
               11335 CHAR = 101  e
               11340 CHAR = 101  e
               14535 CHAR = 108  l
               14540 CHAR = 108  l
               17735 CHAR = 108  l
               17740 CHAR = 108  l
               20935 CHAR = 111  o
               20940 CHAR = 111  o
               24135 CHAR =  32   
               24140 CHAR =  32   
               27335 CHAR =  87  W
               27340 CHAR =  87  W
               30535 CHAR = 111  o
               30540 CHAR = 111  o
               33735 CHAR = 114  r
               33740 CHAR = 114  r
               36935 CHAR = 108  l
               36940 CHAR = 108  l
               40135 CHAR = 100  d
               40140 CHAR = 100  d
               43335 CHAR =  33  !
               43340 CHAR =  33  !
               46535 CHAR =  33  !
               46540 CHAR =  33  !
               49735 CHAR =  33  !
               49740 CHAR =  33  !
               52935 CHAR =  33  !
               52940 CHAR =  33  !
               56135 CHAR =  33  !
               56140 CHAR =  33  !
               59335 CHAR =  10  

               59340 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 63000
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 11517.531 ; gain = 0.000 ; free physical = 38584 ; free virtual = 51159
launch_runs synth_1 -jobs 4
[Tue Apr 27 16:00:01 2021] Launched synth_1...
Run output will be captured here: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.runs/synth_1/runme.log
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu200-fsgd2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11517.531 ; gain = 0.000 ; free physical = 38814 ; free virtual = 51390
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11517.531 ; gain = 0.000 ; free physical = 38751 ; free virtual = 51327
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 74 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.JTAG_init
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/xsim.dir/testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 27 16:02:09 2021...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11517.531 ; gain = 0.000 ; free physical = 38535 ; free virtual = 51120
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_func_synth -key {Post-Synthesis:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 63000
Fetch_EN:x 
Fetch_EN:0 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 63000
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 11598.297 ; gain = 80.766 ; free physical = 38513 ; free virtual = 51102
current_sim simulation_58
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/JTAG_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/Loading_file_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/SPI_load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 63000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
                8135 CHAR =  72  H
                8140 CHAR =  72  H
               11335 CHAR = 101  e
               11340 CHAR = 101  e
               14535 CHAR = 108  l
               14540 CHAR = 108  l
               17735 CHAR = 108  l
               17740 CHAR = 108  l
               20935 CHAR = 111  o
               20940 CHAR = 111  o
               24135 CHAR =  32   
               24140 CHAR =  32   
               27335 CHAR =  87  W
               27340 CHAR =  87  W
               30535 CHAR = 111  o
               30540 CHAR = 111  o
               33735 CHAR = 114  r
               33740 CHAR = 114  r
               36935 CHAR = 108  l
               36940 CHAR = 108  l
               40135 CHAR = 100  d
               40140 CHAR = 100  d
               43335 CHAR =  33  !
               43340 CHAR =  33  !
               46535 CHAR =  33  !
               46540 CHAR =  33  !
               49735 CHAR =  33  !
               49740 CHAR =  33  !
               52935 CHAR =  33  !
               52940 CHAR =  33  !
               56135 CHAR =  33  !
               56140 CHAR =  33  !
               59335 CHAR =  10  

               59340 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 63000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11598.297 ; gain = 0.000 ; free physical = 38502 ; free virtual = 51091
reset_simulation -simset sim_1 -mode post-synthesis -type timing
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim/testbench_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim/testbench_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim/testbench_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD149
INFO: [VRFC 10-311] analyzing module IBUF_HD150
INFO: [VRFC 10-311] analyzing module IBUF_HD151
INFO: [VRFC 10-311] analyzing module IBUF_HD152
INFO: [VRFC 10-311] analyzing module IBUF_HD153
INFO: [VRFC 10-311] analyzing module IBUF_HD154
INFO: [VRFC 10-311] analyzing module IBUF_HD155
INFO: [VRFC 10-311] analyzing module IBUF_HD156
INFO: [VRFC 10-311] analyzing module IBUF_HD157
INFO: [VRFC 10-311] analyzing module IBUF_HD158
INFO: [VRFC 10-311] analyzing module IBUF_HD159
INFO: [VRFC 10-311] analyzing module IBUF_HD160
INFO: [VRFC 10-311] analyzing module IBUF_HD161
INFO: [VRFC 10-311] analyzing module IBUF_HD162
INFO: [VRFC 10-311] analyzing module IBUF_HD163
INFO: [VRFC 10-311] analyzing module IBUF_HD164
INFO: [VRFC 10-311] analyzing module IBUF_HD165
INFO: [VRFC 10-311] analyzing module IBUF_HD166
INFO: [VRFC 10-311] analyzing module IBUF_HD167
INFO: [VRFC 10-311] analyzing module IBUF_HD168
INFO: [VRFC 10-311] analyzing module IBUF_HD169
INFO: [VRFC 10-311] analyzing module IBUF_HD170
INFO: [VRFC 10-311] analyzing module IBUF_HD171
INFO: [VRFC 10-311] analyzing module IBUF_HD172
INFO: [VRFC 10-311] analyzing module IBUF_HD173
INFO: [VRFC 10-311] analyzing module IBUF_HD174
INFO: [VRFC 10-311] analyzing module IBUF_HD175
INFO: [VRFC 10-311] analyzing module IBUF_HD176
INFO: [VRFC 10-311] analyzing module IBUF_HD177
INFO: [VRFC 10-311] analyzing module IBUF_HD178
INFO: [VRFC 10-311] analyzing module IBUF_HD179
INFO: [VRFC 10-311] analyzing module IBUF_HD180
INFO: [VRFC 10-311] analyzing module IBUF_HD181
INFO: [VRFC 10-311] analyzing module IBUF_HD182
INFO: [VRFC 10-311] analyzing module IBUF_HD183
INFO: [VRFC 10-311] analyzing module IBUF_HD184
INFO: [VRFC 10-311] analyzing module IBUF_HD185
INFO: [VRFC 10-311] analyzing module IBUF_HD186
INFO: [VRFC 10-311] analyzing module IBUF_HD187
INFO: [VRFC 10-311] analyzing module IBUF_HD188
INFO: [VRFC 10-311] analyzing module IBUF_HD189
INFO: [VRFC 10-311] analyzing module IBUF_HD190
INFO: [VRFC 10-311] analyzing module IBUF_HD191
INFO: [VRFC 10-311] analyzing module IBUF_HD192
INFO: [VRFC 10-311] analyzing module IBUF_HD193
INFO: [VRFC 10-311] analyzing module IBUF_HD194
INFO: [VRFC 10-311] analyzing module IBUF_HD195
INFO: [VRFC 10-311] analyzing module IBUF_HD196
INFO: [VRFC 10-311] analyzing module IBUF_HD197
INFO: [VRFC 10-311] analyzing module IBUF_HD198
INFO: [VRFC 10-311] analyzing module IBUF_HD199
INFO: [VRFC 10-311] analyzing module IBUF_HD200
INFO: [VRFC 10-311] analyzing module IBUF_HD201
INFO: [VRFC 10-311] analyzing module IBUF_HD202
INFO: [VRFC 10-311] analyzing module IBUF_HD203
INFO: [VRFC 10-311] analyzing module IBUF_HD204
INFO: [VRFC 10-311] analyzing module IBUF_HD205
INFO: [VRFC 10-311] analyzing module IBUF_HD206
INFO: [VRFC 10-311] analyzing module IBUF_HD207
INFO: [VRFC 10-311] analyzing module IBUF_HD208
INFO: [VRFC 10-311] analyzing module IBUF_HD209
INFO: [VRFC 10-311] analyzing module IBUF_HD210
INFO: [VRFC 10-311] analyzing module IBUF_HD211
INFO: [VRFC 10-311] analyzing module IBUF_HD212
INFO: [VRFC 10-311] analyzing module IBUF_HD213
INFO: [VRFC 10-311] analyzing module IBUF_HD214
INFO: [VRFC 10-311] analyzing module IBUF_HD215
INFO: [VRFC 10-311] analyzing module IBUF_HD216
INFO: [VRFC 10-311] analyzing module IBUF_HD217
INFO: [VRFC 10-311] analyzing module IBUF_HD218
INFO: [VRFC 10-311] analyzing module IBUF_HD219
INFO: [VRFC 10-311] analyzing module IBUF_HD220
INFO: [VRFC 10-311] analyzing module IBUF_HD221
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_time_synth.sdf", for root module "testbench/Loading_file".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_time_synth.sdf", for root module "testbench/Loading_file".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD149
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module xil_defaultlib.IBUF_HD150
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD151
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY8
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.JTAG_init
Compiling module xil_defaultlib.IBUF_HD152
Compiling module xil_defaultlib.IBUF_HD153
Compiling module xil_defaultlib.IBUF_HD154
Compiling module xil_defaultlib.IBUF_HD155
Compiling module xil_defaultlib.IBUF_HD156
Compiling module xil_defaultlib.IBUF_HD157
Compiling module xil_defaultlib.IBUF_HD158
Compiling module xil_defaultlib.IBUF_HD159
Compiling module xil_defaultlib.IBUF_HD160
Compiling module xil_defaultlib.IBUF_HD161
Compiling module xil_defaultlib.IBUF_HD162
Compiling module xil_defaultlib.IBUF_HD163
Compiling module xil_defaultlib.IBUF_HD164
Compiling module xil_defaultlib.IBUF_HD165
Compiling module xil_defaultlib.IBUF_HD166
Compiling module xil_defaultlib.IBUF_HD167
Compiling module xil_defaultlib.IBUF_HD168
Compiling module xil_defaultlib.IBUF_HD169
Compiling module xil_defaultlib.IBUF_HD170
Compiling module xil_defaultlib.IBUF_HD171
Compiling module xil_defaultlib.IBUF_HD172
Compiling module xil_defaultlib.IBUF_HD173
Compiling module xil_defaultlib.IBUF_HD174
Compiling module xil_defaultlib.IBUF_HD175
Compiling module xil_defaultlib.IBUF_HD176
Compiling module xil_defaultlib.IBUF_HD177
Compiling module xil_defaultlib.IBUF_HD178
Compiling module xil_defaultlib.IBUF_HD179
Compiling module xil_defaultlib.IBUF_HD180
Compiling module xil_defaultlib.IBUF_HD181
Compiling module xil_defaultlib.IBUF_HD182
Compiling module xil_defaultlib.IBUF_HD183
Compiling module xil_defaultlib.IBUF_HD184
Compiling module xil_defaultlib.IBUF_HD185
Compiling module xil_defaultlib.IBUF_HD186
Compiling module xil_defaultlib.IBUF_HD187
Compiling module xil_defaultlib.IBUF_HD188
Compiling module xil_defaultlib.IBUF_HD189
Compiling module xil_defaultlib.IBUF_HD190
Compiling module xil_defaultlib.IBUF_HD191
Compiling module xil_defaultlib.IBUF_HD192
Compiling module xil_defaultlib.IBUF_HD193
Compiling module xil_defaultlib.IBUF_HD194
Compiling module xil_defaultlib.IBUF_HD195
Compiling module xil_defaultlib.IBUF_HD196
Compiling module xil_defaultlib.IBUF_HD197
Compiling module xil_defaultlib.IBUF_HD198
Compiling module xil_defaultlib.IBUF_HD199
Compiling module xil_defaultlib.IBUF_HD200
Compiling module xil_defaultlib.IBUF_HD201
Compiling module xil_defaultlib.IBUF_HD202
Compiling module xil_defaultlib.IBUF_HD203
Compiling module xil_defaultlib.IBUF_HD204
Compiling module xil_defaultlib.IBUF_HD205
Compiling module xil_defaultlib.IBUF_HD206
Compiling module xil_defaultlib.IBUF_HD207
Compiling module xil_defaultlib.IBUF_HD208
Compiling module xil_defaultlib.IBUF_HD209
Compiling module xil_defaultlib.IBUF_HD210
Compiling module xil_defaultlib.IBUF_HD211
Compiling module xil_defaultlib.IBUF_HD212
Compiling module xil_defaultlib.IBUF_HD213
Compiling module xil_defaultlib.IBUF_HD214
Compiling module xil_defaultlib.IBUF_HD215
Compiling module xil_defaultlib.IBUF_HD216
Compiling module xil_defaultlib.IBUF_HD217
Compiling module xil_defaultlib.IBUF_HD218
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.IBUF_HD219
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.IBUF_HD220
Compiling module xil_defaultlib.IBUF_HD221
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_time_synth

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim/xsim.dir/testbench_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 27 16:11:02 2021...
run_program: Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 11598.297 ; gain = 0.000 ; free physical = 38492 ; free virtual = 51103
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_time_synth -key {Post-Synthesis:sim_1:Timing:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 63000
Fetch_EN:x 
Fetch_EN:0 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 63000
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 11654.164 ; gain = 55.867 ; free physical = 38434 ; free virtual = 51052
current_sim simulation_60
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 63000
Fetch_EN:x 
Fetch_EN:0 
                 210 =======Start jtag=======
                1810 =======jtag done=======
                1910 =======Start spi_load=======
Fetch_EN:1 
                3360 =======SPI_load done.=======
                8135 CHAR =  72  H
                8140 CHAR =  72  H
               11335 CHAR = 101  e
               11340 CHAR = 101  e
               14535 CHAR = 108  l
               14540 CHAR = 108  l
               17735 CHAR = 108  l
               17740 CHAR = 108  l
               20935 CHAR = 111  o
               20940 CHAR = 111  o
               24135 CHAR =  32   
               24140 CHAR =  32   
               27335 CHAR =  87  W
               27340 CHAR =  87  W
               30535 CHAR = 111  o
               30540 CHAR = 111  o
               33735 CHAR = 114  r
               33740 CHAR = 114  r
               36935 CHAR = 108  l
               36940 CHAR = 108  l
               40135 CHAR = 100  d
               40140 CHAR = 100  d
               43335 CHAR =  33  !
               43340 CHAR =  33  !
               46535 CHAR =  33  !
               46540 CHAR =  33  !
               49735 CHAR =  33  !
               49740 CHAR =  33  !
               52935 CHAR =  33  !
               52940 CHAR =  33  !
               56135 CHAR =  33  !
               56140 CHAR =  33  !
               59335 CHAR =  10  

               59340 CHAR =  10  

INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 63000
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 11661.414 ; gain = 7.250 ; free physical = 38443 ; free virtual = 51060
save_wave_config {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
set_property xsim.view /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg [get_filesets sim_1]
current_sim simulation_59
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JTAG_init
INFO: [VRFC 10-311] analyzing module Loading_file_controller
INFO: [VRFC 10-311] analyzing module SPI_load_file
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.srcs/sim_1/new/Load_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /data/tools/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 248dc893f2d5462eae68f33b84e03316 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.JTAG_init
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.SPI_load_file
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.Loading_file_controller
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 11661.414 ; gain = 0.000 ; free physical = 38451 ; free virtual = 51066
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_func_synth -key {Post-Synthesis:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
