$date
	Wed Jul 31 15:40:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab2a_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module l1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! F $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
0$
0#
0"
0!
$end
#10
1%
b1 &
#20
1!
1$
0%
b10 &
#30
1%
b11 &
#40
0!
1#
0$
0%
b100 &
#50
1!
1%
b101 &
#60
1$
0%
b110 &
#70
1%
b111 &
#80
0!
1"
0#
0$
0%
b1000 &
#90
1%
b1001 &
#100
1!
1$
0%
b1010 &
#110
1%
b1011 &
#120
0!
1#
0$
0%
b1100 &
#130
1!
1%
b1101 &
#140
1$
0%
b1110 &
#150
0!
1%
b1111 &
#160
b10000 &
