Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 11 06:33:56 2019
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                     | 30         |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 8          |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on DINS_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on DINS_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_io0_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_io1_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_sck_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on spi_rtl_ss_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on DOUTS_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on DOUTS_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on int_out relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[7] relative to clock(s) clk_fpga_0
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_8bits_tri_o[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/constrs_1/new/my_constraints.xdc (Line: 29)
Previous Source: c:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 3)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_8bits_tri_o[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/constrs_1/new/my_constraints.xdc (Line: 29)
Previous Source: c:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_8bits_tri_o[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/constrs_1/new/my_constraints.xdc (Line: 29)
Previous Source: c:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 7)
Related violations: <none>

XDCC-2#4 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_8bits_tri_o[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/constrs_1/new/my_constraints.xdc (Line: 29)
Previous Source: c:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 9)
Related violations: <none>

XDCC-2#5 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_8bits_tri_o[4] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/constrs_1/new/my_constraints.xdc (Line: 29)
Previous Source: c:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 11)
Related violations: <none>

XDCC-2#6 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_8bits_tri_o[5] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/constrs_1/new/my_constraints.xdc (Line: 29)
Previous Source: c:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 13)
Related violations: <none>

XDCC-2#7 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_8bits_tri_o[6] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/constrs_1/new/my_constraints.xdc (Line: 29)
Previous Source: c:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 15)
Related violations: <none>

XDCC-2#8 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds_8bits_tri_o[7] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/constrs_1/new/my_constraints.xdc (Line: 29)
Previous Source: c:/Xilinx/Vivado/projects/zed_LEDs/zed_LEDs.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc (Line: 17)
Related violations: <none>


