#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Jun 26 22:38:15 2025
# Process ID         : 14320
# Current directory  : /home/hs011010/rgtuu_summer/verilog-lab/scripts/vivado/and_gate_proj/and_gate_proj.runs/synth_1
# Command line       : vivado -log and_gate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source and_gate.tcl
# Log file           : /home/hs011010/rgtuu_summer/verilog-lab/scripts/vivado/and_gate_proj/and_gate_proj.runs/synth_1/and_gate.vds
# Journal file       : /home/hs011010/rgtuu_summer/verilog-lab/scripts/vivado/and_gate_proj/and_gate_proj.runs/synth_1/vivado.jou
# Running On         : hs011010-VMware-Virtual-Platform
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5600 6-Core Processor
# CPU Frequency      : 3493.483 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 8276 MB
# Swap memory        : 0 MB
# Total Virtual      : 8276 MB
# Available Virtual  : 5508 MB
#-----------------------------------------------------------
source and_gate.tcl -notrace
Command: synth_design -top and_gate -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14349
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1945.863 ; gain = 376.844 ; free physical = 260 ; free virtual = 4255
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'and_gate' [/home/hs011010/rgtuu_summer/verilog-lab/src/and_gate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'and_gate' (0#1) [/home/hs011010/rgtuu_summer/verilog-lab/src/and_gate.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2018.801 ; gain = 449.781 ; free physical = 174 ; free virtual = 4171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2036.613 ; gain = 467.594 ; free physical = 172 ; free virtual = 4169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2036.613 ; gain = 467.594 ; free physical = 172 ; free virtual = 4169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2045.520 ; gain = 476.500 ; free physical = 169 ; free virtual = 4169
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2122.488 ; gain = 553.469 ; free physical = 168 ; free virtual = 4107
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2137.363 ; gain = 568.344 ; free physical = 156 ; free virtual = 4095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2137.363 ; gain = 568.344 ; free physical = 154 ; free virtual = 4094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.176 ; gain = 734.156 ; free physical = 148 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.176 ; gain = 734.156 ; free physical = 148 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.176 ; gain = 734.156 ; free physical = 148 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.176 ; gain = 734.156 ; free physical = 148 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.176 ; gain = 734.156 ; free physical = 148 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.176 ; gain = 734.156 ; free physical = 148 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.176 ; gain = 734.156 ; free physical = 148 ; free virtual = 3982
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.176 ; gain = 734.156 ; free physical = 148 ; free virtual = 3982
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.184 ; gain = 734.156 ; free physical = 148 ; free virtual = 3982
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.051 ; gain = 0.000 ; free physical = 317 ; free virtual = 4151
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.340 ; gain = 0.000 ; free physical = 216 ; free virtual = 4064
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 78be78bc
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2415.375 ; gain = 846.355 ; free physical = 220 ; free virtual = 4069
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1721.861; main = 1625.019; forked = 270.862
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3267.621; main = 2415.344; forked = 989.254
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.344 ; gain = 0.000 ; free physical = 220 ; free virtual = 4069
INFO: [Common 17-1381] The checkpoint '/home/hs011010/rgtuu_summer/verilog-lab/scripts/vivado/and_gate_proj/and_gate_proj.runs/synth_1/and_gate.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file and_gate_utilization_synth.rpt -pb and_gate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 22:38:32 2025...
