$date
	Tue Jul 22 08:52:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module div3_tb $end
$var wire 1 ! Y $end
$var wire 1 " D $end
$var wire 1 # C $end
$var wire 1 $ B $end
$var wire 1 % A $end
$scope module dut $end
$var wire 1 & A_and_D $end
$var wire 1 ' A_xor_C $end
$var wire 1 ( B_and_notD $end
$var wire 1 ) B_xnor_C $end
$var wire 1 * C_xnor_D $end
$var wire 1 ! Y $end
$var wire 1 + notA $end
$var wire 1 , notA_and_notB $end
$var wire 1 - notB $end
$var wire 1 . notD $end
$var wire 1 / term_1 $end
$var wire 1 0 term_2 $end
$var wire 1 1 term_3 $end
$var wire 1 " D $end
$var wire 1 # C $end
$var wire 1 $ B $end
$var wire 1 % A $end
$upscope $end
$scope module tester $end
$var wire 1 ! Y $end
$var reg 1 % A $end
$var reg 1 $ B $end
$var reg 1 # C $end
$var reg 1 " D $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
00
1/
1.
1-
1,
1+
1*
1)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#10
0!
0/
0*
0.
1"
#20
0)
1'
1.
1#
0"
#30
1!
1/
1*
0.
1"
#40
0!
0/
0,
1(
0-
0'
1.
1$
0#
0"
#50
0(
0*
0.
1"
#60
1!
10
1(
1)
1'
1.
1#
0"
#70
0!
00
0(
1*
0.
1"
#80
0+
1-
1.
1%
0$
0#
0"
#90
1!
11
1&
0*
0.
1"
#100
0!
01
0)
0'
0&
1.
1#
0"
#110
1&
1*
0.
1"
#120
1!
10
1(
0-
1'
0&
1.
1$
0#
0"
#130
0!
00
0(
1&
0*
0.
1"
#140
1(
1)
0'
0&
1.
1#
0"
#150
1!
11
0(
1&
1*
0.
1"
#160
