{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446572672823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446572672823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 12:44:32 2015 " "Processing started: Tue Nov 03 12:44:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446572672823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446572672823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zero_count -c zero_count " "Command: quartus_map --read_settings_files=on --write_settings_files=off zero_count -c zero_count" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446572672823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446572673480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_fsm-fsm_arch " "Found design unit 1: zero_fsm-fsm_arch" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446572674245 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_fsm " "Found entity 1: zero_fsm" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446572674245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446572674245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_top-zero_top_arch " "Found design unit 1: zero_top-zero_top_arch" {  } { { "zero_top.vhd" "" { Text "C:/Experiment 7/zero_top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446572674245 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_top " "Found entity 1: zero_top" {  } { { "zero_top.vhd" "" { Text "C:/Experiment 7/zero_top.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446572674245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446572674245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zero_top " "Elaborating entity \"zero_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446572674339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "zero_fsm zero_fsm:fsm_block A:fsm_arch " "Elaborating entity \"zero_fsm\" using architecture \"A:fsm_arch\" for hierarchy \"zero_fsm:fsm_block\"" {  } { { "zero_top.vhd" "fsm_block" { Text "C:/Experiment 7/zero_top.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446572674339 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_reg zero_fsm.vhd(83) " "VHDL Process Statement warning at zero_fsm.vhd(83): signal \"temp_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_next zero_fsm.vhd(67) " "VHDL Process Statement warning at zero_fsm.vhd(67): inferring latch(es) for signal or variable \"temp_next\", which holds its previous value in one or more paths through the process" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next zero_fsm.vhd(88) " "VHDL Process Statement warning at zero_fsm.vhd(88): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_reg zero_fsm.vhd(155) " "VHDL Process Statement warning at zero_fsm.vhd(155): signal \"temp_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_next zero_fsm.vhd(161) " "VHDL Process Statement warning at zero_fsm.vhd(161): signal \"temp_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.counting zero_fsm.vhd(88) " "Inferred latch for \"state_next.counting\" at zero_fsm.vhd(88)" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.idle zero_fsm.vhd(88) " "Inferred latch for \"state_next.idle\" at zero_fsm.vhd(88)" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.reset zero_fsm.vhd(88) " "Inferred latch for \"state_next.reset\" at zero_fsm.vhd(88)" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_next\[0\] zero_fsm.vhd(67) " "Inferred latch for \"temp_next\[0\]\" at zero_fsm.vhd(67)" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_next\[1\] zero_fsm.vhd(67) " "Inferred latch for \"temp_next\[1\]\" at zero_fsm.vhd(67)" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446572674370 "|zero_top|zero_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_next\[2\] zero_fsm.vhd(67) " "Inferred latch for \"temp_next\[2\]\" at zero_fsm.vhd(67)" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446572674386 "|zero_top|zero_fsm:fsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_next\[3\] zero_fsm.vhd(67) " "Inferred latch for \"temp_next\[3\]\" at zero_fsm.vhd(67)" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446572674386 "|zero_top|zero_fsm:fsm_block"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zero_fsm:fsm_block\|state_next.reset_232 " "LATCH primitive \"zero_fsm:fsm_block\|state_next.reset_232\" is permanently enabled" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 88 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446572674573 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zero_fsm:fsm_block\|state_next.idle_213 " "LATCH primitive \"zero_fsm:fsm_block\|state_next.idle_213\" is permanently enabled" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 88 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446572674573 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "zero_fsm:fsm_block\|state_next.counting_194 " "LATCH primitive \"zero_fsm:fsm_block\|state_next.counting_194\" is permanently enabled" {  } { { "zero_fsm.vhd" "" { Text "C:/Experiment 7/zero_fsm.vhd" 88 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1446572674573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446572675665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446572675665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446572676493 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446572676493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446572676493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446572676493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446572676556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 12:44:36 2015 " "Processing ended: Tue Nov 03 12:44:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446572676556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446572676556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446572676556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446572676556 ""}
