// Seed: 2793145135
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    input wor id_4
    , id_17,
    output tri0 id_5,
    input wor id_6,
    output tri id_7,
    input tri1 id_8,
    input uwire id_9,
    input wor id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri1 id_13,
    output uwire id_14,
    input tri0 id_15
);
  id_18(
      .id_0(1), .id_1(1'b0), .product(1), .id_2(1'b0)
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2
);
  tri1 id_4;
  assign id_1 = id_2(1 ==? 1'd0, 1, 1'b0, 1'b0) === id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2
  );
  wire id_5;
endmodule
