|mips
clock => clock.IN3
pc[0] => pc[0].IN1
pc[1] => pc[1].IN1
pc[2] => pc[2].IN1
pc[3] => pc[3].IN1
pc[4] => pc[4].IN1
pc[5] => pc[5].IN1
pc[6] => pc[6].IN1
pc[7] => pc[7].IN1
pc[8] => pc[8].IN1
pc[9] => pc[9].IN1
pc[10] => pc[10].IN1
pc[11] => pc[11].IN1
pc[12] => pc[12].IN1
pc[13] => pc[13].IN1
pc[14] => pc[14].IN1
pc[15] => pc[15].IN1
pc[16] => pc[16].IN1
pc[17] => pc[17].IN1
pc[18] => pc[18].IN1
pc[19] => pc[19].IN1
pc[20] => pc[20].IN1
pc[21] => pc[21].IN1
pc[22] => pc[22].IN1
pc[23] => pc[23].IN1
pc[24] => pc[24].IN1
pc[25] => pc[25].IN1
pc[26] => pc[26].IN1
pc[27] => pc[27].IN1
pc[28] => pc[28].IN1
pc[29] => pc[29].IN1
pc[30] => pc[30].IN1
pc[31] => pc[31].IN1
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => instruction[2].IN1
instruction[3] => instruction[3].IN1
instruction[4] => instruction[4].IN2
instruction[5] => instruction[5].IN2
instruction[6] => instruction[6].IN2
instruction[7] => instruction[7].IN2
instruction[8] => instruction[8].IN2
instruction[9] => instruction[9].IN2
instruction[10] => instruction[10].IN2
instruction[11] => instruction[11].IN2
instruction[12] => instruction[12].IN2
instruction[13] => instruction[13].IN2
instruction[14] => instruction[14].IN2
instruction[15] => instruction[15].IN2
instruction[16] => instruction[16].IN3
instruction[17] => instruction[17].IN3
instruction[18] => instruction[18].IN2
instruction[19] => instruction[19].IN2
instruction[20] => instruction[20].IN2
instruction[21] => instruction[21].IN2
instruction[22] => instruction[22].IN2
instruction[23] => instruction[23].IN2
instruction[24] => instruction[24].IN2
instruction[25] => instruction[25].IN2
instruction[26] => instruction[26].IN1
instruction[27] => instruction[27].IN1
instruction[28] => instruction[28].IN1
instruction[29] => instruction[29].IN1
instruction[30] => instruction[30].IN1
instruction[31] => instruction[31].IN1
newPc[0] << mux_32bit_2x1:mx1.port3
newPc[1] << mux_32bit_2x1:mx1.port3
newPc[2] << mux_32bit_2x1:mx1.port3
newPc[3] << mux_32bit_2x1:mx1.port3
newPc[4] << mux_32bit_2x1:mx1.port3
newPc[5] << mux_32bit_2x1:mx1.port3
newPc[6] << mux_32bit_2x1:mx1.port3
newPc[7] << mux_32bit_2x1:mx1.port3
newPc[8] << mux_32bit_2x1:mx1.port3
newPc[9] << mux_32bit_2x1:mx1.port3
newPc[10] << mux_32bit_2x1:mx1.port3
newPc[11] << mux_32bit_2x1:mx1.port3
newPc[12] << mux_32bit_2x1:mx1.port3
newPc[13] << mux_32bit_2x1:mx1.port3
newPc[14] << mux_32bit_2x1:mx1.port3
newPc[15] << mux_32bit_2x1:mx1.port3
newPc[16] << mux_32bit_2x1:mx1.port3
newPc[17] << mux_32bit_2x1:mx1.port3
newPc[18] << mux_32bit_2x1:mx1.port3
newPc[19] << mux_32bit_2x1:mx1.port3
newPc[20] << mux_32bit_2x1:mx1.port3
newPc[21] << mux_32bit_2x1:mx1.port3
newPc[22] << mux_32bit_2x1:mx1.port3
newPc[23] << mux_32bit_2x1:mx1.port3
newPc[24] << mux_32bit_2x1:mx1.port3
newPc[25] << mux_32bit_2x1:mx1.port3
newPc[26] << mux_32bit_2x1:mx1.port3
newPc[27] << mux_32bit_2x1:mx1.port3
newPc[28] << mux_32bit_2x1:mx1.port3
newPc[29] << mux_32bit_2x1:mx1.port3
newPc[30] << mux_32bit_2x1:mx1.port3
newPc[31] << mux_32bit_2x1:mx1.port3


|mips|or_6bit:or1
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input1[4] => or5.IN0
input1[5] => or6.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
input2[4] => or5.IN1
input2[5] => or6.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_4bit:or2
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_4bit:or3
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_4bit:or4
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_4bit:or5
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_6bit:or6
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input1[4] => or5.IN0
input1[5] => or6.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
input2[4] => or5.IN1
input2[5] => or6.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_16bit:or7
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input1[4] => or5.IN0
input1[5] => or6.IN0
input1[6] => or7.IN0
input1[7] => or8.IN0
input1[8] => or9.IN0
input1[9] => or10.IN0
input1[10] => or11.IN0
input1[11] => or12.IN0
input1[12] => or13.IN0
input1[13] => or14.IN0
input1[14] => or15.IN0
input1[15] => or16.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
input2[4] => or5.IN1
input2[5] => or6.IN1
input2[6] => or7.IN1
input2[7] => or8.IN1
input2[8] => or9.IN1
input2[9] => or10.IN1
input2[10] => or11.IN1
input2[11] => or12.IN1
input2[12] => or13.IN1
input2[13] => or14.IN1
input2[14] => or15.IN1
input2[15] => or16.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= or7.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= or8.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= or9.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= or10.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= or11.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= or12.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= or13.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= or14.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= or15.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= or16.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_10bit:or8
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input1[4] => or5.IN0
input1[5] => or6.IN0
input1[6] => or7.IN0
input1[7] => or8.IN0
input1[8] => or9.IN0
input1[9] => or10.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
input2[4] => or5.IN1
input2[5] => or6.IN1
input2[6] => or7.IN1
input2[7] => or8.IN1
input2[8] => or9.IN1
input2[9] => or10.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= or7.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= or8.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= or9.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= or10.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_16bit:or9
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input1[4] => or5.IN0
input1[5] => or6.IN0
input1[6] => or7.IN0
input1[7] => or8.IN0
input1[8] => or9.IN0
input1[9] => or10.IN0
input1[10] => or11.IN0
input1[11] => or12.IN0
input1[12] => or13.IN0
input1[13] => or14.IN0
input1[14] => or15.IN0
input1[15] => or16.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
input2[4] => or5.IN1
input2[5] => or6.IN1
input2[6] => or7.IN1
input2[7] => or8.IN1
input2[8] => or9.IN1
input2[9] => or10.IN1
input2[10] => or11.IN1
input2[11] => or12.IN1
input2[12] => or13.IN1
input2[13] => or14.IN1
input2[14] => or15.IN1
input2[15] => or16.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= or7.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= or8.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= or9.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= or10.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= or11.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= or12.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= or13.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= or14.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= or15.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= or16.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_16bit:or10
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input1[4] => or5.IN0
input1[5] => or6.IN0
input1[6] => or7.IN0
input1[7] => or8.IN0
input1[8] => or9.IN0
input1[9] => or10.IN0
input1[10] => or11.IN0
input1[11] => or12.IN0
input1[12] => or13.IN0
input1[13] => or14.IN0
input1[14] => or15.IN0
input1[15] => or16.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
input2[4] => or5.IN1
input2[5] => or6.IN1
input2[6] => or7.IN1
input2[7] => or8.IN1
input2[8] => or9.IN1
input2[9] => or10.IN1
input2[10] => or11.IN1
input2[11] => or12.IN1
input2[12] => or13.IN1
input2[13] => or14.IN1
input2[14] => or15.IN1
input2[15] => or16.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= or7.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= or8.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= or9.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= or10.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= or11.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= or12.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= or13.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= or14.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= or15.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= or16.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_22bit:or11
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input1[4] => or5.IN0
input1[5] => or6.IN0
input1[6] => or7.IN0
input1[7] => or8.IN0
input1[8] => or9.IN0
input1[9] => or10.IN0
input1[10] => or11.IN0
input1[11] => or12.IN0
input1[12] => or13.IN0
input1[13] => or14.IN0
input1[14] => or15.IN0
input1[15] => or16.IN0
input1[16] => or17.IN0
input1[17] => or18.IN0
input1[18] => or19.IN0
input1[19] => or20.IN0
input1[20] => or21.IN0
input1[21] => or22.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
input2[4] => or5.IN1
input2[5] => or6.IN1
input2[6] => or7.IN1
input2[7] => or8.IN1
input2[8] => or9.IN1
input2[9] => or10.IN1
input2[10] => or11.IN1
input2[11] => or12.IN1
input2[12] => or13.IN1
input2[13] => or14.IN1
input2[14] => or15.IN1
input2[15] => or16.IN1
input2[16] => or17.IN1
input2[17] => or18.IN1
input2[18] => or19.IN1
input2[19] => or20.IN1
input2[20] => or21.IN1
input2[21] => or22.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= or7.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= or8.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= or9.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= or10.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= or11.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= or12.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= or13.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= or14.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= or15.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= or16.DB_MAX_OUTPUT_PORT_TYPE
s[16] <= or17.DB_MAX_OUTPUT_PORT_TYPE
s[17] <= or18.DB_MAX_OUTPUT_PORT_TYPE
s[18] <= or19.DB_MAX_OUTPUT_PORT_TYPE
s[19] <= or20.DB_MAX_OUTPUT_PORT_TYPE
s[20] <= or21.DB_MAX_OUTPUT_PORT_TYPE
s[21] <= or22.DB_MAX_OUTPUT_PORT_TYPE


|mips|or_10bit:or12
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input1[4] => or5.IN0
input1[5] => or6.IN0
input1[6] => or7.IN0
input1[7] => or8.IN0
input1[8] => or9.IN0
input1[9] => or10.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
input2[4] => or5.IN1
input2[5] => or6.IN1
input2[6] => or7.IN1
input2[7] => or8.IN1
input2[8] => or9.IN1
input2[9] => or10.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= or7.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= or8.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= or9.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= or10.DB_MAX_OUTPUT_PORT_TYPE


|mips|main_control:c11
op_code[0] => Decoder0.IN5
op_code[1] => Decoder0.IN4
op_code[2] => Decoder0.IN3
op_code[3] => Decoder0.IN2
op_code[4] => Decoder0.IN1
op_code[5] => Decoder0.IN0
func[0] => Equal0.IN5
func[0] => Equal1.IN5
func[0] => Equal2.IN5
func[0] => Equal3.IN5
func[0] => Equal4.IN5
func[0] => Equal5.IN5
func[0] => Equal6.IN5
func[0] => Equal7.IN5
func[1] => Equal0.IN4
func[1] => Equal1.IN4
func[1] => Equal2.IN2
func[1] => Equal3.IN1
func[1] => Equal4.IN4
func[1] => Equal5.IN4
func[1] => Equal6.IN4
func[1] => Equal7.IN0
func[2] => Equal0.IN3
func[2] => Equal1.IN3
func[2] => Equal2.IN4
func[2] => Equal3.IN4
func[2] => Equal4.IN1
func[2] => Equal5.IN3
func[2] => Equal6.IN3
func[2] => Equal7.IN4
func[3] => Equal0.IN2
func[3] => Equal1.IN1
func[3] => Equal2.IN1
func[3] => Equal3.IN3
func[3] => Equal4.IN3
func[3] => Equal5.IN0
func[3] => Equal6.IN2
func[3] => Equal7.IN3
func[4] => Equal0.IN1
func[4] => Equal1.IN0
func[4] => Equal2.IN3
func[4] => Equal3.IN2
func[4] => Equal4.IN2
func[4] => Equal5.IN2
func[4] => Equal6.IN1
func[4] => Equal7.IN2
func[5] => Equal0.IN0
func[5] => Equal1.IN2
func[5] => Equal2.IN0
func[5] => Equal3.IN0
func[5] => Equal4.IN0
func[5] => Equal5.IN1
func[5] => Equal6.IN0
func[5] => Equal7.IN1
nPC_sel <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
RegWr <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ALUCtr[0] <= ALUCtr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUCtr[1] <= ALUCtr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUCtr[2] <= ALUCtr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
MemWr <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
MemRd <= MemRd.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
branch_equal <= branch_equal$latch.DB_MAX_OUTPUT_PORT_TYPE
branch_not <= branch_not$latch.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump$latch.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_3bit_2x1:mux1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
s => s.IN4
out[0] <= mux_1bit_2x1:mux1.port3
out[1] <= mux_1bit_2x1:mux2.port3
out[2] <= mux_1bit_2x1:mux3.port3
out[3] <= mux_1bit_2x1:mux4.port3


|mips|mux_3bit_2x1:mux1|mux_1bit_2x1:mux1
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_3bit_2x1:mux1|mux_1bit_2x1:mux2
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_3bit_2x1:mux1|mux_1bit_2x1:mux3
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_3bit_2x1:mux1|mux_1bit_2x1:mux4
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|main_memory:mem1
address[0] => memdata.waddr_a[0].DATAIN
address[0] => memdata.WADDR
address[0] => memdata.RADDR
address[1] => memdata.waddr_a[1].DATAIN
address[1] => memdata.WADDR1
address[1] => memdata.RADDR1
address[2] => memdata.waddr_a[2].DATAIN
address[2] => memdata.WADDR2
address[2] => memdata.RADDR2
address[3] => memdata.waddr_a[3].DATAIN
address[3] => memdata.WADDR3
address[3] => memdata.RADDR3
address[4] => memdata.waddr_a[4].DATAIN
address[4] => memdata.WADDR4
address[4] => memdata.RADDR4
address[5] => memdata.waddr_a[5].DATAIN
address[5] => memdata.WADDR5
address[5] => memdata.RADDR5
address[6] => memdata.waddr_a[6].DATAIN
address[6] => memdata.WADDR6
address[6] => memdata.RADDR6
address[7] => memdata.waddr_a[7].DATAIN
address[7] => memdata.WADDR7
address[7] => memdata.RADDR7
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
writeData[0] => memdata.data_a[0].DATAIN
writeData[0] => memdata.DATAIN
writeData[1] => memdata.data_a[1].DATAIN
writeData[1] => memdata.DATAIN1
writeData[2] => memdata.data_a[2].DATAIN
writeData[2] => memdata.DATAIN2
writeData[3] => memdata.data_a[3].DATAIN
writeData[3] => memdata.DATAIN3
writeData[4] => memdata.data_a[4].DATAIN
writeData[4] => memdata.DATAIN4
writeData[5] => memdata.data_a[5].DATAIN
writeData[5] => memdata.DATAIN5
writeData[6] => memdata.data_a[6].DATAIN
writeData[6] => memdata.DATAIN6
writeData[7] => memdata.data_a[7].DATAIN
writeData[7] => memdata.DATAIN7
writeData[8] => memdata.data_a[8].DATAIN
writeData[8] => memdata.DATAIN8
writeData[9] => memdata.data_a[9].DATAIN
writeData[9] => memdata.DATAIN9
writeData[10] => memdata.data_a[10].DATAIN
writeData[10] => memdata.DATAIN10
writeData[11] => memdata.data_a[11].DATAIN
writeData[11] => memdata.DATAIN11
writeData[12] => memdata.data_a[12].DATAIN
writeData[12] => memdata.DATAIN12
writeData[13] => memdata.data_a[13].DATAIN
writeData[13] => memdata.DATAIN13
writeData[14] => memdata.data_a[14].DATAIN
writeData[14] => memdata.DATAIN14
writeData[15] => memdata.data_a[15].DATAIN
writeData[15] => memdata.DATAIN15
readData[0] <= readData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[1] <= readData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[2] <= readData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[3] <= readData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[4] <= readData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[5] <= readData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[6] <= readData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[7] <= readData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[8] <= readData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[9] <= readData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[10] <= readData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[11] <= readData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[12] <= readData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[13] <= readData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[14] <= readData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readData[15] <= readData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read => readData[0]~reg0.ENA
mem_read => readData[1]~reg0.ENA
mem_read => readData[2]~reg0.ENA
mem_read => readData[3]~reg0.ENA
mem_read => readData[4]~reg0.ENA
mem_read => readData[5]~reg0.ENA
mem_read => readData[6]~reg0.ENA
mem_read => readData[7]~reg0.ENA
mem_read => readData[8]~reg0.ENA
mem_read => readData[9]~reg0.ENA
mem_read => readData[10]~reg0.ENA
mem_read => readData[11]~reg0.ENA
mem_read => readData[12]~reg0.ENA
mem_read => readData[13]~reg0.ENA
mem_read => readData[14]~reg0.ENA
mem_read => readData[15]~reg0.ENA
mem_write => memdata.we_a.DATAIN
mem_write => memdata.WE
clock => memdata.we_a.CLK
clock => memdata.waddr_a[7].CLK
clock => memdata.waddr_a[6].CLK
clock => memdata.waddr_a[5].CLK
clock => memdata.waddr_a[4].CLK
clock => memdata.waddr_a[3].CLK
clock => memdata.waddr_a[2].CLK
clock => memdata.waddr_a[1].CLK
clock => memdata.waddr_a[0].CLK
clock => memdata.data_a[15].CLK
clock => memdata.data_a[14].CLK
clock => memdata.data_a[13].CLK
clock => memdata.data_a[12].CLK
clock => memdata.data_a[11].CLK
clock => memdata.data_a[10].CLK
clock => memdata.data_a[9].CLK
clock => memdata.data_a[8].CLK
clock => memdata.data_a[7].CLK
clock => memdata.data_a[6].CLK
clock => memdata.data_a[5].CLK
clock => memdata.data_a[4].CLK
clock => memdata.data_a[3].CLK
clock => memdata.data_a[2].CLK
clock => memdata.data_a[1].CLK
clock => memdata.data_a[0].CLK
clock => readData[0]~reg0.CLK
clock => readData[1]~reg0.CLK
clock => readData[2]~reg0.CLK
clock => readData[3]~reg0.CLK
clock => readData[4]~reg0.CLK
clock => readData[5]~reg0.CLK
clock => readData[6]~reg0.CLK
clock => readData[7]~reg0.CLK
clock => readData[8]~reg0.CLK
clock => readData[9]~reg0.CLK
clock => readData[10]~reg0.CLK
clock => readData[11]~reg0.CLK
clock => readData[12]~reg0.CLK
clock => readData[13]~reg0.CLK
clock => readData[14]~reg0.CLK
clock => readData[15]~reg0.CLK
clock => memdata.CLK0


|mips|register_memory:reg1
read_register1[0] => registers.RADDR
read_register1[1] => registers.RADDR1
read_register1[2] => registers.RADDR2
read_register1[3] => registers.RADDR3
read_register2[0] => registers.PORTBRADDR
read_register2[1] => registers.PORTBRADDR1
read_register2[2] => registers.PORTBRADDR2
read_register2[3] => registers.PORTBRADDR3
write_register[0] => registers.waddr_a[0].DATAIN
write_register[0] => registers.WADDR
write_register[1] => registers.waddr_a[1].DATAIN
write_register[1] => registers.WADDR1
write_register[2] => registers.waddr_a[2].DATAIN
write_register[2] => registers.WADDR2
write_register[3] => registers.waddr_a[3].DATAIN
write_register[3] => registers.WADDR3
write_data[0] => registers.data_a[0].DATAIN
write_data[0] => registers.DATAIN
write_data[1] => registers.data_a[1].DATAIN
write_data[1] => registers.DATAIN1
write_data[2] => registers.data_a[2].DATAIN
write_data[2] => registers.DATAIN2
write_data[3] => registers.data_a[3].DATAIN
write_data[3] => registers.DATAIN3
write_data[4] => registers.data_a[4].DATAIN
write_data[4] => registers.DATAIN4
write_data[5] => registers.data_a[5].DATAIN
write_data[5] => registers.DATAIN5
write_data[6] => registers.data_a[6].DATAIN
write_data[6] => registers.DATAIN6
write_data[7] => registers.data_a[7].DATAIN
write_data[7] => registers.DATAIN7
write_data[8] => registers.data_a[8].DATAIN
write_data[8] => registers.DATAIN8
write_data[9] => registers.data_a[9].DATAIN
write_data[9] => registers.DATAIN9
write_data[10] => registers.data_a[10].DATAIN
write_data[10] => registers.DATAIN10
write_data[11] => registers.data_a[11].DATAIN
write_data[11] => registers.DATAIN11
write_data[12] => registers.data_a[12].DATAIN
write_data[12] => registers.DATAIN12
write_data[13] => registers.data_a[13].DATAIN
write_data[13] => registers.DATAIN13
write_data[14] => registers.data_a[14].DATAIN
write_data[14] => registers.DATAIN14
write_data[15] => registers.data_a[15].DATAIN
write_data[15] => registers.DATAIN15
regWrite => registers.we_a.DATAIN
regWrite => registers.WE
read_data1[0] <= registers.DATAOUT
read_data1[1] <= registers.DATAOUT1
read_data1[2] <= registers.DATAOUT2
read_data1[3] <= registers.DATAOUT3
read_data1[4] <= registers.DATAOUT4
read_data1[5] <= registers.DATAOUT5
read_data1[6] <= registers.DATAOUT6
read_data1[7] <= registers.DATAOUT7
read_data1[8] <= registers.DATAOUT8
read_data1[9] <= registers.DATAOUT9
read_data1[10] <= registers.DATAOUT10
read_data1[11] <= registers.DATAOUT11
read_data1[12] <= registers.DATAOUT12
read_data1[13] <= registers.DATAOUT13
read_data1[14] <= registers.DATAOUT14
read_data1[15] <= registers.DATAOUT15
read_data2[0] <= registers.PORTBDATAOUT
read_data2[1] <= registers.PORTBDATAOUT1
read_data2[2] <= registers.PORTBDATAOUT2
read_data2[3] <= registers.PORTBDATAOUT3
read_data2[4] <= registers.PORTBDATAOUT4
read_data2[5] <= registers.PORTBDATAOUT5
read_data2[6] <= registers.PORTBDATAOUT6
read_data2[7] <= registers.PORTBDATAOUT7
read_data2[8] <= registers.PORTBDATAOUT8
read_data2[9] <= registers.PORTBDATAOUT9
read_data2[10] <= registers.PORTBDATAOUT10
read_data2[11] <= registers.PORTBDATAOUT11
read_data2[12] <= registers.PORTBDATAOUT12
read_data2[13] <= registers.PORTBDATAOUT13
read_data2[14] <= registers.PORTBDATAOUT14
read_data2[15] <= registers.PORTBDATAOUT15
clock => registers.we_a.CLK
clock => registers.waddr_a[3].CLK
clock => registers.waddr_a[2].CLK
clock => registers.waddr_a[1].CLK
clock => registers.waddr_a[0].CLK
clock => registers.data_a[15].CLK
clock => registers.data_a[14].CLK
clock => registers.data_a[13].CLK
clock => registers.data_a[12].CLK
clock => registers.data_a[11].CLK
clock => registers.data_a[10].CLK
clock => registers.data_a[9].CLK
clock => registers.data_a[8].CLK
clock => registers.data_a[7].CLK
clock => registers.data_a[6].CLK
clock => registers.data_a[5].CLK
clock => registers.data_a[4].CLK
clock => registers.data_a[3].CLK
clock => registers.data_a[2].CLK
clock => registers.data_a[1].CLK
clock => registers.data_a[0].CLK
clock => registers.CLK0


|mips|mux_16bit_2x1:mux2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
s => s.IN16
out[0] <= mux_1bit_2x1:mux1.port3
out[1] <= mux_1bit_2x1:mux2.port3
out[2] <= mux_1bit_2x1:mux3.port3
out[3] <= mux_1bit_2x1:mux4.port3
out[4] <= mux_1bit_2x1:mux5.port3
out[5] <= mux_1bit_2x1:mux6.port3
out[6] <= mux_1bit_2x1:mux7.port3
out[7] <= mux_1bit_2x1:mux8.port3
out[8] <= mux_1bit_2x1:mux9.port3
out[9] <= mux_1bit_2x1:mux10.port3
out[10] <= mux_1bit_2x1:mux11.port3
out[11] <= mux_1bit_2x1:mux12.port3
out[12] <= mux_1bit_2x1:mux13.port3
out[13] <= mux_1bit_2x1:mux14.port3
out[14] <= mux_1bit_2x1:mux15.port3
out[15] <= mux_1bit_2x1:mux16.port3


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux1
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux2
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux3
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux4
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux5
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux6
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux7
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux8
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux9
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux10
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux11
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux12
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux13
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux14
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux15
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:mux2|mux_1bit_2x1:mux16
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1
input1[0] => input1[0].IN4
input1[1] => input1[1].IN4
input1[2] => input1[2].IN4
input1[3] => input1[3].IN4
input1[4] => input1[4].IN4
input1[5] => input1[5].IN4
input1[6] => input1[6].IN4
input1[7] => input1[7].IN4
input1[8] => input1[8].IN4
input1[9] => input1[9].IN4
input1[10] => input1[10].IN4
input1[11] => input1[11].IN4
input1[12] => input1[12].IN4
input1[13] => input1[13].IN4
input1[14] => input1[14].IN4
input1[15] => input1[15].IN4
input2[0] => input2[0].IN4
input2[1] => input2[1].IN4
input2[2] => input2[2].IN4
input2[3] => input2[3].IN4
input2[4] => input2[4].IN4
input2[5] => input2[5].IN4
input2[6] => input2[6].IN4
input2[7] => input2[7].IN4
input2[8] => input2[8].IN4
input2[9] => input2[9].IN4
input2[10] => input2[10].IN4
input2[11] => input2[11].IN4
input2[12] => input2[12].IN4
input2[13] => input2[13].IN4
input2[14] => input2[14].IN4
input2[15] => input2[15].IN4
clk => ~NO_FANOUT~
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
opcode[2] => opcode[2].IN1
result[0] <= mux_16bit_8x3:mux3.port11
result[1] <= mux_16bit_8x3:mux3.port11
result[2] <= mux_16bit_8x3:mux3.port11
result[3] <= mux_16bit_8x3:mux3.port11
result[4] <= mux_16bit_8x3:mux3.port11
result[5] <= mux_16bit_8x3:mux3.port11
result[6] <= mux_16bit_8x3:mux3.port11
result[7] <= mux_16bit_8x3:mux3.port11
result[8] <= mux_16bit_8x3:mux3.port11
result[9] <= mux_16bit_8x3:mux3.port11
result[10] <= mux_16bit_8x3:mux3.port11
result[11] <= mux_16bit_8x3:mux3.port11
result[12] <= mux_16bit_8x3:mux3.port11
result[13] <= mux_16bit_8x3:mux3.port11
result[14] <= mux_16bit_8x3:mux3.port11
result[15] <= mux_16bit_8x3:mux3.port11
zero <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
shamt[0] => ShiftLeft0.IN20
shamt[0] => ShiftRight0.IN20
shamt[1] => ShiftLeft0.IN19
shamt[1] => ShiftRight0.IN19
shamt[2] => ShiftLeft0.IN18
shamt[2] => ShiftRight0.IN18
shamt[3] => ShiftLeft0.IN17
shamt[3] => ShiftRight0.IN17


|mips|alu:alu1|not_16bit:not1
input1[0] => result[0].DATAIN
input1[1] => result[1].DATAIN
input1[2] => result[2].DATAIN
input1[3] => result[3].DATAIN
input1[4] => result[4].DATAIN
input1[5] => result[5].DATAIN
input1[6] => result[6].DATAIN
input1[7] => result[7].DATAIN
input1[8] => result[8].DATAIN
input1[9] => result[9].DATAIN
input1[10] => result[10].DATAIN
input1[11] => result[11].DATAIN
input1[12] => result[12].DATAIN
input1[13] => result[13].DATAIN
input1[14] => result[14].DATAIN
input1[15] => result[15].DATAIN
result[0] <= input1[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= input1[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= input1[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= input1[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= input1[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= input1[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= input1[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= input1[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= input1[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= input1[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= input1[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= input1[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= input1[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= input1[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= input1[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= input1[15].DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
S[0] <= adder_4bit:adder1.port3
S[1] <= adder_4bit:adder1.port3
S[2] <= adder_4bit:adder1.port3
S[3] <= adder_4bit:adder1.port3
S[4] <= adder_4bit:adder2.port3
S[5] <= adder_4bit:adder2.port3
S[6] <= adder_4bit:adder2.port3
S[7] <= adder_4bit:adder2.port3
S[8] <= adder_4bit:adder3.port3
S[9] <= adder_4bit:adder3.port3
S[10] <= adder_4bit:adder3.port3
S[11] <= adder_4bit:adder3.port3
S[12] <= adder_4bit:adder4.port3
S[13] <= adder_4bit:adder4.port3
S[14] <= adder_4bit:adder4.port3
S[15] <= adder_4bit:adder4.port3
Cout <= adder_4bit:adder4.port4


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder1|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder1|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder1|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder1|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder2|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder2|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder2|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder2|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder3|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder3|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder3|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder3|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder4
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder4|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder4|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder4|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder0|adder_4bit:adder4|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
S[0] <= adder_4bit:adder1.port3
S[1] <= adder_4bit:adder1.port3
S[2] <= adder_4bit:adder1.port3
S[3] <= adder_4bit:adder1.port3
S[4] <= adder_4bit:adder2.port3
S[5] <= adder_4bit:adder2.port3
S[6] <= adder_4bit:adder2.port3
S[7] <= adder_4bit:adder2.port3
S[8] <= adder_4bit:adder3.port3
S[9] <= adder_4bit:adder3.port3
S[10] <= adder_4bit:adder3.port3
S[11] <= adder_4bit:adder3.port3
S[12] <= adder_4bit:adder4.port3
S[13] <= adder_4bit:adder4.port3
S[14] <= adder_4bit:adder4.port3
S[15] <= adder_4bit:adder4.port3
Cout <= adder_4bit:adder4.port4


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder4
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
S[0] <= adder_4bit:adder1.port3
S[1] <= adder_4bit:adder1.port3
S[2] <= adder_4bit:adder1.port3
S[3] <= adder_4bit:adder1.port3
S[4] <= adder_4bit:adder2.port3
S[5] <= adder_4bit:adder2.port3
S[6] <= adder_4bit:adder2.port3
S[7] <= adder_4bit:adder2.port3
S[8] <= adder_4bit:adder3.port3
S[9] <= adder_4bit:adder3.port3
S[10] <= adder_4bit:adder3.port3
S[11] <= adder_4bit:adder3.port3
S[12] <= adder_4bit:adder4.port3
S[13] <= adder_4bit:adder4.port3
S[14] <= adder_4bit:adder4.port3
S[15] <= adder_4bit:adder4.port3
Cout <= adder_4bit:adder4.port4


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder4
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|and_16bit:and2
input1[0] => and1.IN0
input1[1] => and2.IN0
input1[2] => and3.IN0
input1[3] => and4.IN0
input1[4] => and5.IN0
input1[5] => and6.IN0
input1[6] => and7.IN0
input1[7] => and8.IN0
input1[8] => and9.IN0
input1[9] => and10.IN0
input1[10] => and11.IN0
input1[11] => and12.IN0
input1[12] => and13.IN0
input1[13] => and14.IN0
input1[14] => and15.IN0
input1[15] => and16.IN0
input2[0] => and1.IN1
input2[1] => and2.IN1
input2[2] => and3.IN1
input2[3] => and4.IN1
input2[4] => and5.IN1
input2[5] => and6.IN1
input2[6] => and7.IN1
input2[7] => and8.IN1
input2[8] => and9.IN1
input2[9] => and10.IN1
input2[10] => and11.IN1
input2[11] => and12.IN1
input2[12] => and13.IN1
input2[13] => and14.IN1
input2[14] => and15.IN1
input2[15] => and16.IN1
s[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= and5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= and6.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= and7.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= and8.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= and9.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= and10.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= and11.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= and12.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= and13.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= and14.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= and15.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= and16.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|or_16bit:or1
input1[0] => or1.IN0
input1[1] => or2.IN0
input1[2] => or3.IN0
input1[3] => or4.IN0
input1[4] => or5.IN0
input1[5] => or6.IN0
input1[6] => or7.IN0
input1[7] => or8.IN0
input1[8] => or9.IN0
input1[9] => or10.IN0
input1[10] => or11.IN0
input1[11] => or12.IN0
input1[12] => or13.IN0
input1[13] => or14.IN0
input1[14] => or15.IN0
input1[15] => or16.IN0
input2[0] => or1.IN1
input2[1] => or2.IN1
input2[2] => or3.IN1
input2[3] => or4.IN1
input2[4] => or5.IN1
input2[5] => or6.IN1
input2[6] => or7.IN1
input2[7] => or8.IN1
input2[8] => or9.IN1
input2[9] => or10.IN1
input2[10] => or11.IN1
input2[11] => or12.IN1
input2[12] => or13.IN1
input2[13] => or14.IN1
input2[14] => or15.IN1
input2[15] => or16.IN1
s[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= or5.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= or6.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= or7.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= or8.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= or9.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= or10.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= or11.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= or12.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= or13.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= or14.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= or15.DB_MAX_OUTPUT_PORT_TYPE
s[15] <= or16.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3
input1[0] => input1[0].IN1
input1[1] => input1[1].IN1
input1[2] => input1[2].IN1
input1[3] => input1[3].IN1
input1[4] => input1[4].IN1
input1[5] => input1[5].IN1
input1[6] => input1[6].IN1
input1[7] => input1[7].IN1
input1[8] => input1[8].IN1
input1[9] => input1[9].IN1
input1[10] => input1[10].IN1
input1[11] => input1[11].IN1
input1[12] => input1[12].IN1
input1[13] => input1[13].IN1
input1[14] => input1[14].IN1
input1[15] => input1[15].IN1
input2[0] => input2[0].IN1
input2[1] => input2[1].IN1
input2[2] => input2[2].IN1
input2[3] => input2[3].IN1
input2[4] => input2[4].IN1
input2[5] => input2[5].IN1
input2[6] => input2[6].IN1
input2[7] => input2[7].IN1
input2[8] => input2[8].IN1
input2[9] => input2[9].IN1
input2[10] => input2[10].IN1
input2[11] => input2[11].IN1
input2[12] => input2[12].IN1
input2[13] => input2[13].IN1
input2[14] => input2[14].IN1
input2[15] => input2[15].IN1
input3[0] => input3[0].IN1
input3[1] => input3[1].IN1
input3[2] => input3[2].IN1
input3[3] => input3[3].IN1
input3[4] => input3[4].IN1
input3[5] => input3[5].IN1
input3[6] => input3[6].IN1
input3[7] => input3[7].IN1
input3[8] => input3[8].IN1
input3[9] => input3[9].IN1
input3[10] => input3[10].IN1
input3[11] => input3[11].IN1
input3[12] => input3[12].IN1
input3[13] => input3[13].IN1
input3[14] => input3[14].IN1
input3[15] => input3[15].IN1
input4[0] => input4[0].IN1
input4[1] => input4[1].IN1
input4[2] => input4[2].IN1
input4[3] => input4[3].IN1
input4[4] => input4[4].IN1
input4[5] => input4[5].IN1
input4[6] => input4[6].IN1
input4[7] => input4[7].IN1
input4[8] => input4[8].IN1
input4[9] => input4[9].IN1
input4[10] => input4[10].IN1
input4[11] => input4[11].IN1
input4[12] => input4[12].IN1
input4[13] => input4[13].IN1
input4[14] => input4[14].IN1
input4[15] => input4[15].IN1
input5[0] => input5[0].IN1
input5[1] => input5[1].IN1
input5[2] => input5[2].IN1
input5[3] => input5[3].IN1
input5[4] => input5[4].IN1
input5[5] => input5[5].IN1
input5[6] => input5[6].IN1
input5[7] => input5[7].IN1
input5[8] => input5[8].IN1
input5[9] => input5[9].IN1
input5[10] => input5[10].IN1
input5[11] => input5[11].IN1
input5[12] => input5[12].IN1
input5[13] => input5[13].IN1
input5[14] => input5[14].IN1
input5[15] => input5[15].IN1
input6[0] => input6[0].IN1
input6[1] => input6[1].IN1
input6[2] => input6[2].IN1
input6[3] => input6[3].IN1
input6[4] => input6[4].IN1
input6[5] => input6[5].IN1
input6[6] => input6[6].IN1
input6[7] => input6[7].IN1
input6[8] => input6[8].IN1
input6[9] => input6[9].IN1
input6[10] => input6[10].IN1
input6[11] => input6[11].IN1
input6[12] => input6[12].IN1
input6[13] => input6[13].IN1
input6[14] => input6[14].IN1
input6[15] => input6[15].IN1
input7[0] => input7[0].IN1
input7[1] => input7[1].IN1
input7[2] => input7[2].IN1
input7[3] => input7[3].IN1
input7[4] => input7[4].IN1
input7[5] => input7[5].IN1
input7[6] => input7[6].IN1
input7[7] => input7[7].IN1
input7[8] => input7[8].IN1
input7[9] => input7[9].IN1
input7[10] => input7[10].IN1
input7[11] => input7[11].IN1
input7[12] => input7[12].IN1
input7[13] => input7[13].IN1
input7[14] => input7[14].IN1
input7[15] => input7[15].IN1
input8[0] => input8[0].IN1
input8[1] => input8[1].IN1
input8[2] => input8[2].IN1
input8[3] => input8[3].IN1
input8[4] => input8[4].IN1
input8[5] => input8[5].IN1
input8[6] => input8[6].IN1
input8[7] => input8[7].IN1
input8[8] => input8[8].IN1
input8[9] => input8[9].IN1
input8[10] => input8[10].IN1
input8[11] => input8[11].IN1
input8[12] => input8[12].IN1
input8[13] => input8[13].IN1
input8[14] => input8[14].IN1
input8[15] => input8[15].IN1
S0 => S0.IN16
S1 => S1.IN16
S2 => S2.IN16
out[0] <= mux_1bit_8x3:mux1.port11
out[1] <= mux_1bit_8x3:mux2.port11
out[2] <= mux_1bit_8x3:mux3.port11
out[3] <= mux_1bit_8x3:mux4.port11
out[4] <= mux_1bit_8x3:mux5.port11
out[5] <= mux_1bit_8x3:mux6.port11
out[6] <= mux_1bit_8x3:mux7.port11
out[7] <= mux_1bit_8x3:mux8.port11
out[8] <= mux_1bit_8x3:mux9.port11
out[9] <= mux_1bit_8x3:mux10.port11
out[10] <= mux_1bit_8x3:mux11.port11
out[11] <= mux_1bit_8x3:mux12.port11
out[12] <= mux_1bit_8x3:mux13.port11
out[13] <= mux_1bit_8x3:mux14.port11
out[14] <= mux_1bit_8x3:mux15.port11
out[15] <= mux_1bit_8x3:mux16.port11


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux1
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux2
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux3
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux4
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux5
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux6
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux7
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux8
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux9
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux10
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux11
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux12
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux13
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux14
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux15
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|alu:alu1|mux_16bit_8x3:mux3|mux_1bit_8x3:mux16
in0 => not4.IN0
in1 => WideAnd0.IN0
in2 => not5.IN0
in3 => WideAnd1.IN0
in4 => not6.IN0
in5 => WideAnd2.IN0
in6 => not7.IN0
in7 => WideAnd3.IN0
S0 => WideAnd0.IN1
S0 => WideAnd1.IN1
S0 => WideAnd2.IN1
S0 => WideAnd3.IN1
S0 => not4.IN1
S0 => not5.IN1
S0 => not6.IN1
S0 => not7.IN1
S1 => not5.IN2
S1 => WideAnd1.IN2
S1 => not7.IN2
S1 => WideAnd3.IN2
S1 => not4.IN2
S1 => WideAnd0.IN2
S1 => not6.IN2
S1 => WideAnd2.IN2
S2 => not6.IN3
S2 => WideAnd2.IN3
S2 => not7.IN3
S2 => WideAnd3.IN3
S2 => not4.IN3
S2 => WideAnd0.IN3
S2 => not5.IN3
S2 => WideAnd1.IN3
out <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
s => s.IN16
out[0] <= mux_1bit_2x1:mux1.port3
out[1] <= mux_1bit_2x1:mux2.port3
out[2] <= mux_1bit_2x1:mux3.port3
out[3] <= mux_1bit_2x1:mux4.port3
out[4] <= mux_1bit_2x1:mux5.port3
out[5] <= mux_1bit_2x1:mux6.port3
out[6] <= mux_1bit_2x1:mux7.port3
out[7] <= mux_1bit_2x1:mux8.port3
out[8] <= mux_1bit_2x1:mux9.port3
out[9] <= mux_1bit_2x1:mux10.port3
out[10] <= mux_1bit_2x1:mux11.port3
out[11] <= mux_1bit_2x1:mux12.port3
out[12] <= mux_1bit_2x1:mux13.port3
out[13] <= mux_1bit_2x1:mux14.port3
out[14] <= mux_1bit_2x1:mux15.port3
out[15] <= mux_1bit_2x1:mux16.port3


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux1
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux2
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux3
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux4
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux5
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux6
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux7
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux8
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux9
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux10
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux11
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux12
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux13
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux14
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux15
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_16bit_2x1:c7|mux_1bit_2x1:mux16
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
Cin => Cin.IN1
S[0] <= adder_16bit:adder1.port3
S[1] <= adder_16bit:adder1.port3
S[2] <= adder_16bit:adder1.port3
S[3] <= adder_16bit:adder1.port3
S[4] <= adder_16bit:adder1.port3
S[5] <= adder_16bit:adder1.port3
S[6] <= adder_16bit:adder1.port3
S[7] <= adder_16bit:adder1.port3
S[8] <= adder_16bit:adder1.port3
S[9] <= adder_16bit:adder1.port3
S[10] <= adder_16bit:adder1.port3
S[11] <= adder_16bit:adder1.port3
S[12] <= adder_16bit:adder1.port3
S[13] <= adder_16bit:adder1.port3
S[14] <= adder_16bit:adder1.port3
S[15] <= adder_16bit:adder1.port3
S[16] <= adder_16bit:adder2.port3
S[17] <= adder_16bit:adder2.port3
S[18] <= adder_16bit:adder2.port3
S[19] <= adder_16bit:adder2.port3
S[20] <= adder_16bit:adder2.port3
S[21] <= adder_16bit:adder2.port3
S[22] <= adder_16bit:adder2.port3
S[23] <= adder_16bit:adder2.port3
S[24] <= adder_16bit:adder2.port3
S[25] <= adder_16bit:adder2.port3
S[26] <= adder_16bit:adder2.port3
S[27] <= adder_16bit:adder2.port3
S[28] <= adder_16bit:adder2.port3
S[29] <= adder_16bit:adder2.port3
S[30] <= adder_16bit:adder2.port3
S[31] <= adder_16bit:adder2.port3
Cout <= adder_16bit:adder2.port4


|mips|adder_32bit:add1|adder_16bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
S[0] <= adder_4bit:adder1.port3
S[1] <= adder_4bit:adder1.port3
S[2] <= adder_4bit:adder1.port3
S[3] <= adder_4bit:adder1.port3
S[4] <= adder_4bit:adder2.port3
S[5] <= adder_4bit:adder2.port3
S[6] <= adder_4bit:adder2.port3
S[7] <= adder_4bit:adder2.port3
S[8] <= adder_4bit:adder3.port3
S[9] <= adder_4bit:adder3.port3
S[10] <= adder_4bit:adder3.port3
S[11] <= adder_4bit:adder3.port3
S[12] <= adder_4bit:adder4.port3
S[13] <= adder_4bit:adder4.port3
S[14] <= adder_4bit:adder4.port3
S[15] <= adder_4bit:adder4.port3
Cout <= adder_4bit:adder4.port4


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder1|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder2|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder3|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder4
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder1|adder_4bit:adder4|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
S[0] <= adder_4bit:adder1.port3
S[1] <= adder_4bit:adder1.port3
S[2] <= adder_4bit:adder1.port3
S[3] <= adder_4bit:adder1.port3
S[4] <= adder_4bit:adder2.port3
S[5] <= adder_4bit:adder2.port3
S[6] <= adder_4bit:adder2.port3
S[7] <= adder_4bit:adder2.port3
S[8] <= adder_4bit:adder3.port3
S[9] <= adder_4bit:adder3.port3
S[10] <= adder_4bit:adder3.port3
S[11] <= adder_4bit:adder3.port3
S[12] <= adder_4bit:adder4.port3
S[13] <= adder_4bit:adder4.port3
S[14] <= adder_4bit:adder4.port3
S[15] <= adder_4bit:adder4.port3
Cout <= adder_4bit:adder4.port4


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder1|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder2|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder3|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder4
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add1|adder_16bit:adder2|adder_4bit:adder4|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
Cin => Cin.IN1
S[0] <= adder_16bit:adder1.port3
S[1] <= adder_16bit:adder1.port3
S[2] <= adder_16bit:adder1.port3
S[3] <= adder_16bit:adder1.port3
S[4] <= adder_16bit:adder1.port3
S[5] <= adder_16bit:adder1.port3
S[6] <= adder_16bit:adder1.port3
S[7] <= adder_16bit:adder1.port3
S[8] <= adder_16bit:adder1.port3
S[9] <= adder_16bit:adder1.port3
S[10] <= adder_16bit:adder1.port3
S[11] <= adder_16bit:adder1.port3
S[12] <= adder_16bit:adder1.port3
S[13] <= adder_16bit:adder1.port3
S[14] <= adder_16bit:adder1.port3
S[15] <= adder_16bit:adder1.port3
S[16] <= adder_16bit:adder2.port3
S[17] <= adder_16bit:adder2.port3
S[18] <= adder_16bit:adder2.port3
S[19] <= adder_16bit:adder2.port3
S[20] <= adder_16bit:adder2.port3
S[21] <= adder_16bit:adder2.port3
S[22] <= adder_16bit:adder2.port3
S[23] <= adder_16bit:adder2.port3
S[24] <= adder_16bit:adder2.port3
S[25] <= adder_16bit:adder2.port3
S[26] <= adder_16bit:adder2.port3
S[27] <= adder_16bit:adder2.port3
S[28] <= adder_16bit:adder2.port3
S[29] <= adder_16bit:adder2.port3
S[30] <= adder_16bit:adder2.port3
S[31] <= adder_16bit:adder2.port3
Cout <= adder_16bit:adder2.port4


|mips|adder_32bit:add2|adder_16bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
S[0] <= adder_4bit:adder1.port3
S[1] <= adder_4bit:adder1.port3
S[2] <= adder_4bit:adder1.port3
S[3] <= adder_4bit:adder1.port3
S[4] <= adder_4bit:adder2.port3
S[5] <= adder_4bit:adder2.port3
S[6] <= adder_4bit:adder2.port3
S[7] <= adder_4bit:adder2.port3
S[8] <= adder_4bit:adder3.port3
S[9] <= adder_4bit:adder3.port3
S[10] <= adder_4bit:adder3.port3
S[11] <= adder_4bit:adder3.port3
S[12] <= adder_4bit:adder4.port3
S[13] <= adder_4bit:adder4.port3
S[14] <= adder_4bit:adder4.port3
S[15] <= adder_4bit:adder4.port3
Cout <= adder_4bit:adder4.port4


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder1|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder1|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder1|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder1|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder2|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder2|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder2|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder2|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder3|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder3|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder3|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder3|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder4
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder4|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder4|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder4|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder1|adder_4bit:adder4|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
Cin => Cin.IN1
S[0] <= adder_4bit:adder1.port3
S[1] <= adder_4bit:adder1.port3
S[2] <= adder_4bit:adder1.port3
S[3] <= adder_4bit:adder1.port3
S[4] <= adder_4bit:adder2.port3
S[5] <= adder_4bit:adder2.port3
S[6] <= adder_4bit:adder2.port3
S[7] <= adder_4bit:adder2.port3
S[8] <= adder_4bit:adder3.port3
S[9] <= adder_4bit:adder3.port3
S[10] <= adder_4bit:adder3.port3
S[11] <= adder_4bit:adder3.port3
S[12] <= adder_4bit:adder4.port3
S[13] <= adder_4bit:adder4.port3
S[14] <= adder_4bit:adder4.port3
S[15] <= adder_4bit:adder4.port3
Cout <= adder_4bit:adder4.port4


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder1|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder1|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder1|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder1|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder2|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder2|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder2|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder2|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder3|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder3|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder3|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder3|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder4
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
Cin => Cin.IN1
S[0] <= full_adder:full1.port3
S[1] <= full_adder:full2.port3
S[2] <= full_adder:full3.port3
S[3] <= full_adder:full4.port3
Cout <= full_adder:full4.port4


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder4|full_adder:full1
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder4|full_adder:full2
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder4|full_adder:full3
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|adder_32bit:add2|adder_16bit:adder2|adder_4bit:adder4|full_adder:full4
A => xor1.IN0
A => and2.IN0
B => xor1.IN1
B => and2.IN1
Cin => xor2.IN1
Cin => and1.IN1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
Cout <= or1.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
s => s.IN2
out[0] <= mux_16bit_2x1:m2.port3
out[1] <= mux_16bit_2x1:m2.port3
out[2] <= mux_16bit_2x1:m2.port3
out[3] <= mux_16bit_2x1:m2.port3
out[4] <= mux_16bit_2x1:m2.port3
out[5] <= mux_16bit_2x1:m2.port3
out[6] <= mux_16bit_2x1:m2.port3
out[7] <= mux_16bit_2x1:m2.port3
out[8] <= mux_16bit_2x1:m2.port3
out[9] <= mux_16bit_2x1:m2.port3
out[10] <= mux_16bit_2x1:m2.port3
out[11] <= mux_16bit_2x1:m2.port3
out[12] <= mux_16bit_2x1:m2.port3
out[13] <= mux_16bit_2x1:m2.port3
out[14] <= mux_16bit_2x1:m2.port3
out[15] <= mux_16bit_2x1:m2.port3
out[16] <= mux_16bit_2x1:m1.port3
out[17] <= mux_16bit_2x1:m1.port3
out[18] <= mux_16bit_2x1:m1.port3
out[19] <= mux_16bit_2x1:m1.port3
out[20] <= mux_16bit_2x1:m1.port3
out[21] <= mux_16bit_2x1:m1.port3
out[22] <= mux_16bit_2x1:m1.port3
out[23] <= mux_16bit_2x1:m1.port3
out[24] <= mux_16bit_2x1:m1.port3
out[25] <= mux_16bit_2x1:m1.port3
out[26] <= mux_16bit_2x1:m1.port3
out[27] <= mux_16bit_2x1:m1.port3
out[28] <= mux_16bit_2x1:m1.port3
out[29] <= mux_16bit_2x1:m1.port3
out[30] <= mux_16bit_2x1:m1.port3
out[31] <= mux_16bit_2x1:m1.port3


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
s => s.IN16
out[0] <= mux_1bit_2x1:mux1.port3
out[1] <= mux_1bit_2x1:mux2.port3
out[2] <= mux_1bit_2x1:mux3.port3
out[3] <= mux_1bit_2x1:mux4.port3
out[4] <= mux_1bit_2x1:mux5.port3
out[5] <= mux_1bit_2x1:mux6.port3
out[6] <= mux_1bit_2x1:mux7.port3
out[7] <= mux_1bit_2x1:mux8.port3
out[8] <= mux_1bit_2x1:mux9.port3
out[9] <= mux_1bit_2x1:mux10.port3
out[10] <= mux_1bit_2x1:mux11.port3
out[11] <= mux_1bit_2x1:mux12.port3
out[12] <= mux_1bit_2x1:mux13.port3
out[13] <= mux_1bit_2x1:mux14.port3
out[14] <= mux_1bit_2x1:mux15.port3
out[15] <= mux_1bit_2x1:mux16.port3


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux1
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux2
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux3
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux4
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux5
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux6
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux7
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux8
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux9
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux10
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux11
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux12
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux13
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux14
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux15
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m1|mux_1bit_2x1:mux16
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
s => s.IN16
out[0] <= mux_1bit_2x1:mux1.port3
out[1] <= mux_1bit_2x1:mux2.port3
out[2] <= mux_1bit_2x1:mux3.port3
out[3] <= mux_1bit_2x1:mux4.port3
out[4] <= mux_1bit_2x1:mux5.port3
out[5] <= mux_1bit_2x1:mux6.port3
out[6] <= mux_1bit_2x1:mux7.port3
out[7] <= mux_1bit_2x1:mux8.port3
out[8] <= mux_1bit_2x1:mux9.port3
out[9] <= mux_1bit_2x1:mux10.port3
out[10] <= mux_1bit_2x1:mux11.port3
out[11] <= mux_1bit_2x1:mux12.port3
out[12] <= mux_1bit_2x1:mux13.port3
out[13] <= mux_1bit_2x1:mux14.port3
out[14] <= mux_1bit_2x1:mux15.port3
out[15] <= mux_1bit_2x1:mux16.port3


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux1
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux2
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux3
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux4
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux5
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux6
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux7
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux8
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux9
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux10
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux11
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux12
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux13
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux14
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux15
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx2|mux_16bit_2x1:m2|mux_1bit_2x1:mux16
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
s => s.IN2
out[0] <= mux_16bit_2x1:m2.port3
out[1] <= mux_16bit_2x1:m2.port3
out[2] <= mux_16bit_2x1:m2.port3
out[3] <= mux_16bit_2x1:m2.port3
out[4] <= mux_16bit_2x1:m2.port3
out[5] <= mux_16bit_2x1:m2.port3
out[6] <= mux_16bit_2x1:m2.port3
out[7] <= mux_16bit_2x1:m2.port3
out[8] <= mux_16bit_2x1:m2.port3
out[9] <= mux_16bit_2x1:m2.port3
out[10] <= mux_16bit_2x1:m2.port3
out[11] <= mux_16bit_2x1:m2.port3
out[12] <= mux_16bit_2x1:m2.port3
out[13] <= mux_16bit_2x1:m2.port3
out[14] <= mux_16bit_2x1:m2.port3
out[15] <= mux_16bit_2x1:m2.port3
out[16] <= mux_16bit_2x1:m1.port3
out[17] <= mux_16bit_2x1:m1.port3
out[18] <= mux_16bit_2x1:m1.port3
out[19] <= mux_16bit_2x1:m1.port3
out[20] <= mux_16bit_2x1:m1.port3
out[21] <= mux_16bit_2x1:m1.port3
out[22] <= mux_16bit_2x1:m1.port3
out[23] <= mux_16bit_2x1:m1.port3
out[24] <= mux_16bit_2x1:m1.port3
out[25] <= mux_16bit_2x1:m1.port3
out[26] <= mux_16bit_2x1:m1.port3
out[27] <= mux_16bit_2x1:m1.port3
out[28] <= mux_16bit_2x1:m1.port3
out[29] <= mux_16bit_2x1:m1.port3
out[30] <= mux_16bit_2x1:m1.port3
out[31] <= mux_16bit_2x1:m1.port3


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
s => s.IN16
out[0] <= mux_1bit_2x1:mux1.port3
out[1] <= mux_1bit_2x1:mux2.port3
out[2] <= mux_1bit_2x1:mux3.port3
out[3] <= mux_1bit_2x1:mux4.port3
out[4] <= mux_1bit_2x1:mux5.port3
out[5] <= mux_1bit_2x1:mux6.port3
out[6] <= mux_1bit_2x1:mux7.port3
out[7] <= mux_1bit_2x1:mux8.port3
out[8] <= mux_1bit_2x1:mux9.port3
out[9] <= mux_1bit_2x1:mux10.port3
out[10] <= mux_1bit_2x1:mux11.port3
out[11] <= mux_1bit_2x1:mux12.port3
out[12] <= mux_1bit_2x1:mux13.port3
out[13] <= mux_1bit_2x1:mux14.port3
out[14] <= mux_1bit_2x1:mux15.port3
out[15] <= mux_1bit_2x1:mux16.port3


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux1
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux2
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux3
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux4
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux5
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux6
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux7
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux8
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux9
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux10
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux11
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux12
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux13
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux14
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux15
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m1|mux_1bit_2x1:mux16
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
s => s.IN16
out[0] <= mux_1bit_2x1:mux1.port3
out[1] <= mux_1bit_2x1:mux2.port3
out[2] <= mux_1bit_2x1:mux3.port3
out[3] <= mux_1bit_2x1:mux4.port3
out[4] <= mux_1bit_2x1:mux5.port3
out[5] <= mux_1bit_2x1:mux6.port3
out[6] <= mux_1bit_2x1:mux7.port3
out[7] <= mux_1bit_2x1:mux8.port3
out[8] <= mux_1bit_2x1:mux9.port3
out[9] <= mux_1bit_2x1:mux10.port3
out[10] <= mux_1bit_2x1:mux11.port3
out[11] <= mux_1bit_2x1:mux12.port3
out[12] <= mux_1bit_2x1:mux13.port3
out[13] <= mux_1bit_2x1:mux14.port3
out[14] <= mux_1bit_2x1:mux15.port3
out[15] <= mux_1bit_2x1:mux16.port3


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux1
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux2
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux3
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux4
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux5
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux6
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux7
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux8
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux9
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux10
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux11
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux12
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux13
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux14
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux15
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx3|mux_16bit_2x1:m2|mux_1bit_2x1:mux16
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1
s => s.IN2
out[0] <= mux_16bit_2x1:m2.port3
out[1] <= mux_16bit_2x1:m2.port3
out[2] <= mux_16bit_2x1:m2.port3
out[3] <= mux_16bit_2x1:m2.port3
out[4] <= mux_16bit_2x1:m2.port3
out[5] <= mux_16bit_2x1:m2.port3
out[6] <= mux_16bit_2x1:m2.port3
out[7] <= mux_16bit_2x1:m2.port3
out[8] <= mux_16bit_2x1:m2.port3
out[9] <= mux_16bit_2x1:m2.port3
out[10] <= mux_16bit_2x1:m2.port3
out[11] <= mux_16bit_2x1:m2.port3
out[12] <= mux_16bit_2x1:m2.port3
out[13] <= mux_16bit_2x1:m2.port3
out[14] <= mux_16bit_2x1:m2.port3
out[15] <= mux_16bit_2x1:m2.port3
out[16] <= mux_16bit_2x1:m1.port3
out[17] <= mux_16bit_2x1:m1.port3
out[18] <= mux_16bit_2x1:m1.port3
out[19] <= mux_16bit_2x1:m1.port3
out[20] <= mux_16bit_2x1:m1.port3
out[21] <= mux_16bit_2x1:m1.port3
out[22] <= mux_16bit_2x1:m1.port3
out[23] <= mux_16bit_2x1:m1.port3
out[24] <= mux_16bit_2x1:m1.port3
out[25] <= mux_16bit_2x1:m1.port3
out[26] <= mux_16bit_2x1:m1.port3
out[27] <= mux_16bit_2x1:m1.port3
out[28] <= mux_16bit_2x1:m1.port3
out[29] <= mux_16bit_2x1:m1.port3
out[30] <= mux_16bit_2x1:m1.port3
out[31] <= mux_16bit_2x1:m1.port3


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
s => s.IN16
out[0] <= mux_1bit_2x1:mux1.port3
out[1] <= mux_1bit_2x1:mux2.port3
out[2] <= mux_1bit_2x1:mux3.port3
out[3] <= mux_1bit_2x1:mux4.port3
out[4] <= mux_1bit_2x1:mux5.port3
out[5] <= mux_1bit_2x1:mux6.port3
out[6] <= mux_1bit_2x1:mux7.port3
out[7] <= mux_1bit_2x1:mux8.port3
out[8] <= mux_1bit_2x1:mux9.port3
out[9] <= mux_1bit_2x1:mux10.port3
out[10] <= mux_1bit_2x1:mux11.port3
out[11] <= mux_1bit_2x1:mux12.port3
out[12] <= mux_1bit_2x1:mux13.port3
out[13] <= mux_1bit_2x1:mux14.port3
out[14] <= mux_1bit_2x1:mux15.port3
out[15] <= mux_1bit_2x1:mux16.port3


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux1
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux2
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux3
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux4
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux5
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux6
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux7
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux8
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux9
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux10
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux11
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux12
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux13
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux14
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux15
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m1|mux_1bit_2x1:mux16
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
s => s.IN16
out[0] <= mux_1bit_2x1:mux1.port3
out[1] <= mux_1bit_2x1:mux2.port3
out[2] <= mux_1bit_2x1:mux3.port3
out[3] <= mux_1bit_2x1:mux4.port3
out[4] <= mux_1bit_2x1:mux5.port3
out[5] <= mux_1bit_2x1:mux6.port3
out[6] <= mux_1bit_2x1:mux7.port3
out[7] <= mux_1bit_2x1:mux8.port3
out[8] <= mux_1bit_2x1:mux9.port3
out[9] <= mux_1bit_2x1:mux10.port3
out[10] <= mux_1bit_2x1:mux11.port3
out[11] <= mux_1bit_2x1:mux12.port3
out[12] <= mux_1bit_2x1:mux13.port3
out[13] <= mux_1bit_2x1:mux14.port3
out[14] <= mux_1bit_2x1:mux15.port3
out[15] <= mux_1bit_2x1:mux16.port3


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux1
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux2
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux3
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux4
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux5
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux6
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux7
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux8
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux9
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux10
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux11
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux12
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux13
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux14
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux15
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|mux_32bit_2x1:mx1|mux_16bit_2x1:m2|mux_1bit_2x1:mux16
in1 => out.DATAB
in2 => out.DATAA
s => out.OUTPUTSELECT
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|mips|register_memory:register2
read_register1[0] => registers.RADDR
read_register1[1] => registers.RADDR1
read_register1[2] => registers.RADDR2
read_register1[3] => registers.RADDR3
read_register2[0] => registers.PORTBRADDR
read_register2[1] => registers.PORTBRADDR1
read_register2[2] => registers.PORTBRADDR2
read_register2[3] => registers.PORTBRADDR3
write_register[0] => registers.waddr_a[0].DATAIN
write_register[0] => registers.WADDR
write_register[1] => registers.waddr_a[1].DATAIN
write_register[1] => registers.WADDR1
write_register[2] => registers.waddr_a[2].DATAIN
write_register[2] => registers.WADDR2
write_register[3] => registers.waddr_a[3].DATAIN
write_register[3] => registers.WADDR3
write_data[0] => registers.data_a[0].DATAIN
write_data[0] => registers.DATAIN
write_data[1] => registers.data_a[1].DATAIN
write_data[1] => registers.DATAIN1
write_data[2] => registers.data_a[2].DATAIN
write_data[2] => registers.DATAIN2
write_data[3] => registers.data_a[3].DATAIN
write_data[3] => registers.DATAIN3
write_data[4] => registers.data_a[4].DATAIN
write_data[4] => registers.DATAIN4
write_data[5] => registers.data_a[5].DATAIN
write_data[5] => registers.DATAIN5
write_data[6] => registers.data_a[6].DATAIN
write_data[6] => registers.DATAIN6
write_data[7] => registers.data_a[7].DATAIN
write_data[7] => registers.DATAIN7
write_data[8] => registers.data_a[8].DATAIN
write_data[8] => registers.DATAIN8
write_data[9] => registers.data_a[9].DATAIN
write_data[9] => registers.DATAIN9
write_data[10] => registers.data_a[10].DATAIN
write_data[10] => registers.DATAIN10
write_data[11] => registers.data_a[11].DATAIN
write_data[11] => registers.DATAIN11
write_data[12] => registers.data_a[12].DATAIN
write_data[12] => registers.DATAIN12
write_data[13] => registers.data_a[13].DATAIN
write_data[13] => registers.DATAIN13
write_data[14] => registers.data_a[14].DATAIN
write_data[14] => registers.DATAIN14
write_data[15] => registers.data_a[15].DATAIN
write_data[15] => registers.DATAIN15
regWrite => registers.we_a.DATAIN
regWrite => registers.WE
read_data1[0] <= registers.DATAOUT
read_data1[1] <= registers.DATAOUT1
read_data1[2] <= registers.DATAOUT2
read_data1[3] <= registers.DATAOUT3
read_data1[4] <= registers.DATAOUT4
read_data1[5] <= registers.DATAOUT5
read_data1[6] <= registers.DATAOUT6
read_data1[7] <= registers.DATAOUT7
read_data1[8] <= registers.DATAOUT8
read_data1[9] <= registers.DATAOUT9
read_data1[10] <= registers.DATAOUT10
read_data1[11] <= registers.DATAOUT11
read_data1[12] <= registers.DATAOUT12
read_data1[13] <= registers.DATAOUT13
read_data1[14] <= registers.DATAOUT14
read_data1[15] <= registers.DATAOUT15
read_data2[0] <= registers.PORTBDATAOUT
read_data2[1] <= registers.PORTBDATAOUT1
read_data2[2] <= registers.PORTBDATAOUT2
read_data2[3] <= registers.PORTBDATAOUT3
read_data2[4] <= registers.PORTBDATAOUT4
read_data2[5] <= registers.PORTBDATAOUT5
read_data2[6] <= registers.PORTBDATAOUT6
read_data2[7] <= registers.PORTBDATAOUT7
read_data2[8] <= registers.PORTBDATAOUT8
read_data2[9] <= registers.PORTBDATAOUT9
read_data2[10] <= registers.PORTBDATAOUT10
read_data2[11] <= registers.PORTBDATAOUT11
read_data2[12] <= registers.PORTBDATAOUT12
read_data2[13] <= registers.PORTBDATAOUT13
read_data2[14] <= registers.PORTBDATAOUT14
read_data2[15] <= registers.PORTBDATAOUT15
clock => registers.we_a.CLK
clock => registers.waddr_a[3].CLK
clock => registers.waddr_a[2].CLK
clock => registers.waddr_a[1].CLK
clock => registers.waddr_a[0].CLK
clock => registers.data_a[15].CLK
clock => registers.data_a[14].CLK
clock => registers.data_a[13].CLK
clock => registers.data_a[12].CLK
clock => registers.data_a[11].CLK
clock => registers.data_a[10].CLK
clock => registers.data_a[9].CLK
clock => registers.data_a[8].CLK
clock => registers.data_a[7].CLK
clock => registers.data_a[6].CLK
clock => registers.data_a[5].CLK
clock => registers.data_a[4].CLK
clock => registers.data_a[3].CLK
clock => registers.data_a[2].CLK
clock => registers.data_a[1].CLK
clock => registers.data_a[0].CLK
clock => registers.CLK0


