Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Tue Mar 29 14:48:33 2022
| Host         : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_drc -file resizer_wrapper_drc_routed.rpt -pb resizer_wrapper_drc_routed.pb -rpx resizer_wrapper_drc_routed.rpx
| Design       : resizer_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+------------------------+------------+
| Rule      | Severity | Description            | Violations |
+-----------+----------+------------------------+------------+
| DPIP-1    | Warning  | Input pipelining       | 9          |
| DPOP-1    | Warning  | PREG Output pipelining | 3          |
| DPOP-2    | Warning  | MREG Output pipelining | 6          |
| RTSTAT-10 | Warning  | No routable loads      | 1          |
+-----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg input resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg__0 input resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg__1 input resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg input resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_10s_22s_23_4_1_U43/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg input resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_10s_22s_23_4_1_U44/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg input resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_10s_22s_23_4_1_U45/resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_3_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg input resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_9s_21s_22_4_1_U40/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg input resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_9s_21s_22_4_1_U41/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg input resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/mac_muladd_12ns_9s_21s_22_4_1_U42/resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product output resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product__0 output resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product__1 output resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg multiplier stage resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg__0 multiplier stage resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg__1 multiplier stage resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product multiplier stage resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product__0 multiplier stage resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product__1 multiplier stage resizer_i/resize_accel_0/inst/resize_1_9_2160_3840_2160_3840_1_9_U0/grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_80/grp_scaleCompute_17_42_20_48_16_1_s_fu_580/mul_48ns_42s_74_2_0_U32/resize_accel_mul_48ns_42s_74_2_0_Multiplier_0_U/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
33 net(s) have no routable loads. The problem bus(es) and/or net(s) are resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0],
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0],
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
resizer_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]
 (the first 15 of 21 listed).
Related violations: <none>


