Archetecture experiements

RISC-32 contains a (relatively simple) 32-bit RISC implementation

4bitmicro contains a 4-bit microcoded CPU implementation

both require [logisim-evolution](https://github.com/reds-heig/logisim-evolution) to run.
