// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_handle_arp_reply (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer2_V_dout,
        dataStreamBuffer2_V_empty_n,
        dataStreamBuffer2_V_read,
        arpTableIn_V_dout,
        arpTableIn_V_empty_n,
        arpTableIn_V_read,
        dataOut_V_data_V_din,
        dataOut_V_data_V_full_n,
        dataOut_V_data_V_write,
        dataOut_V_keep_V_din,
        dataOut_V_keep_V_full_n,
        dataOut_V_keep_V_write,
        dataOut_V_last_V_din,
        dataOut_V_last_V_full_n,
        dataOut_V_last_V_write,
        myMacAddress_V
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv16_8 = 16'b1000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] dataStreamBuffer2_V_dout;
input   dataStreamBuffer2_V_empty_n;
output   dataStreamBuffer2_V_read;
input  [48:0] arpTableIn_V_dout;
input   arpTableIn_V_empty_n;
output   arpTableIn_V_read;
output  [63:0] dataOut_V_data_V_din;
input   dataOut_V_data_V_full_n;
output   dataOut_V_data_V_write;
output  [7:0] dataOut_V_keep_V_din;
input   dataOut_V_keep_V_full_n;
output   dataOut_V_keep_V_write;
output  [0:0] dataOut_V_last_V_din;
input   dataOut_V_last_V_full_n;
output   dataOut_V_last_V_write;
input  [47:0] myMacAddress_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer2_V_read;
reg arpTableIn_V_read;
reg[63:0] dataOut_V_data_V_din;
reg[7:0] dataOut_V_keep_V_din;
reg[0:0] dataOut_V_last_V_din;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] grp_nbreadreq_fu_154_p3;
wire   [0:0] tmp_4_nbreadreq_fu_168_p3;
reg    ap_sig_bdd_82;
wire    dataOut_V_data_V1_status;
reg   [0:0] mw_writeLast_load_reg_572;
reg   [1:0] mw_state_load_reg_586;
reg   [0:0] tmp_5_reg_593;
reg   [0:0] tmp_reg_612;
reg   [0:0] tmp_4_reg_621;
reg   [0:0] tmp_111_reg_630;
reg    ap_sig_bdd_119;
reg   [0:0] mw_writeLast = 1'b0;
reg   [63:0] mw_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] mw_prevWord_keep_V = 8'b00000000;
reg   [1:0] mw_state = 2'b00;
reg   [47:0] myMacAddress_V_read_reg_566;
reg   [63:0] p_Val2_s_reg_576;
reg   [7:0] p_Val2_3_reg_581;
wire   [15:0] tmp_117_fu_423_p1;
reg   [15:0] tmp_117_reg_597;
reg   [1:0] p_Result_10_reg_602;
reg   [0:0] tmp_118_reg_607;
wire   [15:0] tmp_114_fu_456_p1;
reg   [15:0] tmp_114_reg_616;
wire   [47:0] tmp_110_fu_466_p1;
reg   [47:0] tmp_110_reg_625;
wire   [0:0] tmp_111_fu_470_p3;
wire   [0:0] ap_reg_phiprechg_mw_state_flag_1_reg_198pp0_it0;
reg   [0:0] mw_state_flag_1_phi_fu_201_p20;
wire   [1:0] ap_reg_phiprechg_mw_state_new_1_reg_233pp0_it0;
reg   [1:0] mw_state_new_1_phi_fu_236_p20;
wire   [0:0] ap_reg_phiprechg_tmp_s_reg_268pp0_it0;
reg   [0:0] tmp_s_phi_fu_271_p20;
wire   [0:0] ap_reg_phiprechg_tmp_22_reg_302pp0_it0;
reg   [0:0] tmp_22_phi_fu_305_p20;
wire   [0:0] ap_reg_phiprechg_mw_state_flag_2_reg_334pp0_it0;
reg   [0:0] mw_state_flag_2_phi_fu_337_p4;
wire   [1:0] ap_reg_phiprechg_mw_state_new_2_reg_346pp0_it0;
reg   [1:0] mw_state_new_2_phi_fu_349_p4;
reg    dataOut_V_data_V1_update;
wire   [63:0] p_Result_11_fu_496_p3;
wire   [63:0] p_Result_8_fu_527_p4;
wire   [63:0] p_Result_6_fu_540_p3;
wire   [63:0] p_Result_s_25_fu_548_p3;
wire   [7:0] p_Result_12_fu_504_p3;
wire   [7:0] p_Result_5_fu_557_p3;
wire   [0:0] tmp_last_V_fu_512_p2;
wire   [63:0] p_Val2_5_fu_419_p1;
wire   [63:0] p_Val2_4_fu_452_p1;
wire   [47:0] grp_fu_385_p4;
wire   [5:0] grp_fu_394_p4;
wire   [31:0] p_Result_4_fu_518_p4;
wire   [15:0] tmp_120_fu_537_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_95;
reg    ap_sig_bdd_102;
reg    ap_sig_bdd_113;
reg    ap_sig_bdd_293;
reg    ap_sig_bdd_435;
reg    ap_sig_bdd_325;
reg    ap_sig_bdd_438;
reg    ap_sig_bdd_441;
reg    ap_sig_bdd_443;
reg    ap_sig_bdd_277;
reg    ap_sig_bdd_126;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_435) begin
        if ((mw_state == ap_const_lv2_2)) begin
            mw_prevWord_data_V <= p_Val2_4_fu_452_p1;
        end else if ((mw_state == ap_const_lv2_3)) begin
            mw_prevWord_data_V <= p_Val2_5_fu_419_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_126) begin
        if (~(mw_writeLast == ap_const_lv1_0)) begin
            mw_writeLast <= ap_const_lv1_0;
        end else if (ap_sig_bdd_277) begin
            mw_writeLast <= tmp_s_phi_fu_271_p20;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        mw_prevWord_keep_V <= {{dataStreamBuffer2_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == mw_state_flag_2_phi_fu_337_p4))) begin
        mw_state <= mw_state_new_2_phi_fu_349_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        mw_state_load_reg_586 <= mw_state;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        mw_writeLast_load_reg_572 <= mw_writeLast;
        myMacAddress_V_read_reg_566 <= myMacAddress_V;
        p_Val2_3_reg_581 <= mw_prevWord_keep_V;
        p_Val2_s_reg_576 <= mw_prevWord_data_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        p_Result_10_reg_602 <= {{dataStreamBuffer2_V_dout[ap_const_lv32_41 : ap_const_lv32_40]}};
        tmp_117_reg_597 <= tmp_117_fu_423_p1;
        tmp_118_reg_607 <= dataStreamBuffer2_V_dout[ap_const_lv32_42];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_110_reg_625 <= tmp_110_fu_466_p1;
        tmp_111_reg_630 <= arpTableIn_V_dout[ap_const_lv32_30];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_114_reg_616 <= tmp_114_fu_456_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_4_reg_621 <= tmp_4_nbreadreq_fu_168_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_5_reg_593 <= grp_nbreadreq_fu_154_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_612 <= grp_nbreadreq_fu_154_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_119)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_119)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// arpTableIn_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_4_nbreadreq_fu_168_p3 or ap_sig_bdd_82 or ap_sig_bdd_119 or mw_writeLast or mw_state)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        arpTableIn_V_read = ap_const_logic_1;
    end else begin
        arpTableIn_V_read = ap_const_logic_0;
    end
end

/// dataOut_V_data_V1_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or mw_writeLast_load_reg_572 or mw_state_load_reg_586 or tmp_5_reg_593 or tmp_reg_612 or tmp_4_reg_621 or tmp_111_reg_630 or ap_sig_bdd_119)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_3 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_5_reg_593) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_2 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_reg_612) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_0 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_4_reg_621) & ~(ap_const_lv1_0 == tmp_111_reg_630) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataOut_V_data_V1_update = ap_const_logic_1;
    end else begin
        dataOut_V_data_V1_update = ap_const_logic_0;
    end
end

/// dataOut_V_data_V_din assign process. ///
always @ (mw_writeLast_load_reg_572 or p_Result_11_fu_496_p3 or p_Result_8_fu_527_p4 or p_Result_6_fu_540_p3 or p_Result_s_25_fu_548_p3 or ap_sig_bdd_95 or ap_sig_bdd_102 or ap_sig_bdd_113 or ap_sig_bdd_293)
begin
    if (ap_sig_bdd_293) begin
        if (~(ap_const_lv1_0 == mw_writeLast_load_reg_572)) begin
            dataOut_V_data_V_din = p_Result_s_25_fu_548_p3;
        end else if (ap_sig_bdd_113) begin
            dataOut_V_data_V_din = p_Result_6_fu_540_p3;
        end else if (ap_sig_bdd_102) begin
            dataOut_V_data_V_din = p_Result_8_fu_527_p4;
        end else if (ap_sig_bdd_95) begin
            dataOut_V_data_V_din = p_Result_11_fu_496_p3;
        end else begin
            dataOut_V_data_V_din = 'bx;
        end
    end else begin
        dataOut_V_data_V_din = 'bx;
    end
end

/// dataOut_V_keep_V_din assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or mw_writeLast_load_reg_572 or mw_state_load_reg_586 or tmp_5_reg_593 or tmp_reg_612 or tmp_4_reg_621 or tmp_111_reg_630 or ap_sig_bdd_119 or p_Result_12_fu_504_p3 or p_Result_5_fu_557_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_keep_V_din = p_Result_5_fu_557_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_2 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_reg_612) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_0 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_4_reg_621) & ~(ap_const_lv1_0 == tmp_111_reg_630) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataOut_V_keep_V_din = ap_const_lv8_FF;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_3 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_5_reg_593) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_keep_V_din = p_Result_12_fu_504_p3;
    end else begin
        dataOut_V_keep_V_din = 'bx;
    end
end

/// dataOut_V_last_V_din assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or mw_writeLast_load_reg_572 or mw_state_load_reg_586 or tmp_5_reg_593 or tmp_reg_612 or tmp_4_reg_621 or tmp_111_reg_630 or ap_sig_bdd_119 or tmp_last_V_fu_512_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_last_V_din = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_2 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_reg_612) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_0 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_4_reg_621) & ~(ap_const_lv1_0 == tmp_111_reg_630) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataOut_V_last_V_din = ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_3 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_5_reg_593) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataOut_V_last_V_din = tmp_last_V_fu_512_p2;
    end else begin
        dataOut_V_last_V_din = 'bx;
    end
end

/// dataStreamBuffer2_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_154_p3 or ap_sig_bdd_82 or ap_sig_bdd_119 or mw_writeLast or mw_state)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        dataStreamBuffer2_V_read = ap_const_logic_1;
    end else begin
        dataStreamBuffer2_V_read = ap_const_logic_0;
    end
end

/// mw_state_flag_1_phi_fu_201_p20 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or grp_nbreadreq_fu_154_p3 or tmp_4_nbreadreq_fu_168_p3 or mw_writeLast or mw_state or tmp_111_fu_470_p3 or ap_reg_phiprechg_mw_state_flag_1_reg_198pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & ~(ap_const_lv1_0 == tmp_111_fu_470_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & (ap_const_lv1_0 == tmp_111_fu_470_p3)))) begin
        mw_state_flag_1_phi_fu_201_p20 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(mw_state == ap_const_lv2_1) & ~(mw_state == ap_const_lv2_3) & ~(mw_state == ap_const_lv2_2) & ~(mw_state == ap_const_lv2_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_154_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & (ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3)))) begin
        mw_state_flag_1_phi_fu_201_p20 = ap_const_lv1_0;
    end else begin
        mw_state_flag_1_phi_fu_201_p20 = ap_reg_phiprechg_mw_state_flag_1_reg_198pp0_it0;
    end
end

/// mw_state_flag_2_phi_fu_337_p4 assign process. ///
always @ (mw_state_flag_1_phi_fu_201_p20 or tmp_22_phi_fu_305_p20 or ap_reg_phiprechg_mw_state_flag_2_reg_334pp0_it0 or ap_sig_bdd_325)
begin
    if (ap_sig_bdd_325) begin
        if ((ap_const_lv1_0 == tmp_22_phi_fu_305_p20)) begin
            mw_state_flag_2_phi_fu_337_p4 = mw_state_flag_1_phi_fu_201_p20;
        end else if (~(ap_const_lv1_0 == tmp_22_phi_fu_305_p20)) begin
            mw_state_flag_2_phi_fu_337_p4 = ap_const_lv1_1;
        end else begin
            mw_state_flag_2_phi_fu_337_p4 = ap_reg_phiprechg_mw_state_flag_2_reg_334pp0_it0;
        end
    end else begin
        mw_state_flag_2_phi_fu_337_p4 = ap_reg_phiprechg_mw_state_flag_2_reg_334pp0_it0;
    end
end

/// mw_state_new_1_phi_fu_236_p20 assign process. ///
always @ (ap_reg_phiprechg_mw_state_new_1_reg_233pp0_it0 or ap_sig_bdd_325 or ap_sig_bdd_438 or ap_sig_bdd_441 or ap_sig_bdd_443)
begin
    if (ap_sig_bdd_325) begin
        if (ap_sig_bdd_443) begin
            mw_state_new_1_phi_fu_236_p20 = ap_const_lv2_1;
        end else if (ap_sig_bdd_441) begin
            mw_state_new_1_phi_fu_236_p20 = ap_const_lv2_2;
        end else if (ap_sig_bdd_438) begin
            mw_state_new_1_phi_fu_236_p20 = ap_const_lv2_3;
        end else begin
            mw_state_new_1_phi_fu_236_p20 = ap_reg_phiprechg_mw_state_new_1_reg_233pp0_it0;
        end
    end else begin
        mw_state_new_1_phi_fu_236_p20 = ap_reg_phiprechg_mw_state_new_1_reg_233pp0_it0;
    end
end

/// mw_state_new_2_phi_fu_349_p4 assign process. ///
always @ (mw_state_new_1_phi_fu_236_p20 or tmp_22_phi_fu_305_p20 or ap_reg_phiprechg_mw_state_new_2_reg_346pp0_it0 or ap_sig_bdd_325)
begin
    if (ap_sig_bdd_325) begin
        if ((ap_const_lv1_0 == tmp_22_phi_fu_305_p20)) begin
            mw_state_new_2_phi_fu_349_p4 = mw_state_new_1_phi_fu_236_p20;
        end else if (~(ap_const_lv1_0 == tmp_22_phi_fu_305_p20)) begin
            mw_state_new_2_phi_fu_349_p4 = ap_const_lv2_0;
        end else begin
            mw_state_new_2_phi_fu_349_p4 = ap_reg_phiprechg_mw_state_new_2_reg_346pp0_it0;
        end
    end else begin
        mw_state_new_2_phi_fu_349_p4 = ap_reg_phiprechg_mw_state_new_2_reg_346pp0_it0;
    end
end

/// tmp_22_phi_fu_305_p20 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or dataStreamBuffer2_V_dout or grp_nbreadreq_fu_154_p3 or tmp_4_nbreadreq_fu_168_p3 or mw_writeLast or mw_state or tmp_111_fu_470_p3 or ap_reg_phiprechg_tmp_22_reg_302pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2)))) begin
        tmp_22_phi_fu_305_p20 = dataStreamBuffer2_V_dout[ap_const_lv32_48];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(mw_state == ap_const_lv2_1) & ~(mw_state == ap_const_lv2_3) & ~(mw_state == ap_const_lv2_2) & ~(mw_state == ap_const_lv2_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_154_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & (ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & ~(ap_const_lv1_0 == tmp_111_fu_470_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & (ap_const_lv1_0 == tmp_111_fu_470_p3)))) begin
        tmp_22_phi_fu_305_p20 = ap_const_lv1_0;
    end else begin
        tmp_22_phi_fu_305_p20 = ap_reg_phiprechg_tmp_22_reg_302pp0_it0;
    end
end

/// tmp_s_phi_fu_271_p20 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or dataStreamBuffer2_V_dout or grp_nbreadreq_fu_154_p3 or tmp_4_nbreadreq_fu_168_p3 or mw_writeLast or mw_state or tmp_111_fu_470_p3 or ap_reg_phiprechg_tmp_s_reg_268pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & (ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & ~(ap_const_lv1_0 == tmp_111_fu_470_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & (ap_const_lv1_0 == tmp_111_fu_470_p3)))) begin
        tmp_s_phi_fu_271_p20 = ap_const_lv1_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_3))) begin
        tmp_s_phi_fu_271_p20 = dataStreamBuffer2_V_dout[ap_const_lv32_42];
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & (ap_const_lv1_0 == grp_nbreadreq_fu_154_p3)))) begin
        tmp_s_phi_fu_271_p20 = ap_const_lv1_0;
    end else begin
        tmp_s_phi_fu_271_p20 = ap_reg_phiprechg_tmp_s_reg_268pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_119 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_mw_state_flag_1_reg_198pp0_it0 = 'bx;
assign ap_reg_phiprechg_mw_state_flag_2_reg_334pp0_it0 = 'bx;
assign ap_reg_phiprechg_mw_state_new_1_reg_233pp0_it0 = 'bx;
assign ap_reg_phiprechg_mw_state_new_2_reg_346pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_22_reg_302pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_s_reg_268pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_102 assign process. ///
always @ (mw_writeLast_load_reg_572 or mw_state_load_reg_586 or tmp_reg_612)
begin
    ap_sig_bdd_102 = ((ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_2 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_reg_612));
end

/// ap_sig_bdd_113 assign process. ///
always @ (mw_writeLast_load_reg_572 or mw_state_load_reg_586 or tmp_4_reg_621 or tmp_111_reg_630)
begin
    ap_sig_bdd_113 = ((ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_0 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_4_reg_621) & ~(ap_const_lv1_0 == tmp_111_reg_630));
end

/// ap_sig_bdd_119 assign process. ///
always @ (dataOut_V_data_V1_status or mw_writeLast_load_reg_572 or mw_state_load_reg_586 or tmp_5_reg_593 or tmp_reg_612 or tmp_4_reg_621 or tmp_111_reg_630)
begin
    ap_sig_bdd_119 = (((dataOut_V_data_V1_status == ap_const_logic_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_3 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_5_reg_593)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_2 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_reg_612)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & (ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_0 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_4_reg_621) & ~(ap_const_lv1_0 == tmp_111_reg_630)) | ((dataOut_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == mw_writeLast_load_reg_572)));
end

/// ap_sig_bdd_126 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_119)
begin
    ap_sig_bdd_126 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_277 assign process. ///
always @ (mw_writeLast or tmp_22_phi_fu_305_p20)
begin
    ap_sig_bdd_277 = ((mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_22_phi_fu_305_p20));
end

/// ap_sig_bdd_293 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_82 or ap_sig_bdd_119)
begin
    ap_sig_bdd_293 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_325 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or mw_writeLast)
begin
    ap_sig_bdd_325 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0));
end

/// ap_sig_bdd_435 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_154_p3 or ap_sig_bdd_82 or ap_sig_bdd_119 or mw_writeLast)
begin
    ap_sig_bdd_435 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_82) | (ap_sig_bdd_119 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_438 assign process. ///
always @ (grp_nbreadreq_fu_154_p3 or mw_state)
begin
    ap_sig_bdd_438 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2));
end

/// ap_sig_bdd_441 assign process. ///
always @ (tmp_4_nbreadreq_fu_168_p3 or mw_state or tmp_111_fu_470_p3)
begin
    ap_sig_bdd_441 = ((mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & ~(ap_const_lv1_0 == tmp_111_fu_470_p3));
end

/// ap_sig_bdd_443 assign process. ///
always @ (tmp_4_nbreadreq_fu_168_p3 or mw_state or tmp_111_fu_470_p3)
begin
    ap_sig_bdd_443 = ((mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3) & (ap_const_lv1_0 == tmp_111_fu_470_p3));
end

/// ap_sig_bdd_82 assign process. ///
always @ (ap_start or ap_done_reg or dataStreamBuffer2_V_empty_n or grp_nbreadreq_fu_154_p3 or arpTableIn_V_empty_n or tmp_4_nbreadreq_fu_168_p3 or mw_writeLast or mw_state)
begin
    ap_sig_bdd_82 = (((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (mw_writeLast == ap_const_lv1_0) & (mw_state == ap_const_lv2_1) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3)) | ((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_3)) | ((dataStreamBuffer2_V_empty_n == ap_const_logic_0) & (mw_writeLast == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_154_p3) & (mw_state == ap_const_lv2_2)) | ((mw_writeLast == ap_const_lv1_0) & (arpTableIn_V_empty_n == ap_const_logic_0) & (mw_state == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_4_nbreadreq_fu_168_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_95 assign process. ///
always @ (mw_writeLast_load_reg_572 or mw_state_load_reg_586 or tmp_5_reg_593)
begin
    ap_sig_bdd_95 = ((ap_const_lv1_0 == mw_writeLast_load_reg_572) & (ap_const_lv2_3 == mw_state_load_reg_586) & ~(ap_const_lv1_0 == tmp_5_reg_593));
end
assign dataOut_V_data_V1_status = (dataOut_V_data_V_full_n & dataOut_V_keep_V_full_n & dataOut_V_last_V_full_n);
assign dataOut_V_data_V_write = dataOut_V_data_V1_update;
assign dataOut_V_keep_V_write = dataOut_V_data_V1_update;
assign dataOut_V_last_V_write = dataOut_V_data_V1_update;
assign grp_fu_385_p4 = {{p_Val2_s_reg_576[ap_const_lv32_3F : ap_const_lv32_10]}};
assign grp_fu_394_p4 = {{p_Val2_3_reg_581[ap_const_lv32_7 : ap_const_lv32_2]}};
assign grp_nbreadreq_fu_154_p3 = dataStreamBuffer2_V_empty_n;
assign p_Result_11_fu_496_p3 = {{tmp_117_reg_597}, {grp_fu_385_p4}};
assign p_Result_12_fu_504_p3 = {{p_Result_10_reg_602}, {grp_fu_394_p4}};
assign p_Result_4_fu_518_p4 = {{myMacAddress_V_read_reg_566[ap_const_lv32_2F : ap_const_lv32_10]}};
assign p_Result_5_fu_557_p3 = {{ap_const_lv2_0}, {grp_fu_394_p4}};
assign p_Result_6_fu_540_p3 = {{tmp_120_fu_537_p1}, {tmp_110_reg_625}};
assign p_Result_8_fu_527_p4 = {{{tmp_114_reg_616}, {ap_const_lv16_8}}, {p_Result_4_fu_518_p4}};
assign p_Result_s_25_fu_548_p3 = {{ap_const_lv16_0}, {grp_fu_385_p4}};
assign p_Val2_4_fu_452_p1 = dataStreamBuffer2_V_dout[63:0];
assign p_Val2_5_fu_419_p1 = dataStreamBuffer2_V_dout[63:0];
assign tmp_110_fu_466_p1 = arpTableIn_V_dout[47:0];
assign tmp_111_fu_470_p3 = arpTableIn_V_dout[ap_const_lv32_30];
assign tmp_114_fu_456_p1 = dataStreamBuffer2_V_dout[15:0];
assign tmp_117_fu_423_p1 = dataStreamBuffer2_V_dout[15:0];
assign tmp_120_fu_537_p1 = myMacAddress_V_read_reg_566[15:0];
assign tmp_4_nbreadreq_fu_168_p3 = arpTableIn_V_empty_n;
assign tmp_last_V_fu_512_p2 = (tmp_118_reg_607 ^ ap_const_lv1_1);


endmodule //mac_ip_encode_handle_arp_reply

