{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1448901988321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1448901988321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 14:46:28 2015 " "Processing started: Mon Nov 30 14:46:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1448901988321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448901988321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SlotMachine -c SlotMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off SlotMachine -c SlotMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448901988321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1448901988868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_0-sequenciador " "Found design unit 1: FSM_0-sequenciador" {  } { { "FSM_0.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_0 " "Found entity 1: FSM_0" {  } { { "FSM_0.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_1-sequenciador " "Found design unit 1: FSM_1-sequenciador" {  } { { "FSM_1.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_1 " "Found entity 1: FSM_1" {  } { { "FSM_1.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_2-sequenciador " "Found design unit 1: FSM_2-sequenciador" {  } { { "FSM_2.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_2 " "Found entity 1: FSM_2" {  } { { "FSM_2.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7seg-decod_bhv " "Found design unit 1: decod7seg-decod_bhv" {  } { { "decod7seg.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequenciadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequenciadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequenciadores-Sequenciadores_stru " "Found design unit 1: Sequenciadores-Sequenciadores_stru" {  } { { "Sequenciadores.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sequenciadores " "Found entity 1: Sequenciadores" {  } { { "Sequenciadores.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_sel-sel " "Found design unit 1: mux_sel-sel" {  } { { "mux_sel.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_sel.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_sel " "Found entity 1: mux_sel" {  } { { "mux_sel.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_sequenciadores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_sequenciadores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Sequenciadores-sequenciador " "Found design unit 1: FSM_Sequenciadores-sequenciador" {  } { { "FSM_Sequenciadores.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Sequenciadores.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Sequenciadores " "Found entity 1: FSM_Sequenciadores" {  } { { "FSM_Sequenciadores.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Sequenciadores.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_nivel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_nivel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_nivel-seletor_stru " "Found design unit 1: sel_nivel-seletor_stru" {  } { { "sel_nivel.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/sel_nivel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_nivel " "Found entity 1: sel_nivel" {  } { { "sel_nivel.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/sel_nivel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_CLK-FSM_Clk " "Found design unit 1: FSM_CLK-FSM_Clk" {  } { { "FSM_CLK.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_CLK " "Found entity 1: FSM_CLK" {  } { { "FSM_CLK.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Control-Controle " "Found design unit 1: FSM_Control-Controle" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Control " "Found entity 1: FSM_Control" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-memoria_Rom " "Found design unit 1: ROM-memoria_Rom" {  } { { "ROM.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-comp " "Found design unit 1: Comparador-comp" {  } { { "Comparador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Comparador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902003988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902003988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_subtrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador_Subtrator-som_sub " "Found design unit 1: Somador_Subtrator-som_sub" {  } { { "Somador_Subtrador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador_Subtrator " "Found entity 1: Somador_Subtrator" {  } { { "Somador_Subtrador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_cont-sel " "Found design unit 1: mux_cont-sel" {  } { { "mux_cont.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_cont.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_cont " "Found entity 1: mux_cont" {  } { { "mux_cont.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/mux_cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_comp-regist " "Found design unit 1: register_comp-regist" {  } { { "register_comp.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/register_comp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_comp " "Found entity 1: register_comp" {  } { { "register_comp.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/register_comp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb-combb " "Found design unit 1: comb-combb" {  } { { "comb.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/comb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb " "Found entity 1: comb" {  } { { "comb.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/comb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-cont " "Found design unit 1: Contador-cont" {  } { { "Contador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador-control " "Found design unit 1: Controlador-control" {  } { { "Controlador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Controlador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador " "Found entity 1: Controlador" {  } { { "Controlador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSBB-msb " "Found design unit 1: MSBB-msb" {  } { { "MSB.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/MSB.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSBB " "Found entity 1: MSBB" {  } { { "MSB.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/MSB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_circuito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_Circuito-and_circuitos " "Found design unit 1: AND_Circuito-and_circuitos" {  } { { "AND_Circuito.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/AND_Circuito.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_Circuito " "Found entity 1: AND_Circuito" {  } { { "AND_Circuito.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/AND_Circuito.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slotmachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slotmachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlotMachine-topo " "Found design unit 1: SlotMachine-topo" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004020 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlotMachine " "Found entity 1: SlotMachine" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1448902004020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SlotMachine " "Elaborating entity \"SlotMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1448902004051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LED SlotMachine.vhd(23) " "Verilog HDL or VHDL warning at SlotMachine.vhd(23): object \"LED\" assigned a value but never read" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448902004051 "|SlotMachine"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[6..0\] SlotMachine.vhd(15) " "Using initial value X (don't care) for net \"LEDR\[6..0\]\" at SlotMachine.vhd(15)" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004051 "|SlotMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequenciadores Sequenciadores:L1 " "Elaborating entity \"Sequenciadores\" for hierarchy \"Sequenciadores:L1\"" {  } { { "SlotMachine.vhd" "L1" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_0 Sequenciadores:L1\|FSM_0:L1 " "Elaborating entity \"FSM_0\" for hierarchy \"Sequenciadores:L1\|FSM_0:L1\"" {  } { { "Sequenciadores.vhd" "L1" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_1 Sequenciadores:L1\|FSM_1:L2 " "Elaborating entity \"FSM_1\" for hierarchy \"Sequenciadores:L1\|FSM_1:L2\"" {  } { { "Sequenciadores.vhd" "L2" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_2 Sequenciadores:L1\|FSM_2:L3 " "Elaborating entity \"FSM_2\" for hierarchy \"Sequenciadores:L1\|FSM_2:L3\"" {  } { { "Sequenciadores.vhd" "L3" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Sequenciadores.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:L2 " "Elaborating entity \"Comparador\" for hierarchy \"Comparador:L2\"" {  } { { "SlotMachine.vhd" "L2" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Comparador:L2\|ROM:L1 " "Elaborating entity \"ROM\" for hierarchy \"Comparador:L2\|ROM:L1\"" {  } { { "Comparador.vhd" "L1" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Comparador.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_Circuito Comparador:L2\|AND_Circuito:L2 " "Elaborating entity \"AND_Circuito\" for hierarchy \"Comparador:L2\|AND_Circuito:L2\"" {  } { { "Comparador.vhd" "L2" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Comparador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:L3 " "Elaborating entity \"Contador\" for hierarchy \"Contador:L3\"" {  } { { "SlotMachine.vhd" "L3" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C Contador.vhd(17) " "VHDL Signal Declaration warning at Contador.vhd(17): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Contador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1448902004066 "|topo|BlocOperacional:L1|Contador:L3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Subtrator Contador:L3\|Somador_Subtrator:L1 " "Elaborating entity \"Somador_Subtrator\" for hierarchy \"Contador:L3\|Somador_Subtrator:L1\"" {  } { { "Contador.vhd" "L1" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_Somador Somador_Subtrador.vhd(8) " "VHDL Signal Declaration warning at Somador_Subtrador.vhd(8): used implicit default value for signal \"Saida_Somador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Somador_Subtrador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1448902004066 "|SlotMachine|Contador:L3|Somador_Subtrator:L1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resultado Somador_Subtrador.vhd(14) " "Verilog HDL or VHDL warning at Somador_Subtrador.vhd(14): object \"resultado\" assigned a value but never read" {  } { { "Somador_Subtrador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 "|SlotMachine|Contador:L3|Somador_Subtrator:L1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CREDITO_NOVO Somador_Subtrador.vhd(24) " "VHDL Process Statement warning at Somador_Subtrador.vhd(24): signal \"CREDITO_NOVO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Somador_Subtrador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 "|SlotMachine|Contador:L3|Somador_Subtrator:L1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CREDITO_NOVO Somador_Subtrador.vhd(26) " "VHDL Process Statement warning at Somador_Subtrador.vhd(26): signal \"CREDITO_NOVO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Somador_Subtrador.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Somador_Subtrador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 "|SlotMachine|Contador:L3|Somador_Subtrator:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cont Contador:L3\|mux_cont:L2 " "Elaborating entity \"mux_cont\" for hierarchy \"Contador:L3\|mux_cont:L2\"" {  } { { "Contador.vhd" "L2" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_comp Contador:L3\|register_comp:L3 " "Elaborating entity \"register_comp\" for hierarchy \"Contador:L3\|register_comp:L3\"" {  } { { "Contador.vhd" "L3" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb Contador:L3\|comb:L4 " "Elaborating entity \"comb\" for hierarchy \"Contador:L3\|comb:L4\"" {  } { { "Contador.vhd" "L4" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSBB Contador:L3\|MSBB:L5 " "Elaborating entity \"MSBB\" for hierarchy \"Contador:L3\|MSBB:L5\"" {  } { { "Contador.vhd" "L5" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Contador.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_nivel sel_nivel:L4 " "Elaborating entity \"sel_nivel\" for hierarchy \"sel_nivel:L4\"" {  } { { "SlotMachine.vhd" "L4" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_CLK sel_nivel:L4\|FSM_CLK:L1 " "Elaborating entity \"FSM_CLK\" for hierarchy \"sel_nivel:L4\|FSM_CLK:L1\"" {  } { { "sel_nivel.vhd" "L1" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/sel_nivel.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Clk1 FSM_CLK.vhd(7) " "VHDL Signal Declaration warning at FSM_CLK.vhd(7): used implicit default value for signal \"Clk1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM_CLK.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|topo|sel_nivel:L3|FSM_CLK:L1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Clk2 FSM_CLK.vhd(8) " "VHDL Signal Declaration warning at FSM_CLK.vhd(8): used implicit default value for signal \"Clk2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM_CLK.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|topo|sel_nivel:L3|FSM_CLK:L1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clk_1 FSM_CLK.vhd(13) " "Verilog HDL or VHDL warning at FSM_CLK.vhd(13): object \"Clk_1\" assigned a value but never read" {  } { { "FSM_CLK.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|topo|sel_nivel:L3|FSM_CLK:L1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clk_2 FSM_CLK.vhd(14) " "Verilog HDL or VHDL warning at FSM_CLK.vhd(14): object \"Clk_2\" assigned a value but never read" {  } { { "FSM_CLK.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_CLK.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|topo|sel_nivel:L3|FSM_CLK:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sel sel_nivel:L4\|mux_sel:L2 " "Elaborating entity \"mux_sel\" for hierarchy \"sel_nivel:L4\|mux_sel:L2\"" {  } { { "sel_nivel.vhd" "L2" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/sel_nivel.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador Controlador:L5 " "Elaborating entity \"Controlador\" for hierarchy \"Controlador:L5\"" {  } { { "SlotMachine.vhd" "L5" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Control Controlador:L5\|FSM_Control:L1 " "Elaborating entity \"FSM_Control\" for hierarchy \"Controlador:L5\|FSM_Control:L1\"" {  } { { "Controlador.vhd" "L1" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/Controlador.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rodadasc FSM_Control.vhd(124) " "VHDL Process Statement warning at FSM_Control.vhd(124): signal \"rodadasc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rodadasc FSM_Control.vhd(128) " "VHDL Process Statement warning at FSM_Control.vhd(128): signal \"rodadasc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rodadasc FSM_Control.vhd(136) " "VHDL Process Statement warning at FSM_Control.vhd(136): signal \"rodadasc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C2 FSM_Control.vhd(42) " "VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable \"C2\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C1 FSM_Control.vhd(42) " "VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable \"C1\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C0 FSM_Control.vhd(42) " "VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable \"C0\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET_CONTADOR FSM_Control.vhd(42) " "VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable \"RESET_CONTADOR\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HABILITA_PREMIO FSM_Control.vhd(42) " "VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable \"HABILITA_PREMIO\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CREDITO_23 FSM_Control.vhd(42) " "VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable \"CREDITO_23\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rodadasc FSM_Control.vhd(42) " "VHDL Process Statement warning at FSM_Control.vhd(42): inferring latch(es) for signal or variable \"rodadasc\", which holds its previous value in one or more paths through the process" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodadasc\[0\] FSM_Control.vhd(42) " "Inferred latch for \"rodadasc\[0\]\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodadasc\[1\] FSM_Control.vhd(42) " "Inferred latch for \"rodadasc\[1\]\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodadasc\[2\] FSM_Control.vhd(42) " "Inferred latch for \"rodadasc\[2\]\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodadasc\[3\] FSM_Control.vhd(42) " "Inferred latch for \"rodadasc\[3\]\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CREDITO_23 FSM_Control.vhd(42) " "Inferred latch for \"CREDITO_23\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HABILITA_PREMIO FSM_Control.vhd(42) " "Inferred latch for \"HABILITA_PREMIO\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET_CONTADOR FSM_Control.vhd(42) " "Inferred latch for \"RESET_CONTADOR\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0 FSM_Control.vhd(42) " "Inferred latch for \"C0\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1 FSM_Control.vhd(42) " "Inferred latch for \"C1\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2 FSM_Control.vhd(42) " "Inferred latch for \"C2\" at FSM_Control.vhd(42)" {  } { { "FSM_Control.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/FSM_Control.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902004082 "|SlotMachine|Controlador:L5|FSM_Control:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:L6 " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:L6\"" {  } { { "SlotMachine.vhd" "L6" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004098 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1448902004770 "|SlotMachine|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1448902004770 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1448902004801 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1448902004801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1448902004941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1448902004941 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50 " "No output dependent on input pin \"clock_50\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|clock_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "SlotMachine.vhd" "" { Text "D:/CCO/PrimeiroSemestre/Circuitos/SlotMachine/SlotMachine.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1448902004973 "|SlotMachine|key[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1448902004973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1448902004973 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1448902004973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1448902004973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1448902005004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 14:46:45 2015 " "Processing ended: Mon Nov 30 14:46:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1448902005004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1448902005004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1448902005004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1448902005004 ""}
