Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/student/Desktop/checker/source_program/test_isim_beh.exe -prj C:/Users/student/Desktop/checker/source_program/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Desktop/checker/source_program/datapath.v" into library work
Analyzing Verilog file "C:/Users/student/Desktop/checker/source_program/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:188 - "C:/Users/student/Desktop/checker/source_program/datapath.v" Line 9: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:189 - "C:/Users/student/Desktop/checker/source_program/datapath.v" Line 41: Size mismatch in connection of port <a1>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module MUX2to1
Compiling module val_or_2val
Compiling module ALU
Compiling module shift_function
Compiling module change_count
Compiling module stat_det
Compiling module datapath
Compiling module controller
Compiling module next
Compiling module booth_radix4
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/student/Desktop/checker/source_program/test_isim_beh.exe
Fuse Memory Usage: 31104 KB
Fuse CPU Usage: 389 ms
