{"VVP Message":"#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp\n:ivl_version \"11.0 (stable)\" \"(d3b0992)\";\n:ivl_delay_selection \"TYPICAL\";\n:vpi_time_precision + 0;\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\system.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_sys.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\vhdl_textio.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\v2005_math.vpi\";\n:vpi_module \"C:\\PROGRA~3\\CHOCOL~1\\lib\\iverilog\\tools\\lib\\ivl\\va_math.vpi\";\nS_0000026528d3cfa0 .scope module, \"traffic_light\" \"traffic_light\" 2 1;\n .timescale 0 0;\n    .port_info 0 /INPUT 1 \"rst_n\";\n    .port_info 1 /INPUT 1 \"clk\";\n    .port_info 2 /INPUT 1 \"pass_request\";\n    .port_info 3 /OUTPUT 8 \"clock\";\n    .port_info 4 /OUTPUT 1 \"red\";\n    .port_info 5 /OUTPUT 1 \"yellow\";\n    .port_info 6 /OUTPUT 1 \"green\";\nP_0000026528d3d130 .param/l \"idle\" 0 2 9, C4<00>;\nP_0000026528d3d168 .param/l \"s1_red\" 0 2 10, C4<01>;\nP_0000026528d3d1a0 .param/l \"s2_yellow\" 0 2 11, C4<10>;\nP_0000026528d3d1d8 .param/l \"s3_green\" 0 2 12, C4<11>;\nL_0000026528d93240 .functor BUFZ 8, v0000026528d33120_0, C4<00000000>, C4<00000000>, C4<00000000>;\no0000026528d93fb8 .functor BUFZ 1, C4<z>; HiZ drive\nv0000026528d33740_0 .net \"clk\", 0 0, o0000026528d93fb8;  0 drivers\nv0000026528d33080_0 .net \"clock\", 7 0, L_0000026528d93240;  1 drivers\nv0000026528d33120_0 .var \"cnt\", 7 0;\nv0000026528d331c0_0 .var \"green\", 0 0;\nv0000026528d33260_0 .var \"p_green\", 0 0;\nv0000026528d33300_0 .var \"p_red\", 0 0;\nv0000026528d333a0_0 .var \"p_yellow\", 0 0;\no0000026528d94108 .functor BUFZ 1, C4<z>; HiZ drive\nv0000026528d33440_0 .net \"pass_request\", 0 0, o0000026528d94108;  0 drivers\nv0000026528d334e0_0 .var \"red\", 0 0;\no0000026528d94168 .functor BUFZ 1, C4<z>; HiZ drive\nv0000026528d83850_0 .net \"rst_n\", 0 0, o0000026528d94168;  0 drivers\nv0000026528d84340_0 .var \"state\", 1 0;\nv0000026528d847a0_0 .var \"yellow\", 0 0;\nE_0000026528d76910/0 .event negedge, v0000026528d83850_0;\nE_0000026528d76910/1 .event posedge, v0000026528d33740_0;\nE_0000026528d76910 .event/or E_0000026528d76910/0, E_0000026528d76910/1;\n    .scope S_0000026528d3cfa0;\nT_0 ;\n    %wait E_0000026528d76910;\n    %load/vec4 v0000026528d83850_0;\n    %nor/r;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_0.0, 8;\n    %pushi/vec4 10, 0, 8;\n    %assign/vec4 v0000026528d33120_0, 0;\n    %pushi/vec4 0, 0, 2;\n    %assign/vec4 v0000026528d84340_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d33300_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d333a0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d33260_0, 0;\n    %jmp T_0.1;\nT_0.0 ;\n    %load/vec4 v0000026528d84340_0;\n    %dup/vec4;\n    %pushi/vec4 0, 0, 2;\n    %cmp/u;\n    %jmp/1 T_0.2, 6;\n    %dup/vec4;\n    %pushi/vec4 1, 0, 2;\n    %cmp/u;\n    %jmp/1 T_0.3, 6;\n    %dup/vec4;\n    %pushi/vec4 2, 0, 2;\n    %cmp/u;\n    %jmp/1 T_0.4, 6;\n    %dup/vec4;\n    %pushi/vec4 3, 0, 2;\n    %cmp/u;\n    %jmp/1 T_0.5, 6;\n    %jmp T_0.6;\nT_0.2 ;\n    %pushi/vec4 1, 0, 2;\n    %assign/vec4 v0000026528d84340_0, 0;\n    %jmp T_0.6;\nT_0.3 ;\n    %load/vec4 v0000026528d33120_0;\n    %pad/u 32;\n    %cmpi/e 3, 0, 32;\n    %jmp/0xz  T_0.7, 4;\n    %pushi/vec4 3, 0, 2;\n    %assign/vec4 v0000026528d84340_0, 0;\nT_0.7 ;\n    %jmp T_0.6;\nT_0.4 ;\n    %load/vec4 v0000026528d33120_0;\n    %pad/u 32;\n    %cmpi/e 3, 0, 32;\n    %jmp/0xz  T_0.9, 4;\n    %pushi/vec4 1, 0, 2;\n    %assign/vec4 v0000026528d84340_0, 0;\nT_0.9 ;\n    %jmp T_0.6;\nT_0.5 ;\n    %load/vec4 v0000026528d33120_0;\n    %pad/u 32;\n    %cmpi/e 3, 0, 32;\n    %jmp/0xz  T_0.11, 4;\n    %pushi/vec4 2, 0, 2;\n    %assign/vec4 v0000026528d84340_0, 0;\nT_0.11 ;\n    %jmp T_0.6;\nT_0.6 ;\n    %pop/vec4 1;\nT_0.1 ;\n    %jmp T_0;\n    .thread T_0;\n    .scope S_0000026528d3cfa0;\nT_1 ;\n    %wait E_0000026528d76910;\n    %load/vec4 v0000026528d83850_0;\n    %nor/r;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_1.0, 8;\n    %pushi/vec4 10, 0, 8;\n    %assign/vec4 v0000026528d33120_0, 0;\n    %jmp T_1.1;\nT_1.0 ;\n    %load/vec4 v0000026528d33440_0;\n    %load/vec4 v0000026528d33260_0;\n    %and;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_1.2, 8;\n    %pushi/vec4 10, 0, 8;\n    %assign/vec4 v0000026528d33120_0, 0;\n    %jmp T_1.3;\nT_1.2 ;\n    %load/vec4 v0000026528d33260_0;\n    %nor/r;\n    %load/vec4 v0000026528d33260_0;\n    %and;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_1.4, 8;\n    %pushi/vec4 60, 0, 8;\n    %assign/vec4 v0000026528d33120_0, 0;\n    %jmp T_1.5;\nT_1.4 ;\n    %load/vec4 v0000026528d333a0_0;\n    %nor/r;\n    %load/vec4 v0000026528d333a0_0;\n    %and;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_1.6, 8;\n    %pushi/vec4 5, 0, 8;\n    %assign/vec4 v0000026528d33120_0, 0;\n    %jmp T_1.7;\nT_1.6 ;\n    %load/vec4 v0000026528d33300_0;\n    %nor/r;\n    %load/vec4 v0000026528d33300_0;\n    %and;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_1.8, 8;\n    %pushi/vec4 10, 0, 8;\n    %assign/vec4 v0000026528d33120_0, 0;\n    %jmp T_1.9;\nT_1.8 ;\n    %load/vec4 v0000026528d33120_0;\n    %pad/u 32;\n    %cmpi/u 0, 0, 32;\n    %flag_or 5, 4; GT is !LE\n    %flag_inv 5;\n    %jmp/0xz  T_1.10, 5;\n    %load/vec4 v0000026528d33120_0;\n    %subi 1, 0, 8;\n    %assign/vec4 v0000026528d33120_0, 0;\nT_1.10 ;\nT_1.9 ;\nT_1.7 ;\nT_1.5 ;\nT_1.3 ;\nT_1.1 ;\n    %jmp T_1;\n    .thread T_1;\n    .scope S_0000026528d3cfa0;\nT_2 ;\n    %wait E_0000026528d76910;\n    %load/vec4 v0000026528d83850_0;\n    %nor/r;\n    %flag_set/vec4 8;\n    %jmp/0xz  T_2.0, 8;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d334e0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d847a0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d331c0_0, 0;\n    %jmp T_2.1;\nT_2.0 ;\n    %load/vec4 v0000026528d84340_0;\n    %dup/vec4;\n    %pushi/vec4 0, 0, 2;\n    %cmp/u;\n    %jmp/1 T_2.2, 6;\n    %dup/vec4;\n    %pushi/vec4 1, 0, 2;\n    %cmp/u;\n    %jmp/1 T_2.3, 6;\n    %dup/vec4;\n    %pushi/vec4 2, 0, 2;\n    %cmp/u;\n    %jmp/1 T_2.4, 6;\n    %dup/vec4;\n    %pushi/vec4 3, 0, 2;\n    %cmp/u;\n    %jmp/1 T_2.5, 6;\n    %jmp T_2.6;\nT_2.2 ;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d334e0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d847a0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d331c0_0, 0;\n    %jmp T_2.6;\nT_2.3 ;\n    %pushi/vec4 1, 0, 1;\n    %assign/vec4 v0000026528d334e0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d847a0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d331c0_0, 0;\n    %jmp T_2.6;\nT_2.4 ;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d334e0_0, 0;\n    %pushi/vec4 1, 0, 1;\n    %assign/vec4 v0000026528d847a0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d331c0_0, 0;\n    %jmp T_2.6;\nT_2.5 ;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d334e0_0, 0;\n    %pushi/vec4 0, 0, 1;\n    %assign/vec4 v0000026528d847a0_0, 0;\n    %pushi/vec4 1, 0, 1;\n    %assign/vec4 v0000026528d331c0_0, 0;\n    %jmp T_2.6;\nT_2.6 ;\n    %pop/vec4 1;\nT_2.1 ;\n    %jmp T_2;\n    .thread T_2;\n# The file index is used to find the file name in the following table.\n:file_names 3;\n    \"N/A\";\n    \"<interactive>\";\n    \"verilog_files/verilog_21h52m58s20240331_217.v\";\n"}
