
---------- Begin Simulation Statistics ----------
final_tick                                49064127500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     66                       # Simulator instruction rate (inst/s)
host_mem_usage                                7985356                       # Number of bytes of host memory used
host_op_rate                                       69                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9594.57                       # Real time elapsed on the host
host_tick_rate                                5098502                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      629922                       # Number of instructions simulated
sim_ops                                        665651                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048918                       # Number of seconds simulated
sim_ticks                                 48917928125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.520593                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   66465                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                72623                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                244                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2387                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             73406                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1460                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2058                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              598                       # Number of indirect misses.
system.cpu.branchPred.lookups                   88734                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5603                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          485                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      552302                       # Number of instructions committed
system.cpu.committedOps                        570463                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.150048                       # CPI: cycles per instruction
system.cpu.discardedOps                          5786                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             338602                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             36970                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           118159                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          691734                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317455                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      180                       # number of quiesce instructions executed
system.cpu.numCycles                          1739778                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       180                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  403282     70.69%     70.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                    536      0.09%     70.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::MemRead                  39536      6.93%     77.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite                127109     22.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   570463                       # Class of committed instruction
system.cpu.quiesceCycles                     76528907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1048044                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          583                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        104681                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               31785                       # Transaction distribution
system.membus.trans_dist::ReadResp              34176                       # Transaction distribution
system.membus.trans_dist::WriteReq              20283                       # Transaction distribution
system.membus.trans_dist::WriteResp             20283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           73                       # Transaction distribution
system.membus.trans_dist::WriteClean              203                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2146                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            55                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        50007                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         50007                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       100014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       100014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       149504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       149504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        22656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        30682                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3379614                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            154541                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003850                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.061930                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  153946     99.61%     99.61% # Request fanout histogram
system.membus.snoop_fanout::1                     595      0.39%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              154541                       # Request fanout histogram
system.membus.reqLayer6.occupancy           254551279                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             4182375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6481484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              806625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2851070                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          195977450                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           12110500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       164352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       164352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       192276                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       192276                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         3282                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       123120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       307200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       713256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         4746                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11363406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          957931125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.0                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          906                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy    879334186                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    687636000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       159744                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4019140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3014355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4019140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11052635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4019140                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3014355                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7033495                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4019140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7033495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7033495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18086130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3014355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7033495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10047850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3014355                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1036430                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4050785                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3014355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10047850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1036430                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14098635                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        31575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        31575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        18432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        18432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]          120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        92160                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       100014                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]         3000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2949120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        53358                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        53358    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        53358                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    136473250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    176268000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     98435520                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24178800                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1972067168                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40191400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2012258568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40191400                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40252727                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80444127                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2012258568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40252727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40191400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2092702695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      6684672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      5898240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1069056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       491520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       614400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36172260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     80382799                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     20095700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    136650759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     40191400                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     80382799                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    120574199                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36172260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    120574199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    100478499                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    257224958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       149568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       151168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       149568                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       149568                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2337                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2362                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3057529                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        32708                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3090237                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3057529                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3057529                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3057529                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        32708                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3090237                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2024772                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1197312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18708                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     40191400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1036430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            102048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41391205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         361095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     20095700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4019140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24475934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         361095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma        61327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     60287099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4019140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1036430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           102048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65867140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     45770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465058750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          457                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          457                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76127                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19098                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31653                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18708                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    311                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1181                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1012300710                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  156710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1835028210                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32298.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58548.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29181                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17350                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31650                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    909.250781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   808.051412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.490164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          120      3.41%      3.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          122      3.46%      6.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           81      2.30%      9.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      1.73%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      2.24%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      1.59%     14.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      2.36%     17.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           85      2.41%     19.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2834     80.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.579869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    356.992725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            438     95.84%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.66%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            2      0.44%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2016-2047           14      3.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           457                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      40.938731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     29.670194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     88.073662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            398     87.09%     87.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            29      6.35%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      2.63%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      1.97%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      1.09%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.22%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            3      0.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           457                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2005888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1197376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2024772                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1197312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        41.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48917731250                       # Total gap between requests
system.mem_ctrls.avgGap                     971341.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1946240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18816                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       981952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61327.208959751908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 39785822.388609185815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1036429.831419807277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 100740.161917885795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 384644.254595563980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 20073458.497482102364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4019139.966386300977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3379625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1779632815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     48040090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      3975680                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37643592250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 786206046500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 162887334750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56327.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57930.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60427.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50970.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 136389826.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  51185289.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  53023220.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45506780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2646210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    767275500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 360                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     265725806.250000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    573853071.597676                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          180    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1224625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1233482375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  47830645125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       251799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           251799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       251799                       # number of overall hits
system.cpu.icache.overall_hits::total          251799                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2337                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2337                       # number of overall misses
system.cpu.icache.overall_misses::total          2337                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    102182500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102182500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    102182500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102182500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       254136                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       254136                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       254136                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       254136                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009196                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009196                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009196                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009196                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43723.791185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43723.791185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43723.791185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43723.791185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98532000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98532000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009196                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009196                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009196                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009196                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42161.745828                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42161.745828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42161.745828                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42161.745828                       # average overall mshr miss latency
system.cpu.icache.replacements                   2135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       251799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          251799                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2337                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    102182500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102182500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       254136                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       254136                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009196                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009196                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43723.791185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43723.791185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009196                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009196                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42161.745828                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42161.745828                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           341.773946                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               69420                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.515222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.773946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.667527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            510608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           510608                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        64832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            64832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        64832                       # number of overall hits
system.cpu.dcache.overall_hits::total           64832                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          135                       # number of overall misses
system.cpu.dcache.overall_misses::total           135                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10088000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10088000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10088000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10088000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        64967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        64967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        64967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        64967                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002078                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002078                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002078                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74725.925926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74725.925926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74725.925926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74725.925926                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           73                       # number of writebacks
system.cpu.dcache.writebacks::total                73                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           32                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2061                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2061                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7588625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7588625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7588625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7588625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      4545875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      4545875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001585                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001585                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001585                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001585                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73675.970874                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73675.970874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73675.970874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73675.970874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.664726                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.664726                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     84                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        39756                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           39756                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           57                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            57                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3614250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3614250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        39813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        39813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63407.894737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63407.894737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           55                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3421250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3421250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      4545875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      4545875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62204.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62204.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21647.023810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21647.023810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           78                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6473750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6473750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82996.794872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82996.794872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4167375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4167375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86820.312500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86820.312500                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        50007                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        50007                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    525348125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    525348125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10505.491731                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10505.491731                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         2562                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         2562                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        47445                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        47445                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    501700404                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    501700404                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10574.357762                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10574.357762                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           332.065518                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25520                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             88.919861                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   332.065518                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.648565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.648565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            660027                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           660027                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  49064127500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                49064338125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     66                       # Simulator instruction rate (inst/s)
host_mem_usage                                7985356                       # Number of bytes of host memory used
host_op_rate                                       69                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9594.67                       # Real time elapsed on the host
host_tick_rate                                5098471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      629931                       # Number of instructions simulated
sim_ops                                        665666                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048918                       # Number of seconds simulated
sim_ticks                                 48918138750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.518306                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   66467                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                72627                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                245                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             73406                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1460                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2058                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              598                       # Number of indirect misses.
system.cpu.branchPred.lookups                   88741                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5606                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          485                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      552311                       # Number of instructions committed
system.cpu.committedOps                        570478                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.150607                       # CPI: cycles per instruction
system.cpu.discardedOps                          5793                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             338621                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             36970                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           118162                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          692013                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317399                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      180                       # number of quiesce instructions executed
system.cpu.numCycles                          1740115                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       180                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  403290     70.69%     70.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                    536      0.09%     70.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.79% # Class of committed instruction
system.cpu.op_class_0::MemRead                  39542      6.93%     77.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite                127109     22.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   570478                       # Class of committed instruction
system.cpu.quiesceCycles                     76528907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1048102                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          583                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        104688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               31785                       # Transaction distribution
system.membus.trans_dist::ReadResp              34180                       # Transaction distribution
system.membus.trans_dist::WriteReq              20283                       # Transaction distribution
system.membus.trans_dist::WriteResp             20283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           74                       # Transaction distribution
system.membus.trans_dist::WriteClean              203                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2149                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            56                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        50007                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         50007                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         6816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         3282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       100014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       100014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       149696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       149696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         1680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        22784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        30810                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3379934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            154544                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003850                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.061929                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  153949     99.61%     99.61% # Request fanout histogram
system.membus.snoop_fanout::1                     595      0.39%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              154544                       # Request fanout histogram
system.membus.reqLayer6.occupancy           254557779                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             4182375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             6488609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              806625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2856820                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          195977450                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           12125500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       164352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       164352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       192276                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       192276                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         3282                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       123120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       246000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       307200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       430080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3174                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       713256                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         4746                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1969080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      3935160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4915200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      6881280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     11363406                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          957931125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.0                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          906                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         8000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy    879334186                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    687636000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       159744                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4019123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3014342                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4019123                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11052587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4019123                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3014342                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7033465                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4019123                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7033465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7033465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18086052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        50700                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       198156                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1587                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149043                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3014342                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7033465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10047807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3014342                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1036425                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4050767                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3014342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10047807                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1036425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14098574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        31575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        31575                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        18432                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        18432                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]          120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        92160                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1590                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       100014                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]         3000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2949120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        50700                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3199428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        53358                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        53358    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        53358                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    136473250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    176268000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     98435520                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24178800                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1972058677                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40191227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2012249904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40191227                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40252554                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80443780                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2012249904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40252554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40191227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2092693684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      6684672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      5898240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1069056                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       491520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       614400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36172104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     80382453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     20095613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    136650170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     40191227                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     80382453                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    120573680                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36172104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    120573680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    100478067                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    257223850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       149696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       151296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       149696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       149696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2339                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2364                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3060133                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        32708                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3092840                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3060133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3060133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3060133                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        32708                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3092840                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        50700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2024836                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1197376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          277                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18709                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     40191227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1036425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            103356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41392335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         362401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     20095613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4019123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24477137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         362401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma        61327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     60286840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4019123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1036425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           103356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65869473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     45770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006465058750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          457                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          457                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               76130                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19098                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31654                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18709                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18709                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    311                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1181                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1012300710                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  156715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1835054460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32297.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58547.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29182                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17350                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18709                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    909.250781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   808.051412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.490164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          120      3.41%      3.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          122      3.46%      6.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           81      2.30%      9.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      1.73%     10.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      2.24%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      1.59%     14.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           83      2.36%     17.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           85      2.41%     19.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2834     80.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.579869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    356.992725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            438     95.84%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.66%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            2      0.44%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2016-2047           14      3.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           457                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      40.938731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     29.670194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     88.073662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            398     87.09%     87.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            29      6.35%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      2.63%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      1.97%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      1.09%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.22%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            3      0.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           457                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2005952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1197376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2024836                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1197376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        41.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48918106250                       # Total gap between requests
system.mem_ctrls.avgGap                     971310.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1946240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        50700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18816                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       981952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61326.944905482531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 39785651.084282107651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1036425.368902654736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 102048.036322722925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 384642.598447186407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 20073372.067942794412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4019122.661325702909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          795                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           79                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          277                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      3379625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1779632815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     48040090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4001930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37643592250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 786206046500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 162887334750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56327.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     57930.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60427.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50657.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 135897444.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  51185289.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  53023220.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45506780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2646210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    767486125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 360                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     265725806.250000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    573853071.597676                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          180    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1224625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             180                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1233693000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  47830645125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       251810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           251810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       251810                       # number of overall hits
system.cpu.icache.overall_hits::total          251810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2339                       # number of overall misses
system.cpu.icache.overall_misses::total          2339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    102313125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102313125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    102313125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102313125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       254149                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       254149                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       254149                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       254149                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009203                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009203                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009203                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009203                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43742.250962                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43742.250962                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43742.250962                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43742.250962                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2339                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98657625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98657625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98657625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98657625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009203                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009203                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009203                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009203                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42179.403591                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42179.403591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42179.403591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42179.403591                       # average overall mshr miss latency
system.cpu.icache.replacements                   2138                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       251810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          251810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    102313125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102313125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       254149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       254149                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43742.250962                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43742.250962                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98657625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98657625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42179.403591                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42179.403591                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           341.773965                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              307971                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2484                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            123.981884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.773965                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.667527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            510637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           510637                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        64837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            64837                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        64837                       # number of overall hits
system.cpu.dcache.overall_hits::total           64837                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          136                       # number of overall misses
system.cpu.dcache.overall_misses::total           136                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10148000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10148000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10148000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10148000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        64973                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        64973                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        64973                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        64973                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002093                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002093                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74617.647059                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74617.647059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74617.647059                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74617.647059                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           74                       # number of writebacks
system.cpu.dcache.writebacks::total                74                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           32                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2061                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2061                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7647000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7647000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      4545875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      4545875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001601                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001601                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001601                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001601                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73528.846154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73528.846154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73528.846154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73528.846154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.664726                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.664726                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     85                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        39761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           39761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           58                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            58                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3674250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3674250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        39819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        39819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63349.137931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63349.137931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           56                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          210                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3479625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3479625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      4545875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      4545875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62136.160714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62136.160714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21647.023810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21647.023810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           78                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6473750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6473750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82996.794872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82996.794872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4167375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4167375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86820.312500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86820.312500                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        50007                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        50007                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    525348125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    525348125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10505.491731                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10505.491731                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         2562                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         2562                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        47445                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        47445                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    501700404                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    501700404                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10574.357762                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10574.357762                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           332.065501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               73257                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               616                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            118.923701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   332.065501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.648565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.648565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            660052                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           660052                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  49064338125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
