;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB #-18, @-10
	ADD 211, 60
	SPL 12, #0
	SPL 12, #0
	SPL 1, @-0
	SPL -127, 100
	MOV @-127, @100
	MOV @-127, @100
	SUB 211, 60
	SUB #12, @0
	SUB -277, <-126
	SUB #72, @300
	SUB -277, <-126
	SUB -277, <-126
	JMN <921, 103
	ADD 1, <-0
	SUB <-127, 100
	SPL -127, 100
	SUB 211, 60
	ADD -1, <-20
	ADD 1, <-0
	SUB -277, <-126
	SUB @1, @2
	CMP <-127, 100
	ADD 1, <-0
	CMP <-127, 100
	ADD 1, <-0
	DJN @270, 0
	ADD 1, <-0
	SUB #12, @0
	SUB 0, @13
	SUB 0, @13
	MOV -11, <-20
	SUB #12, @0
	ADD 211, 60
	DJN @270, 0
	SUB #12, @0
	SPL 0, <402
	ADD 270, 60
	DJN -1, @-20
	ADD 30, 9
	ADD 30, 9
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
