DCMD_BURST8	,	V_93
wait_ssp_rx_stall	,	F_8
DCSR	,	F_12
pxa2xx_spi_next_transfer	,	F_26
DCMD_INCTRGADDR	,	V_66
"%s\n"	,	L_1
tx_dma	,	V_15
is_dma_mapped	,	V_13
bytes_per_word	,	V_87
channel	,	V_28
"dma_handler: dma rx channel stop failed\n"	,	L_2
pxa2xx_spi_flush	,	F_19
DCSR_BUSERR	,	V_48
drcmr_rx	,	V_75
pxa2xx_spi_chip	,	V_84
dma_width	,	V_59
SSCR1_RxTresh	,	F_41
"dma_handler: bad bus address on rx channel"	,	L_5
ssp	,	V_71
len	,	V_1
dev	,	V_9
write_SSSR	,	F_29
DTADR	,	F_32
state	,	V_38
SSCR1_RFT	,	V_96
spi_message	,	V_5
DMA_TO_DEVICE	,	V_21
pxa2xx_spi_dma_transfer_complete	,	F_24
DMA_FROM_DEVICE	,	V_22
cur_msg	,	V_7
DCSR_ENDINTR	,	V_49
write_SSCR1	,	F_15
write_SSCR0	,	F_20
DCMD_INCSRCADDR	,	V_68
ssp_type	,	V_50
chip_info	,	V_85
ssdr_physical	,	V_64
rx_dma	,	V_14
dma_unmap_single	,	F_6
IRQ_HANDLED	,	V_54
DCMD_WIDTH4	,	V_63
rx_end	,	V_44
DCMD_WIDTH2	,	V_62
DCMD_WIDTH1	,	V_61
req_burst_size	,	V_90
write_SSSR_CS	,	F_14
tx_map_len	,	V_20
PXA25x_SSP	,	V_51
loops_per_jiffy	,	V_26
"dma_handler: ssp rx stall failed\n"	,	L_6
device	,	V_8
write_SSTO	,	F_18
DRCMR	,	F_37
RESET_DMA_CHANNEL	,	V_32
ENODEV	,	V_73
actual_length	,	V_43
null_dma_buf	,	V_18
IRQ_NONE	,	V_57
DSADR	,	F_31
rx	,	V_16
burst_bytes	,	V_88
controller_data	,	V_86
DCMD	,	F_25
drcmr_tx	,	V_77
pump_transfers	,	V_40
pxa2xx_spi_dma_start	,	F_33
pxa2xx_spi_set_dma_burst_and_threshold	,	F_40
thresh_words	,	V_89
SSSR_BSY	,	V_27
bits_per_word	,	V_81
read_SSSR	,	F_9
chip_data	,	V_78
SSSR_TINT	,	V_55
pxa2xx_spi_dma_setup	,	F_34
ioaddr	,	V_24
chip	,	V_79
u8	,	T_5
DCSR_STOPSTATE	,	V_29
pxa2xx_spi_dma_transfer	,	F_28
rx_channel	,	V_31
pxa2xx_spi_dma_release	,	F_38
spi_device	,	V_80
pxa2xx_spi_dma_error_stop	,	F_13
pxa2xx_spi_dma_prepare	,	F_30
dma_burst_size	,	V_92
"pxa2xx_spi_ssp_rx"	,	L_8
DRCMR_MAPVLD	,	V_76
pxa_request_dma	,	F_35
dma_mapped	,	V_23
ERROR_STATE	,	V_39
ssp_device	,	V_70
msg	,	V_6
DCMD_LENGTH	,	V_41
mask_sr	,	V_52
"problem (%d) requesting tx channel\n"	,	L_11
tx	,	V_17
wait_dma_channel_stop	,	F_11
data	,	V_45
rx_map_len	,	V_19
DCMD_BURST32	,	V_95
__iomem	,	T_2
dma_burst	,	V_58
threshold	,	V_83
size_t	,	T_1
clear_sr	,	V_34
pxa2xx_spi_map_dma_buffers	,	F_2
pdev	,	V_37
read_SSCR0	,	F_21
irq_status	,	V_46
read_SSCR1	,	F_16
reg	,	V_30
u32	,	T_3
limit	,	V_25
SSCR1_TFT	,	V_97
"problem (%d) requesting rx channel\n"	,	L_9
pxa2xx_spi_dma_is_possible	,	F_1
drv_data	,	V_4
tasklet_schedule	,	F_23
read	,	V_42
"dma_handler: bad bus address on tx channel"	,	L_4
dma_cr1	,	V_35
DCSR_RUN	,	V_56
spi	,	V_10
retval	,	V_91
pxa25x_ssp_comp	,	F_17
pxa_free_dma	,	F_36
DCMD_FLOWTRG	,	V_67
SSCR1_TxTresh	,	F_42
tx_channel	,	V_33
MAX_DMA_LEN	,	V_2
dma_map_single	,	F_4
driver_data	,	V_3
DCMD_BURST16	,	V_94
SSSR_ROR	,	V_53
dev_err	,	F_22
cur_chip	,	V_11
dma_mapping_error	,	F_5
SSCR0_SSE	,	V_36
DMA_PRIO_HIGH	,	V_72
DCMD_ENDIRQEN	,	V_69
"dma_transfer: fifo overrun"	,	L_7
pxa2xx_spi_dma_resume	,	F_39
burst_code	,	V_82
enable_dma	,	V_12
pxa2xx_spi_unmap_dma_buffers	,	F_7
irqreturn_t	,	T_4
DCMD_FLOWSRC	,	V_65
DMA_PRIO_MEDIUM	,	V_74
pxa2xx_spi_dma_handler	,	F_27
DMA_INT_MASK	,	V_47
"dma_transfer: ssp rx stall failed\n"	,	L_3
"pxa2xx_spi_ssp_tx"	,	L_10
n_bytes	,	V_60
IS_DMA_ALIGNED	,	F_3
cpu_relax	,	F_10
