// Seed: 260468346
module module_0 (
    input  tri0  id_0,
    output logic id_1
);
  assign id_1 = id_0;
  always id_1 <= #id_0 id_0;
  wire \id_3 = \id_3 ;
  assign module_1.id_7 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output wor id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    output uwire id_8,
    output wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12
    , id_21,
    input wor id_13,
    output logic id_14,
    input wand id_15,
    input tri1 id_16,
    input wand id_17,
    input tri0 id_18,
    input wand id_19
);
  generate
    for (id_22 = id_11; 1'b0; id_14 = id_15) begin : LABEL_0
      assign id_14 = id_18;
    end
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_14
  );
  assign id_2 = -1;
endmodule
