// Seed: 2068561067
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_3;
endmodule
macromodule module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wor  id_2
);
  id_4(
      .id_0(id_0 && 1 && 1),
      .id_1(id_2),
      .id_2(id_0),
      .id_3(1 ? id_0 : 1),
      .id_4(~(id_1)),
      .id_5(id_0),
      .id_6(1'b0),
      .id_7(id_0),
      .id_8(1),
      .id_9(1),
      .id_10(1)
  );
  wire id_5;
  module_0(
      id_5, id_5
  );
endmodule
