#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e0ba29fe90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e0ba2a0e00 .scope module, "DataMemory_tb" "DataMemory_tb" 3 3;
 .timescale -9 -12;
P_000001e0ba2998d0 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
v000001e0ba2a3800_0 .var "Address", 31 0;
v000001e0ba2a38a0_0 .var "DMCtrl", 2 0;
v000001e0ba2a3080_0 .var "DMWr", 0 0;
v000001e0ba2a3a80_0 .net "DataRd", 31 0, v000001e0ba2a3300_0;  1 drivers
v000001e0ba2a3bc0_0 .var "DataWr", 31 0;
v000001e0ba2a2e00_0 .var "clk", 0 0;
v000001e0ba2a2ea0_0 .var/i "errors", 31 0;
v000001e0ba2a2f40_0 .var/i "tests", 31 0;
S_000001e0ba24d450 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 137, 3 137 0, S_000001e0ba2a0e00;
 .timescale -9 -12;
v000001e0ba2a36c0_0 .var/2s "i", 31 0;
E_000001e0ba299490 .event posedge, v000001e0ba2a3c60_0;
S_000001e0ba24d5e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 161, 3 161 0, S_000001e0ba2a0e00;
 .timescale -9 -12;
v000001e0ba2a3940_0 .var/2s "i", 31 0;
S_000001e0ba245830 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 286, 3 286 0, S_000001e0ba2a0e00;
 .timescale -9 -12;
v000001e0ba2a3b20_0 .var/2s "i", 31 0;
S_000001e0ba2459c0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 297, 3 297 0, S_000001e0ba2a0e00;
 .timescale -9 -12;
v000001e0ba2a3260_0 .var/2s "i", 31 0;
S_000001e0ba222d40 .scope task, "check_result" "check_result" 3 39, 3 39 0, S_000001e0ba2a0e00;
 .timescale -9 -12;
v000001e0ba2a39e0_0 .var "actual", 31 0;
v000001e0ba2a31c0_0 .var "expected", 31 0;
v000001e0ba2a3760_0 .var/str "test_name";
TD_DataMemory_tb.check_result ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e0ba2a2f40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001e0ba2a2f40_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v000001e0ba2a39e0_0;
    %load/vec4 v000001e0ba2a31c0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 47 "$display", "PASS: %s", v000001e0ba2a3760_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 49 "$display", "ERROR: %s", v000001e0ba2a3760_0 {0 0 0};
    %vpi_call/w 3 50 "$display", "   Expected: 0x%h, Got: 0x%h", v000001e0ba2a31c0_0, v000001e0ba2a39e0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e0ba2a2ea0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001e0ba2a2ea0_0, 0, 32;
T_0.1 ;
    %end;
S_000001e0ba222ed0 .scope module, "dut" "DataMemory" 3 23, 4 1 0, S_000001e0ba2a0e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 32 "DataWr";
    .port_info 3 /INPUT 1 "DMWr";
    .port_info 4 /INPUT 3 "DMCtrl";
    .port_info 5 /OUTPUT 32 "DataRd";
P_000001e0ba299e10 .param/l "ADDR_WIDTH" 0 4 2, +C4<00000000000000000000000000001010>;
L_000001e0ba248630 .functor BUFZ 32, L_000001e0ba2fb2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e0ba2a34e0_0 .net "Address", 31 0, v000001e0ba2a3800_0;  1 drivers
v000001e0ba2a33a0_0 .net "DMCtrl", 2 0, v000001e0ba2a38a0_0;  1 drivers
v000001e0ba2a2fe0_0 .net "DMWr", 0 0, v000001e0ba2a3080_0;  1 drivers
v000001e0ba2a3300_0 .var "DataRd", 31 0;
v000001e0ba2a2d60_0 .net "DataWr", 31 0, v000001e0ba2a3bc0_0;  1 drivers
v000001e0ba2a3440_0 .net *"_ivl_0", 31 0, L_000001e0ba2fb2e0;  1 drivers
v000001e0ba2a3120_0 .net *"_ivl_3", 29 0, L_000001e0ba2faa20;  1 drivers
v000001e0ba2a3c60_0 .net "clk", 0 0, v000001e0ba2a2e00_0;  1 drivers
v000001e0ba2a3580 .array "mem", 1023 0, 31 0;
v000001e0ba2a3620_0 .net "read_word", 31 0, L_000001e0ba248630;  1 drivers
E_000001e0ba299e90/0 .event anyedge, v000001e0ba2a33a0_0, v000001e0ba2a34e0_0, v000001e0ba2a3620_0, v000001e0ba2a3620_0;
E_000001e0ba299e90/1 .event anyedge, v000001e0ba2a3620_0, v000001e0ba2a3620_0, v000001e0ba2a3620_0, v000001e0ba2a3620_0;
E_000001e0ba299e90/2 .event anyedge, v000001e0ba2a3620_0, v000001e0ba2a3620_0, v000001e0ba2a34e0_0, v000001e0ba2a3620_0;
E_000001e0ba299e90/3 .event anyedge, v000001e0ba2a3620_0, v000001e0ba2a3620_0;
E_000001e0ba299e90 .event/or E_000001e0ba299e90/0, E_000001e0ba299e90/1, E_000001e0ba299e90/2, E_000001e0ba299e90/3;
L_000001e0ba2fb2e0 .array/port v000001e0ba2a3580, L_000001e0ba2faa20;
L_000001e0ba2faa20 .part v000001e0ba2a3800_0, 2, 30;
    .scope S_000001e0ba222ed0;
T_1 ;
    %wait E_000001e0ba299490;
    %load/vec4 v000001e0ba2a2fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001e0ba2a33a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v000001e0ba2a2d60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e0ba2a3580, 0, 4;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v000001e0ba2a2d60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e0ba2a3580, 4, 5;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v000001e0ba2a2d60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e0ba2a3580, 4, 5;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v000001e0ba2a2d60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e0ba2a3580, 4, 5;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v000001e0ba2a2d60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e0ba2a3580, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000001e0ba2a2d60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e0ba2a3580, 4, 5;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001e0ba2a2d60_0;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e0ba2a3580, 0, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e0ba222ed0;
T_2 ;
Ewait_0 .event/or E_000001e0ba299e90, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001e0ba2a33a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %jmp T_2.19;
T_2.17 ;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001e0ba2a34e0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e0ba2a3620_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001e0ba2a3620_0;
    %store/vec4 v000001e0ba2a3300_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e0ba2a0e00;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a2f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a2ea0_0, 0, 32;
    %end;
    .thread T_3, $init;
    .scope S_000001e0ba2a0e00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a2e00_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e0ba2a2e00_0;
    %inv;
    %store/vec4 v000001e0ba2a2e00_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001e0ba2a0e00;
T_5 ;
    %vpi_call/w 3 57 "$dumpfile", "sim/DataMemory_tb.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e0ba2a0e00 {0 0 0};
    %vpi_call/w 3 60 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 61 "$display", "  DataMemory Testbench - RISC-V" {0 0 0};
    %vpi_call/w 3 62 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %vpi_call/w 3 74 "$display", "--- STORE WORD (SW) ---\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "SW: Write and read 0xDEADBEEF";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %vpi_call/w 3 93 "$display", "\012--- STORE HALFWORD (SH) ---\012" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 51966, 0, 32;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "SH offset 0: LH sign-extend 0xCAFE";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 4294953726, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "SH offset 0: LHU zero-extend 0xCAFE";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 51966, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "SH offset 2: LHU 0x1234";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %vpi_call/w 3 134 "$display", "\012--- STORE BYTE (SB) ---\012" {0 0 0};
    %fork t_1, S_000001e0ba24d450;
    %jmp t_0;
    .scope S_000001e0ba24d450;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a36c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e0ba2a36c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v000001e0ba2a36c0_0;
    %add;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v000001e0ba2a36c0_0;
    %add;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e0ba2a36c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001e0ba2a36c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_000001e0ba2a0e00;
t_0 %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "SB: Four bytes form 0xA3A2A1A0";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 2745344416, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %vpi_call/w 3 158 "$display", "\012--- LOAD BYTE (LB/LBU) ---\012" {0 0 0};
    %fork t_3, S_000001e0ba24d5e0;
    %jmp t_2;
    .scope S_000001e0ba24d5e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a3940_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001e0ba2a3940_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v000001e0ba2a3940_0;
    %add;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v000001e0ba2a3940_0;
    %add;
    %vpi_func/s 3 168 "$sformatf", "LBU offset %0d: 0x%h", v000001e0ba2a3940_0, S<0,vec4,u32> {1 0 0};
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v000001e0ba2a3940_0;
    %add;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/vec4 4294967200, 0, 32;
    %load/vec4 v000001e0ba2a3940_0;
    %add;
    %vpi_func/s 3 174 "$sformatf", "LB offset %0d: 0x%h", v000001e0ba2a3940_0, S<0,vec4,u32> {1 0 0};
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 4294967200, 0, 32;
    %load/vec4 v000001e0ba2a3940_0;
    %add;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e0ba2a3940_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001e0ba2a3940_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_000001e0ba2a0e00;
t_2 %join;
    %vpi_call/w 3 182 "$display", "\012--- LOAD BYTE SIGN EXTENSION ---\012" {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "LB: Sign-extend 0xFF to 0xFFFFFFFF";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "LBU: Zero-extend 0xFF to 0x000000FF";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "LB: Sign-extend 0x7F to 0x0000007F";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %vpi_call/w 3 223 "$display", "\012--- LOAD HALFWORD SIGN EXTENSION ---\012" {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "LH: Sign-extend 0x8000 to 0xFFFF8000";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 4294934528, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "LHU: Zero-extend 0x8000 to 0x00008000";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 32767, 0, 32;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "LH: Sign-extend 0x7FFF to 0x00007FFF";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 32767, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %vpi_call/w 3 264 "$display", "\012--- WRITE-READ SEQUENCE ---\012" {0 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "SW followed by LW: 0x12345678";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %vpi_call/w 3 283 "$display", "\012--- MULTIPLE ADDRESSES ---\012" {0 0 0};
    %fork t_5, S_000001e0ba245830;
    %jmp t_4;
    .scope S_000001e0ba245830;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a3b20_0, 0, 32;
T_5.4 ;
    %load/vec4 v000001e0ba2a3b20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v000001e0ba2a3b20_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 286326784, 0, 32;
    %load/vec4 v000001e0ba2a3b20_0;
    %muli 4369, 0, 32;
    %add;
    %store/vec4 v000001e0ba2a3bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e0ba2a3b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001e0ba2a3b20_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %end;
    .scope S_000001e0ba2a0e00;
t_4 %join;
    %fork t_7, S_000001e0ba2459c0;
    %jmp t_6;
    .scope S_000001e0ba2459c0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a3260_0, 0, 32;
T_5.6 ;
    %load/vec4 v000001e0ba2a3260_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 48, 0, 32;
    %load/vec4 v000001e0ba2a3260_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %vpi_func/s 3 302 "$sformatf", "Read address 0x%h", v000001e0ba2a3800_0 {0 0 0};
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 286326784, 0, 32;
    %load/vec4 v000001e0ba2a3260_0;
    %muli 4369, 0, 32;
    %add;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e0ba2a3260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001e0ba2a3260_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %end;
    .scope S_000001e0ba2a0e00;
t_6 %join;
    %vpi_call/w 3 310 "$display", "\012--- INVALID DMCTRL ---\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a3800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e0ba2a3080_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "Invalid DMCtrl returns 0x00000000";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e0ba2a38a0_0, 0, 3;
    %delay 1000, 0;
    %pushi/str "Invalid DMCtrl 0b011 returns 0x00000000";
    %store/str v000001e0ba2a3760_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e0ba2a31c0_0, 0, 32;
    %load/vec4 v000001e0ba2a3a80_0;
    %store/vec4 v000001e0ba2a39e0_0, 0, 32;
    %fork TD_DataMemory_tb.check_result, S_000001e0ba222d40;
    %join;
    %wait E_000001e0ba299490;
    %delay 1000, 0;
    %vpi_call/w 3 329 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 330 "$display", "  TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 331 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 332 "$display", "Total tests: %0d", v000001e0ba2a2f40_0 {0 0 0};
    %load/vec4 v000001e0ba2a2f40_0;
    %load/vec4 v000001e0ba2a2ea0_0;
    %sub;
    %vpi_call/w 3 333 "$display", "Passed:      %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 334 "$display", "Failed:      %0d", v000001e0ba2a2ea0_0 {0 0 0};
    %load/vec4 v000001e0ba2a2ea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %vpi_call/w 3 337 "$display", "\012ALL TESTS PASSED" {0 0 0};
    %jmp T_5.9;
T_5.8 ;
    %vpi_call/w 3 339 "$display", "\012SOME TESTS FAILED" {0 0 0};
T_5.9 ;
    %vpi_call/w 3 341 "$display", "========================================\012" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 344 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/DataMemory_tb.sv";
    "src/DataMemory.sv";
