{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612905605210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612905605211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 13:20:05 2021 " "Processing started: Tue Feb 09 13:20:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612905605211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612905605211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject --generate_symbol=C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/REGISTER_ARRAY/REGISTER_ARRAY.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject --generate_symbol=C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/REGISTER_ARRAY/REGISTER_ARRAY.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612905605211 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "src/JUMP/SHIFT/SHIFT.qip " "Tcl Script File src/JUMP/SHIFT/SHIFT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE src/JUMP/SHIFT/SHIFT.qip " "set_global_assignment -name QIP_FILE src/JUMP/SHIFT/SHIFT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1612905605701 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1612905605701 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "register_num_length register_array.v(5) " "Verilog HDL or VHDL information at register_array.v(5): object \"register_num_length\" declared but not used" {  } { { "src/register_array/register_array.v" "" { Text "C:/Users/Mahdi/Documents/GitHub/ComputerArchitectureProject-CPU/src/register_array/register_array.v" 5 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Quartus II" 0 -1 1612905606071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612905606084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 13:20:06 2021 " "Processing ended: Tue Feb 09 13:20:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612905606084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612905606084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612905606084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612905606084 ""}
