Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Oct 28 21:05:08 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board


/usr/bin/bash: line 0: igncr: invalid option name


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 150 mA.

write cmdbuffer failed 20000015.
Loopback test failed. Sent character = 00, Received character = 00.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.





Done!

At Local date and time: Tue Oct 28 21:05:56 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

make: Nothing to be done for `init_bram'.


/usr/bin/bash: line 0: igncr: invalid option name




Done!

At Local date and time: Tue Oct 28 21:06:22 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


/usr/bin/bash: line 0: igncr: invalid option name


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 21:16:27 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72916	  10324	71303500	71386740	4414674	TestApp_Peripheral/executable.elf







Done!

At Local date and time: Tue Oct 28 21:17:48 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72928	  10324	71303504	71386756	4414684	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 21:24:36 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


/usr/bin/bash: line 0: igncr: invalid option name



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 



Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...


IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 14.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 292 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...



Total run time: 121.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.


Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.


Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 6174
#      GND                         : 20
#      INV                         : 54
#      LUT1                        : 164
#      LUT2                        : 553
#      LUT2_D                      : 9
#      LUT2_L                      : 53
#      LUT3                        : 1664
#      LUT3_D                      : 72
#      LUT3_L                      : 25
#      LUT4                        : 1956
#      LUT4_D                      : 64
#      LUT4_L                      : 136
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 535
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 17
#      XORCY                       : 256
# FlipFlops/Latches                : 4178
#      FD                          : 340
#      FDC                         : 70
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1388
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 334
#      FDRE                        : 1452
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 164
#      FDSE                        : 49
#      LDE                         : 32
# RAMS                             : 253
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 13
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3766  out of  13696    27%  
 Number of Slice Flip Flops:          3862  out of  27392    14%  
 Number of 4 input LUTs:              5796  out of  27392    21%  
    Number used as logic:             4750
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       29  out of    136    21%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4188  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_31)                                                                                                         | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.



Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(debug_module/debug_module/MDM_Core_I1/mdm_CS_3)                                                                                                                | 159   |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 45    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |


ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                       | 4     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 449202 / 11774
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO85 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map27)
     LUT4:I3->O            1   0.275   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO101 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT2:I1->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.498ns (4.976ns logic, 2.522ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)


    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW01 (N4027)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW0_f5 (N3935)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map11)
     LUT2:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 79.11 / 79.25 s | Elapsed : 79.00 / 79.00 s
 
--> 

Total memory usage is 234752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   25 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_ran

k2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Total Number Slice Registers:     3,507 out of  27,392   12%
    Number used as Flip Flops:                 3,475
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,347 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,789 out of  13,696   27%
  Number of Slices containing only related logic:   3,789 out of   3,789  100%
  Number of Slices containing unrelated logic:          0 out of   3,789    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,517 out of  27,392   20%
  Number used as logic:             4,347
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                29 out of     136   21%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,091,750
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  262 MB
Total REAL time to MAP completion:  52 secs 
Total CPU time to MAP completion:   33 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        29 out of 136    21%
   Number of SLICEs                       3789 out of 13696  27%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 28 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99a33e) REAL time: 44 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 44 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 44 secs 

Phase 4.2


......
......

.....
Phase 4.2 (Checksum:991007) REAL time: 53 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 53 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 53 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 54 secs 

Phase 8.8


...................

....................

............................

.............


........

.............


............

..................

....................

.......................

...................

........

.

......

....

...

.....

..

.......

.......

.......

.......

.......

.......

.......

......


.

..

......


.

........


.......

.......


Phase 8.8 (Checksum:e959b8) REAL time: 3 mins 12 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 3 mins 13 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 4 mins 32 secs 

Phase 11.5


Phase 11.5 (Checksum:68e7775) REAL time: 4 mins 32 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 4 mins 35 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 4 mins 35 secs 



REAL time consumed by placer: 4 mins 42 secs 
CPU  time consumed by placer: 3 mins 35 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 4 mins 45 secs 
Total CPU time to Placer completion: 3 mins 37 secs 

Starting Router



Phase 1: 32511 unrouted;       REAL time: 5 mins 4 secs 



Phase 2: 28744 unrouted;       REAL time: 5 mins 9 secs 



Phase 3: 6523 unrouted;       REAL time: 5 mins 23 secs 



Phase 4: 6523 unrouted; (110144)      REAL time: 5 mins 25 secs 



Phase 5: 6739 unrouted; (1104)      REAL time: 5 mins 43 secs 



Phase 6: 6750 unrouted; (0)      REAL time: 5 mins 45 secs 



Phase 7: 0 unrouted; (0)      REAL time: 6 mins 6 secs 



Phase 8: 0 unrouted; (0)      REAL time: 6 mins 18 secs 



WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 6 mins 30 secs 
Total CPU time to Router completion: 5 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2562 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.262     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.141     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.145     |  1.142      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.000     |  1.393      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.086ns|     9.914ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.453ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.129ns|     8.494ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.266ns|     6.125ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.602ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.664ns|     1.336ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.741ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 6 mins 41 secs 
Total CPU time to PAR completion: 5 mins 18 secs 

Peak Memory Usage:  402 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 450943 paths, 0 nets, and 31216 connections

Design statistics:
   Minimum period:   9.914ns (Maximum frequency: 100.867MHz)


Analysis completed Tue Oct 28 21:36:33 2008
--------------------------------------------------------------------------------

Generating Report ...



Number of warnings: 0
Number of info messages: 2
Total time: 26 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 21:36:44 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

Cable connection failed.
 Cable is LOCKED. Retrying...

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CF

G_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 21:38:58 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


make: Nothing to be done for `TestApp_Peripheral_program'.




Done!

At Local date and time: Tue Oct 28 21:43:54 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72912	  10324	71303504	71386740	4414674	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:00:06 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist


IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 14.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


ERROR:HDLCompilers:26 - "C:\work\fpga\dcc_v2p\pcores\aes_accel_v1_00_a/hdl/verilog/aes_accel.v" line 209 expecting ';', found ')'
ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to C:\work\fpga\dcc_v2p\synthesis\aes_accel_0_wrapper_xst.srp
   for details


ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Tue Oct 28 22:02:13 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


/usr/bin/bash: line 0: igncr: invalid option name


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...




Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 15.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 292 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...

Total run time: 132.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================




=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.


Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.


Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.
Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.


Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================



=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 7029
#      GND                         : 20
#      INV                         : 55
#      LUT1                        : 164
#      LUT2                        : 637
#      LUT2_D                      : 17
#      LUT2_L                      : 4
#      LUT3                        : 1522
#      LUT3_D                      : 47
#      LUT3_L                      : 12
#      LUT4                        : 2473
#      LUT4_D                      : 54
#      LUT4_L                      : 89
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 842
#      MUXF6                       : 134
#      MUXF7                       : 66
#      MUXF8                       : 33
#      VCC                         : 17
#      XORCY                       : 256
# FlipFlops/Latches                : 4096
#      FD                          : 212
#      FDC                         : 66
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1260
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 405
#      FDRE                        : 1452
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 271
#      FDSE                        : 49
#      LDE                         : 32
# RAMS                             : 252
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 12
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3926  out of  13696    28%  
 Number of Slice Flip Flops:          3780  out of  27392    13%  
 Number of 4 input LUTs:              6120  out of  27392    22%  
    Number used as logic:             5074
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       28  out of    136    20%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4105  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_3)                                                                                                          | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.



Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(debug_module/debug_module/MDM_Core_I1/mdm_CS_3)                                                                                                                | 159   |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0/aes_accel_0/fifo_wr/fsm_cs_FFd2)                                                                                                                   | 41    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |


microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                       | 4     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 462511 / 11726
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO85 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map27)
     LUT4:I3->O            1   0.275   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO101 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT2:I1->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.498ns (4.976ns logic, 2.522ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)


    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW01 (N4027)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW0_f5 (N3935)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map11)
     LUT2:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 83.63 / 83.75 s | Elapsed : 84.00 / 84.00 s
 
--> 

Total memory usage is 236480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   53 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_ran

k2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Total Number Slice Registers:     3,425 out of  27,392   12%
    Number used as Flip Flops:                 3,393
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,671 out of  27,392   17%
Logic Distribution:
  Number of occupied Slices:        3,998 out of  13,696   29%
  Number of Slices containing only related logic:   3,998 out of   3,998  100%
  Number of Slices containing unrelated logic:          0 out of   3,998    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,841 out of  27,392   21%
  Number used as logic:             4,671
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                28 out of     136   20%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,029,095
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  265 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   28 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        28 out of 136    20%
   Number of SLICEs                       3998 out of 13696  29%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99adee) REAL time: 29 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 30 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 30 secs 

Phase 4.2


......


...........


Phase 4.2 (Checksum:991007) REAL time: 37 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 37 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 37 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 38 secs 

Phase 8.8


.

...............................

.....................................

.............................

.......................

...

.........

..


.

....


..

...........................

..................................

............................

..................

.......

.......

.......

..

.....

.....

..

.......

.....


.

.......


.

.......


....


Phase 8.8 (Checksum:e79620) REAL time: 2 mins 20 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 2 mins 21 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 3 mins 15 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 3 mins 16 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 3 mins 18 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 3 mins 18 secs 



REAL time consumed by placer: 3 mins 25 secs 
CPU  time consumed by placer: 2 mins 57 secs 


Writing design to file system.ncd




Total REAL time to Placer completion: 3 mins 27 secs 
Total CPU time to Placer completion: 2 mins 59 secs 

Starting Router



Phase 1: 34507 unrouted;       REAL time: 3 mins 45 secs 



Phase 2: 30787 unrouted;       REAL time: 3 mins 49 secs 



Phase 3: 7727 unrouted;       REAL time: 3 mins 59 secs 



Phase 4: 7727 unrouted; (131672)      REAL time: 4 mins 1 secs 



Phase 5: 7725 unrouted; (344)      REAL time: 4 mins 8 secs 



Phase 6: 7734 unrouted; (0)      REAL time: 4 mins 10 secs 



Phase 7: 0 unrouted; (0)      REAL time: 4 mins 32 secs 



Phase 8: 0 unrouted; (0)      REAL time: 4 mins 43 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 4 mins 52 secs 
Total CPU time to Router completion: 4 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2532 |  0.279     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.265     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.113     |  1.225      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.085     |  1.544      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.108ns|     9.892ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.344ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.604ns|     8.792ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.524ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.855ns|     8.860ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.664ns|     1.336ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.656ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 5 mins 2 secs 
Total CPU time to PAR completion: 4 mins 15 secs 

Peak Memory Usage:  404 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd







PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 464252 paths, 0 nets, and 33528 connections

Design statistics:
   Minimum period:   9.892ns (Maximum frequency: 101.092MHz)


Analysis completed Tue Oct 28 22:12:23 2008
--------------------------------------------------------------------------------

Generating Report ...



Number of warnings: 0
Number of info messages: 2
Total time: 21 secs 


xflow done!


*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 22:12:33 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.
 Cable is LOCKED. Retrying...

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B 

                              :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 22:15:26 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72916	  10324	71303500	71386740	4414674	TestApp_Peripheral/executable.elf







Done!

At Local date and time: Tue Oct 28 22:27:28 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


drivers/aes_accel_v1_00_a/src/encryption_work_item.c: In function `equal_u128':
drivers/aes_accel_v1_00_a/src/encryption_work_item.c:24: error: `i' undeclared (first use in this function)
drivers/aes_accel_v1_00_a/src/encryption_work_item.c:24: error: (Each undeclared identifier is reported only once
drivers/aes_accel_v1_00_a/src/encryption_work_item.c:24: error: for each function it appears in.)


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:23: error: parse error before '!=' token
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 22:28:06 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:23: error: parse error before '!=' token
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 22:29:15 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:23: error: parse error before '!=' token
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 22:30:05 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:23: error: parse error before '!=' token
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 22:30:33 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73088	  10580	71303500	71387168	4414820	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:31:43 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73088	  10576	71303504	71387168	4414820	TestApp_Peripheral/executable.elf







Done!

At Local date and time: Tue Oct 28 22:32:49 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73132	  10576	71303500	71387208	4414848	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:33:23 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  73132	  10576	71303500	71387208	4414848	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:35:56 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73196	  10672	71303500	71387368	44148e8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:36:08 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73196	  10672	71303500	71387368	44148e8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:37:12 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73204	  10672	71303500	71387376	44148f0	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:38:40 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73204	  10672	71303500	71387376	44148f0	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:41:55 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73224	  10672	71303500	71387396	4414904	TestApp_Peripheral/executable.elf





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Oct 28 23:26:45 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


****************************************************
Creating system netlist for hardware specification..
****************************************************


platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 14
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 14
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
ERROR:MDT - issued from TCL procedure "check_icache_fsl" line 194
    microblaze_0 (microblaze) - The ICACHE XCL bus interface is unconnected. The
   MicroBlaze processor (version v5.00.a and higher) requires that the XCL bus
   interface is connected when the ICACHE is enabled. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Tue Oct 28 23:27:47 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 14


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
ERROR:MDT - issued from TCL procedure "check_dcache_fsl" line 189
    microblaze_0 (microblaze) - The DCACHE XCL bus interface is unconnected. The
   MicroBlaze processor (version v5.00.a and higher) requires that the XCL bus
   interface is connected when the DCACHE is enabled. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Tue Oct 28 23:28:26 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p




INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 262 - floating connection!



Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...



Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 85 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 127 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 136 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
143 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 158 - Copying cache implementation netlist


IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 202 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 211 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 220 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 229 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 246 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 273
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 297 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 136 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 28.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 49 - Running XST synthesis


IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 273 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 297 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...



Total run time: 449.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.


Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.


Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.


Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 3 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 


INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 3 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 7320
#      GND                         : 20
#      INV                         : 55
#      LUT1                        : 164
#      LUT2                        : 633
#      LUT2_D                      : 17
#      LUT2_L                      : 11
#      LUT3                        : 1645
#      LUT3_D                      : 47
#      LUT3_L                      : 10
#      LUT4                        : 2571
#      LUT4_D                      : 55
#      LUT4_L                      : 79
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 920
#      MUXF6                       : 134
#      MUXF7                       : 66
#      MUXF8                       : 33
#      VCC                         : 17
#      XORCY                       : 256
# FlipFlops/Latches                : 4135
#      FD                          : 212
#      FDC                         : 66
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1260
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 405
#      FDRE                        : 1490
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 271
#      FDSE                        : 50
#      LDE                         : 32
# RAMS                             : 252
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 12
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    4033  out of  13696    29%  
 Number of Slice Flip Flops:          3819  out of  27392    13%  
 Number of 4 input LUTs:              6333  out of  27392    23%  
    Number used as logic:             5287
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       28  out of    136    20%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4144  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_4)                                                                                                          | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.



Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_1)                                                                                     | 159   |
ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |


fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rsti)                                                                                                                                              | 4     |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0/aes_accel_0/fifo_rd/fsm_cs_FFd2)                                                                                                                   | 41    |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rsti)                                                                                                                                              | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.077ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 471247 / 11843
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N5211)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N228)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N5211)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N228)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.077ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO451 (N5214)
     MUXF5:I1->O           1   0.303   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO45_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map17)
     LUT3:I2->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO116 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.077ns (5.004ns logic, 2.073ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------


    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106_SW01 (N5263)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106_SW0_f5 (N5059)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT3:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO116 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 160.50 / 160.74 s | Elapsed : 160.00 / 160.00 s
 
--> 

Total memory usage is 236992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   53 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...



Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_ran

k2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...



Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...


Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   28
Logic Utilization:
  Total Number Slice Registers:     3,464 out of  27,392   12%
    Number used as Flip Flops:                 3,432
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,884 out of  27,392   17%
Logic Distribution:
  Number of occupied Slices:        4,099 out of  13,696   29%
  Number of Slices containing only related logic:   4,099 out of   4,099  100%
  Number of Slices containing unrelated logic:          0 out of   4,099    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          6,074 out of  27,392   22%
  Number used as logic:             4,884
  Number used as a route-thru:        216
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                28 out of     136   20%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,030,919
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  266 MB
Total REAL time to MAP completion:  1 mins 3 secs 
Total CPU time to MAP completion:   1 mins 1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.



Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        28 out of 136    20%
   Number of SLICEs                       4099 out of 13696  29%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 32 secs 


Finished initial Timing Analysis.  REAL time: 33 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99b56d) REAL time: 58 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 58 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 58 secs 

Phase 4.2


......


...........


Phase 4.2 (Checksum:991007) REAL time: 1 mins 13 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 1 mins 13 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 1 mins 14 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 mins 15 secs 

Phase 8.8


..

.....

.................

................

..........


............

...


...

.

........

.....

..

..

..

..

.

..

..

..

..............

.

....

..

.

.........

....


.

.......

......


.

...

....


...


Phase 8.8 (Checksum:ec8c58) REAL time: 4 mins 17 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 4 mins 18 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 6 mins 4 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 6 mins 5 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 6 mins 10 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 6 mins 10 secs 



REAL time consumed by placer: 6 mins 24 secs 
CPU  time consumed by placer: 6 mins 32 secs 


Writing design to file system.ncd




Total REAL time to Placer completion: 6 mins 29 secs 
Total CPU time to Placer completion: 6 mins 37 secs 



Starting Router



Phase 1: 35454 unrouted;       REAL time: 7 mins 1 secs 



Phase 2: 31672 unrouted;       REAL time: 7 mins 9 secs 



Phase 3: 7940 unrouted;       REAL time: 7 mins 30 secs 



Phase 4: 7940 unrouted; (39092)      REAL time: 7 mins 34 secs 



Phase 5: 8056 unrouted; (0)      REAL time: 7 mins 58 secs 



Phase 6: 8056 unrouted; (0)      REAL time: 8 mins 1 secs 



Phase 7: 0 unrouted; (0)      REAL time: 8 mins 35 secs 



Phase 8: 0 unrouted; (0)      REAL time: 8 mins 55 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 9 mins 14 secs 
Total CPU time to Router completion: 9 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2581 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.260     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.143     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.072     |  1.182      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.085     |  1.544      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.072ns|     9.884ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.403ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.459ns|     9.082ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.610ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.769ns|     8.974ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.693ns|     1.307ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.656ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.



Total REAL time to PAR completion: 9 mins 33 secs 
Total CPU time to PAR completion: 9 mins 36 secs 

Peak Memory Usage:  407 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd





PAR done!





#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 472874 paths, 0 nets, and 34540 connections

Design statistics:
   Minimum period:   9.884ns (Maximum frequency: 101.174MHz)


Analysis completed Tue Oct 28 23:50:49 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 43 secs 


xflow done!


*********************************************
Running Bitgen..


*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 23:51:09 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Oct 30 10:08:23 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

****************************************************


/usr/bin/bash: line 0: igncr: invalid option name


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 262 - floating connection!

Performing Clock DRCs...




Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 85 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 127 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 136 -
Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 158 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 202 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 211 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 220 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 229 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 246 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 273
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 297 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 136 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 11.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\work\fpga\dcc_v2p\system.mhs line 143 - Running XST synthesis


IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 273 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 297 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...

Total run time: 120.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================




=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.
Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 3 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 3 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_U

NREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 7297
#      GND                         : 20
#      INV                         : 47
#      LUT1                        : 163
#      LUT2                        : 635
#      LUT2_D                      : 17
#      LUT2_L                      : 11
#      LUT3                        : 1648
#      LUT3_D                      : 47
#      LUT3_L                      : 11
#      LUT4                        : 2571
#      LUT4_D                      : 54
#      LUT4_L                      : 79
#      MULT_AND                    : 69
#      MUXCY                       : 368
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 920
#      MUXF6                       : 134
#      MUXF7                       : 66
#      MUXF8                       : 33
#      VCC                         : 17
#      XORCY                       : 246
# FlipFlops/Latches                : 4131
#      FD                          : 212
#      FDC                         : 66
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1260
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 401
#      FDRE                        : 1490
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 271
#      FDSE                        : 50
#      LDE                         : 32
# RAMS                             : 252
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 12
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    4029  out of  13696    29%  
 Number of Slice Flip Flops:          3815  out of  27392    13%  
 Number of 4 input LUTs:              6329  out of  27392    23%  
    Number used as logic:             5283
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       28  out of    136    20%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4140  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_9)                                                                                                          | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.



Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX)                                                                                            | 159   |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0/aes_accel_0/fifo_rd/fsm_cs_FFd2)                                                                                                                   | 41    |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |


microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rsti)                                                                                                                                              | 4     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU823)                      | 30    |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_1)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.077ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)


  Total number of paths / destination ports: 471145 / 11835
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)


     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1
    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N5211)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N228)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)


     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N5211)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N228)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110


-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)
     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.077ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO451 (N5214)
     MUXF5:I1->O           1   0.303   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO45_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map17)
     LUT3:I2->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO116 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)


    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.077ns (5.004ns logic, 2.073ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106_SW01 (N5263)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106_SW0_f5 (N5059)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT3:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO116 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 63.27 / 63.36 s | Elapsed : 63.00 / 63.00 s
 
--> 

Total memory usage is 235968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   53 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_ran

k2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   28
Logic Utilization:
  Total Number Slice Registers:     3,460 out of  27,392   12%
    Number used as Flip Flops:                 3,428
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,880 out of  27,392   17%
Logic Distribution:
  Number of occupied Slices:        4,097 out of  13,696   29%
  Number of Slices containing only related logic:   4,097 out of   4,097  100%
  Number of Slices containing unrelated logic:          0 out of   4,097    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          6,069 out of  27,392   22%
  Number used as logic:             4,880
  Number used as a route-thru:        215
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                28 out of     136   20%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,030,806
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  266 MB
Total REAL time to MAP completion:  26 secs 
Total CPU time to MAP completion:   24 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        28 out of 136    20%
   Number of SLICEs                       4097 out of 13696  29%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 




Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99b593) REAL time: 23 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 23 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 23 secs 

Phase 4.2


......
...........


Phase 4.2 (Checksum:991007) REAL time: 30 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 30 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 30 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 30 secs 

Phase 8.8


..

............

..........................................

...................................

................................

.....................................

....


........


..........................

..............................

..........

.......

......

.

.......

.......

.......

....

...

...

....

......


.......


......


....


Phase 8.8 (Checksum:f289e0) REAL time: 1 mins 56 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 57 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 37 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 37 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 2 mins 39 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 2 mins 39 secs 



REAL time consumed by placer: 2 mins 44 secs 
CPU  time consumed by placer: 2 mins 36 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 2 mins 46 secs 
Total CPU time to Placer completion: 2 mins 37 secs 

Starting Router



Phase 1: 35448 unrouted;       REAL time: 2 mins 59 secs 



Phase 2: 31666 unrouted;       REAL time: 3 mins 3 secs 



Phase 3: 7928 unrouted;       REAL time: 3 mins 11 secs 



Phase 4: 7928 unrouted; (24816)      REAL time: 3 mins 13 secs 



Phase 5: 8002 unrouted; (153)      REAL time: 3 mins 16 secs 



Phase 6: 8013 unrouted; (0)      REAL time: 3 mins 17 secs 



Phase 7: 0 unrouted; (0)      REAL time: 3 mins 32 secs 



Phase 8: 0 unrouted; (0)      REAL time: 3 mins 40 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 3 mins 48 secs 
Total CPU time to Router completion: 3 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2579 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.275     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.021     |  1.132      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.704     |  2.159      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.083ns|     9.917ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.341ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.244ns|     9.674ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.817ns|     6.002ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.519ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.319ns|     1.681ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.736ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 3 mins 55 secs 
Total CPU time to PAR completion: 3 mins 46 secs 

Peak Memory Usage:  407 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0



Writing design to file system.ncd







PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 472772 paths, 0 nets, and 34530 connections

Design statistics:
   Minimum period:   9.917ns (Maximum frequency: 100.837MHz)


Analysis completed Thu Oct 30 10:16:37 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 17 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Thu Oct 30 10:16:45 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Oct 30 11:37:16 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


/usr/bin/bash: line 0: igncr: invalid option name


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Thu Oct 30 11:37:48 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

*********************************************


/usr/bin/bash: line 0: igncr: invalid option name


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7   system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 



Output Directory (-od)		: C:\work\fpga\dcc_v2p\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 262 - floating connection!

Performing Clock DRCs...



INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - mb_opb
WARNING:MDT - C:\work\fpga\dcc_v2p\system.mhs line 77 - No Driver Found for
   instance mb_opb. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance mb_opb

  - debug_module
  - RS232_Uart_1
  - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5
  - aes_accel_0
  - tlb_bram_0

Building Directory Structure for microblaze_0



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\standalone_v1_00_a\ ...



Copying files for driver uartlite_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_02_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\uartlite_v1_02_a\ ...



Copying files for driver aes_accel_v1_00_a from
C:\work\fpga\dcc_v2p\drivers\aes_accel_v1_00_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\aes_accel_v1_00_a\ ...



Copying files for driver tlb_bram_v1_00_a from
C:\work\fpga\dcc_v2p\drivers\tlb_bram_v1_00_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\tlb_bram_v1_00_a\ ...



Copying files for driver cpu_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_v1_01_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\cpu_v1_01_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 


Generating Macros for FSL peripheral access ...
Generating Macros for FSL peripheral access ...
Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v6.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v6.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


Compiling Standalone BSP


Compiling uartlite


Compiling aes_accel_v1_00_a


Compiling tlb_bram_v1_00_a


Compiling cpu



Libraries generated in C:\work\fpga\dcc_v2p\microblaze_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55836	  10736	71303500	71370072	4410558	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Thu Oct 30 11:51:39 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b   -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:41: error: `num_records' undeclared (first use in this function)
encrypt_app/src/main.c:41: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:41: error: for each function it appears in.)
encrypt_app/src/main.c:56: error: `int_q' undeclared (first use in this function)


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 11:52:10 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b   -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  63944	   1860	   1456	  67260	  106bc	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 11:54:22 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  54764	  11072	4211124	4276960	 4142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 11:56:24 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 11:59:10 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 11:59:57 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  54760	  11072	8405424	8471256	 8142d8	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:02:18 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54760	  11072	8405424	8471256	 8142d8	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:02:47 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:03:19 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:03:54 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:05:37 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	251675060	251740896	f0142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:08:10 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54756	  11060	251675056	251740872	f0142c8	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:12:40 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54704	  11012	251675060	251740776	f014268	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:17:24 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


make: Nothing to be done for `encrypt_app_program'.




Done!

At Local date and time: Thu Oct 30 12:20:01 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54732	  11012	251675060	251740804	f014284	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:20:54 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54752	  11012	251675056	251740820	f014294	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:27:46 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54816	  11012	251675060	251740888	f0142d8	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:41:03 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


drivers/tlb_bram_v1_00_a/src/mmu.c: In function `translate_va':
drivers/tlb_bram_v1_00_a/src/mmu.c:370: error: invalid type argument of `unary *'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 12:41:49 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54936	  11012	251675056	251741004	f01434c	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:50:03 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name
encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:64: error: `pa_workq' undeclared (first use in this function)
encrypt_app/src/main.c:64: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:64: error: for each function it appears in.)


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 12:50:21 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54960	  11012	251675060	251741032	f014368	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:58:19 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:70: error: invalid type argument of `->'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 12:59:25 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:70: error: invalid type argument of `->'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 13:00:44 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54988	  11012	251675056	251741056	f014380	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 13:01:08 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  54984	  11012	251675060	251741056	f014380	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 13:06:21 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54996	  11012	251675060	251741068	f01438c	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 13:10:48 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55020	  11012	251675060	251741092	f0143a4	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 14:44:14 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


In file included from encrypt_app/src/host_setup.h:6,
                 from encrypt_app/src/main.c:7:
./microblaze_0/include/mmu.h:29: error: conflicting types for 'raw_cache_data'
./microblaze_0/include/mmu.h:29: error: previous declaration of 'raw_cache_data' was here
./microblaze_0/include/mmu.h:35: error: conflicting types for 'parse_cache_line'
./microblaze_0/include/mmu.h:35: error: previous declaration of 'parse_cache_line' was here
./microblaze_0/include/mmu.h:39: error: conflicting types for 'tlb_cache'
./microblaze_0/include/mmu.h:39: error: previous declaration of 'tlb_cache' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c:6: error: parse error before "unsigned"
encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:8: error: number of arguments doesn't match prototype
encrypt_app/src/host_setup.h:13: error: prototype declaration
encrypt_app/src/host_setup.c:26: error: `num_work_items_per_q' undeclared (first use in this function)
encrypt_app/src/host_setup.c:26: error: (Each undeclared identifier is reported only once
encrypt_app/src/host_setup.c:26: error: for each function it appears in.)
encrypt_app/src/host_setup.c:26: error: `num_records' undeclared (first use in this function)
encrypt_app/src/host_setup.c:44: error: `pt_base_pa' undeclared (first use in this function)
encrypt_app/src/host_setup.c:45: error: `workq_doorbell' undeclared (first use in this function)
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:45:40 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


In file included from encrypt_app/src/host_setup.h:6,
                 from encrypt_app/src/main.c:7:
./microblaze_0/include/mmu.h:29: error: conflicting types for 'raw_cache_data'
./microblaze_0/include/mmu.h:29: error: previous declaration of 'raw_cache_data' was here
./microblaze_0/include/mmu.h:35: error: conflicting types for 'parse_cache_line'
./microblaze_0/include/mmu.h:35: error: previous declaration of 'parse_cache_line' was here
./microblaze_0/include/mmu.h:39: error: conflicting types for 'tlb_cache'
./microblaze_0/include/mmu.h:39: error: previous declaration of 'tlb_cache' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c:6: error: parse error before "unsigned"
encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:8: error: number of arguments doesn't match prototype
encrypt_app/src/host_setup.h:13: error: prototype declaration
encrypt_app/src/host_setup.c:26: error: `num_work_items_per_q' undeclared (first use in this function)
encrypt_app/src/host_setup.c:26: error: (Each undeclared identifier is reported only once
encrypt_app/src/host_setup.c:26: error: for each function it appears in.)
encrypt_app/src/host_setup.c:26: error: `num_records' undeclared (first use in this function)
encrypt_app/src/host_setup.c:44: error: `pt_base_pa' undeclared (first use in this function)
encrypt_app/src/host_setup.c:45: error: `workq_doorbell' undeclared (first use in this function)
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:45:58 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


In file included from encrypt_app/src/host_setup.h:6,
                 from encrypt_app/src/main.c:7:
./microblaze_0/include/mmu.h:29: error: conflicting types for 'raw_cache_data'
./microblaze_0/include/mmu.h:29: error: previous declaration of 'raw_cache_data' was here
./microblaze_0/include/mmu.h:35: error: conflicting types for 'parse_cache_line'
./microblaze_0/include/mmu.h:35: error: previous declaration of 'parse_cache_line' was here
./microblaze_0/include/mmu.h:39: error: conflicting types for 'tlb_cache'
./microblaze_0/include/mmu.h:39: error: previous declaration of 'tlb_cache' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c:6: error: parse error before "unsigned"
encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:8: error: number of arguments doesn't match prototype
encrypt_app/src/host_setup.h:13: error: prototype declaration
encrypt_app/src/host_setup.c:26: error: `num_work_items_per_q' undeclared (first use in this function)
encrypt_app/src/host_setup.c:26: error: (Each undeclared identifier is reported only once
encrypt_app/src/host_setup.c:26: error: for each function it appears in.)
encrypt_app/src/host_setup.c:26: error: `num_records' undeclared (first use in this function)
encrypt_app/src/host_setup.c:44: error: `pt_base_pa' undeclared (first use in this function)
encrypt_app/src/host_setup.c:45: error: `workq_doorbell' undeclared (first use in this function)
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:49:13 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:51: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:58: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:62: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:66: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:75: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:81: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c:6: error: parse error before "unsigned"
encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:8: error: number of arguments doesn't match prototype
encrypt_app/src/host_setup.h:13: error: prototype declaration
encrypt_app/src/host_setup.c:26: error: `num_work_items_per_q' undeclared (first use in this function)
encrypt_app/src/host_setup.c:26: error: (Each undeclared identifier is reported only once
encrypt_app/src/host_setup.c:26: error: for each function it appears in.)
encrypt_app/src/host_setup.c:26: error: `num_records' undeclared (first use in this function)
encrypt_app/src/host_setup.c:44: error: `pt_base_pa' undeclared (first use in this function)
encrypt_app/src/host_setup.c:45: error: `workq_doorbell' undeclared (first use in this function)
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:51:07 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:51: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:58: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:62: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:66: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:75: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:81: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:29: error: 'compareq' redeclared as different kind of symbol
encrypt_app/src/host_setup.c:8: error: previous definition of 'compareq' was here
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:52:32 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:44: error: too many arguments to function `print'
encrypt_app/src/main.c:49: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:56: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:56: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:56: error: for each function it appears in.)
encrypt_app/src/main.c:56: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:60: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:64: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:73: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:79: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:87: error: too many arguments to function `print'


encrypt_app/src/check_result.c:3: error: parse error before "db_encrypt_key"
encrypt_app/src/check_result.c:3: warning: data definition has no type or storage class
encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:19: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:19: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:19: error: for each function it appears in.)


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:53:28 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:44: error: too many arguments to function `print'
encrypt_app/src/main.c:49: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:56: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:56: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:56: error: for each function it appears in.)
encrypt_app/src/main.c:56: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:60: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:64: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:73: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:79: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:87: error: too many arguments to function `print'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:55:53 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:87: error: too many arguments to function `print'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:56:09 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55156	  10808	251675056	251741020	f01435c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 14:58:37 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55172	  10852	251675056	251741080	f014398	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:00:54 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55176	  10852	251675060	251741088	f0143a0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:09:13 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55176	  10864	251675064	251741104	f0143b0	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 15:17:07 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55272	  10900	251675056	251741228	f01442c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:19:25 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:25:16 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55360	  11120	251675056	251741536	f014560	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:26:25 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

make: Nothing to be done for `encrypt_app_program'.


/usr/bin/bash: line 0: igncr: invalid option name




Done!

At Local date and time: Thu Oct 30 15:27:34 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55364	  11120	251675060	251741544	f014568	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:29:18 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55364	  11120	251675060	251741544	f014568	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:32:06 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:35:14 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Thu Oct 30 15:40:01 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:41:48 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:45:17 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 15:45:31 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


/usr/bin/bash: line 0: igncr: invalid option name


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.
 Cable is LOCKED. Retrying...

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B

                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Thu Oct 30 15:46:25 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

make: Nothing to be done for `encrypt_app_program'.


/usr/bin/bash: line 0: igncr: invalid option name




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Oct 30 18:44:49 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


/usr/bin/bash: line 0: igncr: invalid option name


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Dec 02 15:48:05 2008
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..

****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 225 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...


Overriding system level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x2000
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 223 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x01a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x01b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x029
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x02a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x035
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x036
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x044
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x045
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x051
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x05f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x060
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x06b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x06c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x07c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x07d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x088
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x089
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ac
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ad

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0c1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0c2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0d0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0d1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0e9
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0ea
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0eb
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 718 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D value to
   0x000002FC000002FC000002FC000002FC0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 719 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C value to
   0x0000003C0000003C0000003C0000003D0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 720 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 721 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000003C0000003C000000300000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000003C0000003C000040280000003C000004350000243C000004340000243C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000004340000243C000004340000943C0000803C000080380001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0001003C000100240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0001913C0001813C000180380000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000004350000243C000004340000243C000004340000243C000004340000943C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000803C000080380001003C0001003C0001003C0001003C000140280001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C0001003C0001003C000100240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001213C000101240001213C000101240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000003C0000003C000040280000003C0000003D000004340000243C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001213C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001913C0001813C000180380000003C0000003C0000003C00004028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000003C0000003D0000003C0000003C000004340000943C0000803C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000100240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003D0000003C0000003C00000034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0001813C000180380000003C0000003C0000003C000040280000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000003C0000003C000000340000943C0000803C000080380001003C0001003C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C000100240001913C0001813C000180380000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x000040280000003C0000003D0000003C0000003C000000340000943C0000803C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x000080380001003C0001003C0001003C0001003C000140280001003D0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003C0001003C0001003C000100240001913C0001813C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000002000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000011111000020000000000000020000000000011111000020000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000111110000000000000000000000001111100000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0011111100000000000000000000011111100000000000000000000011111100
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - G:\work\dcc_v5\system.mhs line 57 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - G:\work\dcc_v5\system.mhs line 64 - 1 master(s) :
1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - G:\work\dcc_v5\system.mhs line 71 - 1 master(s) :
1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs
line 210 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 - G:\work\dcc_v5\system.mhs
line 226 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs
line 234 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 - G:\work\dcc_v5\system.mhs
line 250 - 1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:FSL0_S_CLK CONNECTOR:aes_accel_0_to_microblaze_0_FSL_S_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 335 - floating connection!
WARNING:MDT - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_aes_accel_0_FSL_M_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 340 - floating connection!
WARNING:MDT - PORT:FSL1_S_CLK CONNECTOR:tlb_bram_0_to_microblaze_0_FSL_S_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 345 - floating connection!
WARNING:MDT - PORT:FSL1_M_CLK CONNECTOR:microblaze_0_to_tlb_bram_0_FSL_M_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 350 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 196 - floating connection!
WARNING:MDT - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_aes_accel_0_FSL_S_Clk -
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 22 -
   floating connection!
WARNING:MDT - PORT:FSL_M_Clk CONNECTOR:aes_accel_0_to_microblaze_0_FSL_M_Clk -
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 27 -
   floating connection!
WARNING:MDT - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_tlb_bram_0_FSL_S_Clk -
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 22 -
   floating connection!
WARNING:MDT - PORT:FSL_M_Clk CONNECTOR:tlb_bram_0_to_microblaze_0_FSL_M_Clk -
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 27 -
   floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The aes_accel_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/aes_accel_0_to_microblaze_0_wrapper/aes_accel_0_to_microblaze_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_aes_accel_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_aes_accel_0_wrapper/microblaze_0_to_aes_accel_0_w
rapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The tlb_bram_0_to_microblaze_0 core has constraints automatically
generated by XPS in
implementation/tlb_bram_0_to_microblaze_0_wrapper/tlb_bram_0_to_microblaze_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_tlb_bram_0 core has constraints automatically
generated by XPS in
implementation/microblaze_0_to_tlb_bram_0_wrapper/microblaze_0_to_tlb_bram_0_wra
pper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...


Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:aes_accel INSTANCE:aes_accel_0 - G:\work\dcc_v5\system.mhs line 218 -
Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - G:\work\dcc_v5\system.mhs line 242 -
Copying cache implementation netlist


Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - G:\work\dcc_v5\system.mhs line 96 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 4.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:microblaze_0 - G:\work\dcc_v5\system.mhs line 39 - Running XST
synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:mb_plb - G:\work\dcc_v5\system.mhs line 57 - Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:ilmb - G:\work\dcc_v5\system.mhs line 64 - Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:dlmb - G:\work\dcc_v5\system.mhs line 71 - Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:dlmb_cntlr - G:\work\dcc_v5\system.mhs line 78 - Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:ilmb_cntlr - G:\work\dcc_v5\system.mhs line 87 - Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:lmb_bram - G:\work\dcc_v5\system.mhs line 96 - Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:rs232_uart_1 - G:\work\dcc_v5\system.mhs line 103 - Running XST
synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:ddr2_sdram - G:\work\dcc_v5\system.mhs line 118 - Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

Linker Script generated successfully.

INSTANCE:clock_generator_0 - G:\work\dcc_v5\system.mhs line 159 - Running XST
synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:debug_module - G:\work\dcc_v5\system.mhs line 184 - Running XST
synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:proc_sys_reset_0 - G:\work\dcc_v5\system.mhs line 197 - Running XST
synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:aes_accel_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs line 210 -
Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:microblaze_0_to_aes_accel_0 - G:\work\dcc_v5\system.mhs line 226 -
Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:tlb_bram_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs line 234 -
Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

INSTANCE:microblaze_0_to_tlb_bram_0 - G:\work\dcc_v5\system.mhs line 250 -
Running XST synthesis

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!


Running NGCBUILD ...

IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 - G:\work\dcc_v5\system.mhs
line 103 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: g:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc


Reading NGO file
"G:/work/dcc_v5/implementation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc"
...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...


Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.

IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram - G:\work\dcc_v5\system.mhs line
118 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: g:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc

Reading NGO file
"G:/work/dcc_v5/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ngc" ...


Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...


Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.

IPNAME:aes_accel_0_to_microblaze_0_wrapper INSTANCE:aes_accel_0_to_microblaze_0
- G:\work\dcc_v5\system.mhs line 210 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: g:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc aes_accel_0_to_microblaze_0_wrapper.ucf
-sd .. aes_accel_0_to_microblaze_0_wrapper.ngc
../aes_accel_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"G:/work/dcc_v5/implementation/aes_accel_0_to_microblaze_0_wrapper/aes_accel_0_t
o_microblaze_0_wrapper.ngc" ...


Applying constraints in "aes_accel_0_to_microblaze_0_wrapper.ucf" to the
design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../aes_accel_0_to_microblaze_0_wrapper.ngc" ...


Writing NGCBUILD log file "../aes_accel_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.

IPNAME:microblaze_0_to_aes_accel_0_wrapper INSTANCE:microblaze_0_to_aes_accel_0
- G:\work\dcc_v5\system.mhs line 226 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: g:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_to_aes_accel_0_wrapper.ucf
-sd .. microblaze_0_to_aes_accel_0_wrapper.ngc
../microblaze_0_to_aes_accel_0_wrapper.ngc

Reading NGO file
"G:/work/dcc_v5/implementation/microblaze_0_to_aes_accel_0_wrapper/microblaze_0_
to_aes_accel_0_wrapper.ngc" ...


Applying constraints in "microblaze_0_to_aes_accel_0_wrapper.ucf" to the
design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_aes_accel_0_wrapper.ngc" ...


Writing NGCBUILD log file "../microblaze_0_to_aes_accel_0_wrapper.blc"...

NGCBUILD done.

IPNAME:tlb_bram_0_to_microblaze_0_wrapper INSTANCE:tlb_bram_0_to_microblaze_0 -
G:\work\dcc_v5\system.mhs line 234 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: g:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc tlb_bram_0_to_microblaze_0_wrapper.ucf
-sd .. tlb_bram_0_to_microblaze_0_wrapper.ngc
../tlb_bram_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"G:/work/dcc_v5/implementation/tlb_bram_0_to_microblaze_0_wrapper/tlb_bram_0_to_
microblaze_0_wrapper.ngc" ...


Applying constraints in "tlb_bram_0_to_microblaze_0_wrapper.ucf" to the
design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../tlb_bram_0_to_microblaze_0_wrapper.ngc" ...


Writing NGCBUILD log file "../tlb_bram_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.

IPNAME:microblaze_0_to_tlb_bram_0_wrapper INSTANCE:microblaze_0_to_tlb_bram_0 -
G:\work\dcc_v5\system.mhs line 250 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: g:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc microblaze_0_to_tlb_bram_0_wrapper.ucf
-sd .. microblaze_0_to_tlb_bram_0_wrapper.ngc
../microblaze_0_to_tlb_bram_0_wrapper.ngc

Reading NGO file
"G:/work/dcc_v5/implementation/microblaze_0_to_tlb_bram_0_wrapper/microblaze_0_t
o_tlb_bram_0_wrapper.ngc" ...


Applying constraints in "microblaze_0_to_tlb_bram_0_wrapper.ucf" to the
design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_tlb_bram_0_wrapper.ngc" ...


Writing NGCBUILD log file "../microblaze_0_to_tlb_bram_0_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...


Total run time: 1336.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

bash: igncr: unknown option name

xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...

WARNING:Xst:1530 - You are using an evaluation version of Xilinx Software. In 38
   days, this program will not operate. For more information about this product,
   please refer to the Evaluation Agreement, which was shipped to you along with
   the Evaluation CDs.
   To purchase an annual license for this software, please contact your local
   Field Applications Engineer (FAE) or salesperson. If you have any questions,
   or if we can assist in any way, please send an email to: eval@xilinx.com
   Thank You!

XST completed

Release 10.1.03 - ngcbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
<g:/Xilinx/10.1/ISE/data/ngcflow.csf>

Command Line: g:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc

Reading NGO file "g:/work/dcc_v5/synthesis/system.ngc" ...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0


Writing NGC file "../implementation/system.ngc" ...


Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.

*********************************************

Running Xilinx Implementation tools..

*********************************************

xilperl g:/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Using Flow File: G:/work/dcc_v5/implementation/fpga.flw 
Using Option File(s): 
 G:/work/dcc_v5/implementation/xflow.opt 


Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
"G:/work/dcc_v5/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: ngdbuild -p xc5vlx110tff1136-1 -nt timestamp -bm system.bmm
G:/work/dcc_v5/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "G:/work/dcc_v5/implementation/system.ngc" ...

Loading design module
"G:/work/dcc_v5/implementation/microblaze_0_wrapper.ngc"...

Loading design module "G:/work/dcc_v5/implementation/mb_plb_wrapper.ngc"...
Loading design module "G:/work/dcc_v5/implementation/ilmb_wrapper.ngc"...
Loading design module "G:/work/dcc_v5/implementation/dlmb_wrapper.ngc"...
Loading design module "G:/work/dcc_v5/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "G:/work/dcc_v5/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "G:/work/dcc_v5/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"G:/work/dcc_v5/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "G:/work/dcc_v5/implementation/ddr2_sdram_wrapper.ngc"...

Loading design module
"G:/work/dcc_v5/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"G:/work/dcc_v5/implementation/debug_module_wrapper.ngc"...
Loading design module
"G:/work/dcc_v5/implementation/proc_sys_reset_0_wrapper.ngc"...

Loading design module
"G:/work/dcc_v5/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module "G:/work/dcc_v5/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"G:/work/dcc_v5/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"G:/work/dcc_v5/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module "G:/work/dcc_v5/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"G:/work/dcc_v5/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "system.ucf" to the design...

Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin /
   2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin /
   2 PHASE 1250 ps HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin
   HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin

WARNING:NgdBuild:452 - logical net 'N100' has no driver
WARNING:NgdBuild:452 - logical net 'N101' has no driver
WARNING:NgdBuild:452 - logical net 'N102' has no driver
WARNING:NgdBuild:452 - logical net 'N103' has no driver
WARNING:NgdBuild:452 - logical net 'N104' has no driver
WARNING:NgdBuild:452 - logical net 'N105' has no driver
WARNING:NgdBuild:452 - logical net 'N106' has no driver
WARNING:NgdBuild:452 - logical net 'N107' has no driver
WARNING:NgdBuild:452 - logical net 'N108' has no driver
WARNING:NgdBuild:452 - logical net 'N109' has no driver
WARNING:NgdBuild:452 - logical net 'N110' has no driver
WARNING:NgdBuild:452 - logical net 'N111' has no driver
WARNING:NgdBuild:452 - logical net 'N112' has no driver
WARNING:NgdBuild:452 - logical net 'N113' has no driver
WARNING:NgdBuild:452 - logical net 'N114' has no driver
WARNING:NgdBuild:452 - logical net 'N115' has no driver
WARNING:NgdBuild:452 - logical net 'N116' has no driver
WARNING:NgdBuild:452 - logical net 'N117' has no driver
WARNING:NgdBuild:452 - logical net 'N118' has no driver
WARNING:NgdBuild:452 - logical net 'N119' has no driver
WARNING:NgdBuild:452 - logical net 'N120' has no driver
WARNING:NgdBuild:452 - logical net 'N121' has no driver
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N130' has no driver
WARNING:NgdBuild:452 - logical net 'N131' has no driver
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N82' has no driver
WARNING:NgdBuild:452 - logical net 'N83' has no driver
WARNING:NgdBuild:452 - logical net 'N84' has no driver
WARNING:NgdBuild:452 - logical net 'N85' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver

WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  91

Writing NGD file "system.ngd" ...


Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file <g:/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...
Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...

Phase 1.1

Phase 1.1 (Checksum:9294bd3) REAL time: 1 mins 9 secs 

Phase 2.7
Phase 2.7 (Checksum:9294bd3) REAL time: 1 mins 10 secs 

Phase 3.31
Phase 3.31 (Checksum:92acebb) REAL time: 1 mins 10 secs 

Phase 4.33

Phase 4.33 (Checksum:92acebb) REAL time: 2 mins 31 secs 

Phase 5.32

Phase 5.32 (Checksum:92acebb) REAL time: 2 mins 38 secs 

Phase 6.2





There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use
      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------
------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|-
---|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|   8  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|   8  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |  
 
0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driv
en by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;



# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


.....
Phase 6.2 (Checksum:935653f) REAL time: 2 mins 52 secs 

Phase 7.30
Phase 7.30 (Checksum:935653f) REAL time: 2 mins 52 secs 

Phase 8.3

Phase 8.3 (Checksum:935653f) REAL time: 2 mins 53 secs 

Phase 9.5
Phase 9.5 (Checksum:935653f) REAL time: 2 mins 54 secs 

Phase 10.8

..............
...................
.......
............
...............

..............
...............

.............
.............

..
...........
..........

.......
....................
...........
...................

.......
..............
...............

.......
........

Phase 10.8 (Checksum:5da4147a) REAL time: 4 mins 5 secs 

Phase 11.29
Phase 11.29 (Checksum:5da4147a) REAL time: 4 mins 5 secs 

Phase 12.5

Phase 12.5 (Checksum:5da4147a) REAL time: 4 mins 7 secs 

Phase 13.18

Phase 13.18 (Checksum:5ed5139f) REAL time: 6 mins 14 secs 

Phase 14.5

Phase 14.5 (Checksum:5ed5139f) REAL time: 6 mins 16 secs 

Phase 15.34
Phase 15.34 (Checksum:5ed5139f) REAL time: 6 mins 16 secs 


REAL time consumed by placer: 6 mins 18 secs 
CPU  time consumed by placer: 5 mins 51 secs 


Design Summary:
Number of errors:      0
Number of warnings:   27
Slice Logic Utilization:
  Number of Slice Registers:                 5,709 out of  69,120    8%
    Number used as Flip Flops:               5,674
    Number used as Latches:                     33
    Number used as Latch-thrus:                  2
  Number of Slice LUTs:                      5,662 out of  69,120    8%
    Number used as logic:                    5,346 out of  69,120    7%
      Number using O6 output only:           5,176
      Number using O5 output only:              78
      Number using O5 and O6:                   92
    Number used as Memory:                     296 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           232
        Number using O6 output only:           231
        Number using O5 output only:             1
    Number used as exclusive route-thru:        20
  Number of route-thrus:                       107 out of 138,240    1%
    Number using O6 output only:                87
    Number using O5 output only:                 9
    Number using O5 and O6:                     11

Slice Logic Distribution:
  Number of occupied Slices:                 2,848 out of  17,280   16%
  Number of LUT Flip Flop pairs used:        8,140
    Number with an unused Flip Flop:         2,431 out of   8,140   29%
    Number with an unused LUT:               2,478 out of   8,140   30%
    Number of fully used LUT-FF pairs:       3,231 out of   8,140   39%
    Number of unique control sets:             466
    Number of slice register sites lost
      to control set restrictions:           1,037 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       120 out of     640   18%
    IOB Flip Flops:                            271

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 23
    Total primitives used:
      Number of 36k BlockRAM used:              11
      Number of 18k BlockRAM used:              24
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:           64
Peak Memory Usage:  663 MB
Total REAL time to MAP completion:  7 mins 41 secs 
Total CPU time to MAP completion:   7 mins 7 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
<g:/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '5vlx110t.nph' in environment g:\Xilinx\10.1\ISE;g:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.


Device speed data version:  "PRODUCTION 1.62 2008-08-19".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           6 out of 32     18%
   Number of BUFIOs                          8 out of 80     10%
   Number of DSP48Es                         3 out of 64      4%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                        74 out of 800     9%
      Number of LOCed ILOGICs                8 out of 74     10%

   Number of External IOBs                 120 out of 640    18%
      Number of LOCed IOBs                 120 out of 120   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       117 out of 800    14%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                      12 out of 148     8%
   Number of RAMB36_EXPs                    11 out of 148     7%
   Number of Slice Registers              5709 out of 69120   8%
      Number used as Flip Flops           5674
      Number used as Latches                33
      Number used as LatchThrus              2

   Number of Slice LUTS                   5662 out of 69120   8%
   Number of Slice LUT-Flip Flop pairs    8140 out of 69120  11%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 49 secs 
Finished initial Timing Analysis.  REAL time: 50 secs 


Starting Router

INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 


# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:127, FAILED:1


Phase 1: 37137 unrouted;       REAL time: 1 mins 3 secs 


Phase 2: 31817 unrouted;       REAL time: 1 mins 8 secs 


Phase 3: 12440 unrouted;       REAL time: 1 mins 33 secs 


Phase 4: 12440 unrouted; (95921)      REAL time: 1 mins 48 secs 


Phase 5: 12433 unrouted; (200)      REAL time: 1 mins 54 secs 

Phase 6: 12433 unrouted; (200)      REAL time: 1 mins 55 secs 


Phase 7: 0 unrouted; (202)      REAL time: 2 mins 29 secs 


Updating file: system.ncd with current fully routed design.


Phase 8: 0 unrouted; (202)      REAL time: 2 mins 36 secs 


Phase 9: 0 unrouted; (202)      REAL time: 2 mins 37 secs 


Phase 10: 0 unrouted; (0)      REAL time: 3 mins 1 secs 


Total REAL time to Router completion: 3 mins 6 secs 
Total CPU time to Router completion: 2 mins 58 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk | BUFGCTRL_X0Y1| No   | 1622 |  0.569     |  2.103      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_mpmc_clk_ |              |      |      |            |             |
|                   s | BUFGCTRL_X0Y5| No   |  674 |  0.497     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_mpmc_clk_ |              |      |      |            |             |
|                90_s | BUFGCTRL_X0Y0| No   |  159 |  0.243     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/Dbg_Clk |              |      |      |            |             |
|                  _1 | BUFGCTRL_X0Y4| No   |   67 |  0.340     |  1.868      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+

|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 | BUFGCTRL_X0Y2| No   |    8 |  0.047     |  1.689      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/Dbg_Upd |              |      |      |            |             |
|               ate_1 |         Local|      |   16 |  3.158     |  4.269      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.010ns|     1.890ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.020ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |  
          |        |            

------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.023ns|     4.977ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.006ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         2 HIG |         |            |            |        |            
  H 50%                                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |         |            |           
 |        |            

  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.136ns|     4.864ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD    |     0.449ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         2 PHA |         |            |            |        |            
  SE 1.25 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.141ns|     9.859ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |     0.002ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin         HIGH 50 |         |            |            |        |            
  %                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP   |    14.238ns|     5.762ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.242ns|            |       0|           0
     TS_sys_clk_pin * 2                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    16.476ns|     3.524ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD    |     0.107ns|            |       0|           0
  sys_clk_pin * 2                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |    16.490ns|     3.510ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.595ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |         |            |           
 |        |            

------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    17.652ns|     2.348ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD    |     0.171ns|            |       0|           0
  sys_clk_pin * 2                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    18.112ns|     1.888ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.050ns|            |       0|           0
       TS_sys_clk_pin * 2                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A     |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |         |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.954ns|            0|            0|            0|       355463|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.762ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      3.510ns|          N/A|            0|            0|           34|            0|
| TS_MC_GATE_DLY                |     20.000ns|      3.524ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      2.348ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.888ns|          N/A|            0|            0|            5|            0|
| TS_clock_generator_0_clock_gen|      5.000ns|      4.977ns|          N/A|            0|            0|         6708|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.864ns|          N/A|            0|            0|          894|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.859ns|          N/A|            0|            0|       347393|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |

+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

Loading device for application Rf_Device from file '5vlx50t.nph' in environment g:\Xilinx\10.1\ISE;g:\Xilinx\10.1\EDK.

INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
WARNING:ParHelpers:198 - One or more "EXACT" mode Directed Routing constrained net(s) were not successfully routed
   according to the constraint(s). The router attempted to route the net(s) without regard to the constraint. The number
   of nets found with Directed Routing Constraints: 128, number successfully routed using the constraints: 127, number
   failed: 1. The failed nets are listed below. Please use FPGA Editor to determine the cause of the failure.
	Net DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_rise_0s
Total REAL time to PAR completion: 3 mins 50 secs 
Total CPU time to PAR completion: 3 mins 25 secs 

Peak Memory Usage:  545 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 4


Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vlx110t.nph' in environment
g:\Xilinx\10.1\ISE;g:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.62 2008-08-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 355591 paths, 16 nets, and 32809 connections

Design statistics:
   Minimum period:   9.859ns (Maximum frequency: 101.430MHz)
   Maximum path delay from/to any node:   5.762ns
   Maximum net delay:   0.838ns


Analysis completed Tue Dec 02 16:27:20 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 2 secs 


xflow done!
touch __xps/system_routed

xilperl g:/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************

Running Bitgen..

*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file <g:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <g:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vlx110t.nph' in environment
g:\Xilinx\10.1\ISE;g:\Xilinx\10.1\EDK.

   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Opened constraints file system.pcf.

Tue Dec 02 16:27:41 2008


Running DRC.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

DRC detected 0 errors and 16 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

*********************************************
Initializing BRAM contents of the bitstream

*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Tue Dec 02 17:05:25 2008
 make -f system.make encrypt_app_program started...

*********************************************

Creating software libraries...

*********************************************
libgen -mhs system.mhs -p xc5vlx110tff1136-1   system.mss

libgen
Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


Command Line: libgen -mhs system.mhs -p xc5vlx110tff1136-1 system.mss 


Output Directory (-od)		: G:\work\dcc_v5\
Part (-p)			: virtex5

Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 225 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...


Overriding system level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x2000
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 223 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x01a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x01b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x029
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x02a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x035
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x036
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x044
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x045
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x051
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x05f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x060
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x06b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x06c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x07c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x07d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x088
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x089
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ac
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ad

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0c1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0c2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0d0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0d1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0e9
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0ea
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0eb
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 718 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D value to
   0x000002FC000002FC000002FC000002FC0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 719 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C value to
   0x0000003C0000003C0000003C0000003D0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 720 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 721 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000003C0000003C000000300000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000003C0000003C000040280000003C000004350000243C000004340000243C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000004340000243C000004340000943C0000803C000080380001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0001003C000100240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0001913C0001813C000180380000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000004350000243C000004340000243C000004340000243C000004340000943C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000803C000080380001003C0001003C0001003C0001003C000140280001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C0001003C0001003C000100240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001213C000101240001213C000101240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000003C0000003C000040280000003C0000003D000004340000243C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001213C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001913C0001813C000180380000003C0000003C0000003C00004028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000003C0000003D0000003C0000003C000004340000943C0000803C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000100240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003D0000003C0000003C00000034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0001813C000180380000003C0000003C0000003C000040280000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000003C0000003C000000340000943C0000803C000080380001003C0001003C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C000100240001913C0001813C000180380000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x000040280000003C0000003D0000003C0000003C000000340000943C0000803C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x000080380001003C0001003C0001003C0001003C000140280001003D0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003C0001003C0001003C000100240001913C0001813C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000002000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000011111000020000000000000020000000000011111000020000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000111110000000000000000000000001111100000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0011111100000000000000000000011111100000000000000000000011111100
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - G:\work\dcc_v5\system.mhs line 57 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - G:\work\dcc_v5\system.mhs line 64 - 1 master(s) :
1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - G:\work\dcc_v5\system.mhs line 71 - 1 master(s) :
1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs
line 210 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 - G:\work\dcc_v5\system.mhs
line 226 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs
line 234 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 - G:\work\dcc_v5\system.mhs
line 250 - 1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:FSL0_S_CLK CONNECTOR:aes_accel_0_to_microblaze_0_FSL_S_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 335 - floating connection!
WARNING:MDT - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_aes_accel_0_FSL_M_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 340 - floating connection!
WARNING:MDT - PORT:FSL1_S_CLK CONNECTOR:tlb_bram_0_to_microblaze_0_FSL_S_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 345 - floating connection!
WARNING:MDT - PORT:FSL1_M_CLK CONNECTOR:microblaze_0_to_tlb_bram_0_FSL_M_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 350 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 196 - floating connection!
WARNING:MDT - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_aes_accel_0_FSL_S_Clk -
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 22 -
   floating connection!
WARNING:MDT - PORT:FSL_M_Clk CONNECTOR:aes_accel_0_to_microblaze_0_FSL_M_Clk -
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 27 -
   floating connection!
WARNING:MDT - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_tlb_bram_0_FSL_S_Clk -
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 22 -
   floating connection!
WARNING:MDT - PORT:FSL_M_Clk CONNECTOR:tlb_bram_0_to_microblaze_0_FSL_M_Clk -
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 27 -
   floating connection!


Performing Clock DRCs...


INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - RS232_Uart_1
  - DDR2_SDRAM
  - debug_module
  - aes_accel_0
  - tlb_bram_0


Building Directory Structure for microblaze_0

/usr/bin/bash: igncr: unknown option name

/usr/bin/bash: igncr: unknown option name

/usr/bin/bash: igncr: unknown option name

/usr/bin/bash: igncr: unknown option name


Generating platform libraries and device drivers ...

Running CopyFiles ...


Copying files for os standalone_v2_00_a from
g:\Xilinx\10.1\EDK\sw\lib\bsp\standalone_v2_00_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\standalone_v2_00_a\ ...

/usr/bin/bash: igncr: unknown option name

/usr/bin/bash: igncr: unknown option name


Copying files for driver uartlite_v1_13_a from
g:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_13_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\uartlite_v1_13_a\ ...

/usr/bin/bash: igncr: unknown option name

/usr/bin/bash: igncr: unknown option name


Copying files for driver mpmc_v2_00_a from
g:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\mpmc_v2_00_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\mpmc_v2_00_a\ ...

/usr/bin/bash: igncr: unknown option name


Copying files for driver aes_accel_v1_00_a from
G:\work\dcc_v5\drivers\aes_accel_v1_00_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\aes_accel_v1_00_a\ ...

/usr/bin/bash: igncr: unknown option name


Copying files for driver tlb_bram_v1_00_a from
G:\work\dcc_v5\drivers\tlb_bram_v1_00_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\tlb_bram_v1_00_a\ ...

/usr/bin/bash: igncr: unknown option name


Copying files for driver cpu_v1_11_b from
g:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_v1_11_b\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\cpu_v1_11_b\ ...

/usr/bin/bash: igncr: unknown option name


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Generating Macros for FSL peripheral access ...

Generating Macros for FSL peripheral access ...
Copying Library Files ...


Running post_generate for OS'es, Drivers and Libraries ... 

ERROR:MDT - standalone () - /usr/bin/bash: igncr: unknown option name
       while executing
   "exec bash -c "$archiver -d ../../lib/libxil.a _interrupt_handler.o""
       (procedure "::sw_standalone_v2_00_a::post_generate" line 19)
       invoked from within
   "::sw_standalone_v2_00_a::post_generate 59129512" 
ERROR:MDT - Error while running "post_generate" for processor microblaze_0...

make: *** [microblaze_0/lib/libxil.a] Error 2



Done!

Generating Block Diagram : G:\work\dcc_v5\blkdiagram\system.html...

Generated --- system.svg

Rendering --- system.png

Block diagram generated.

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Dec 02 17:08:08 2008
 make -f system.make encrypt_app_program started...

*********************************************

Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vlx110tff1136-1   system.mss

libgen
Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.


Command Line: libgen -mhs system.mhs -p xc5vlx110tff1136-1 system.mss 


Output Directory (-od)		: G:\work\dcc_v5\
Part (-p)			: virtex5

Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 12  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 225 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...


Overriding system level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 3
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x2000
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 223 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x01a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x01b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x029
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x02a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x035
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x036
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x044
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x045
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x051
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x05f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x060
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x06b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x06c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x07c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x07d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x088
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x089
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ac
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ad

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0c1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0c2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0d0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0d1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0e9
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0ea
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0eb
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 718 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D value to
   0x000002FC000002FC000002FC000002FC0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 719 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C value to
   0x0000003C0000003C0000003C0000003D0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 720 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 721 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000003C0000003C000000300000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000003C0000003C000040280000003C000004350000243C000004340000243C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000004340000243C000004340000943C0000803C000080380001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0001003C000100240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0001913C0001813C000180380000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000004350000243C000004340000243C000004340000243C000004340000943C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000803C000080380001003C0001003C0001003C0001003C000140280001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C0001003C0001003C000100240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001213C000101240001213C000101240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000003C0000003C000040280000003C0000003D000004340000243C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001213C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001913C0001813C000180380000003C0000003C0000003C00004028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000003C0000003D0000003C0000003C000004340000943C0000803C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000100240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003D0000003C0000003C00000034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0001813C000180380000003C0000003C0000003C000040280000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000003C0000003C000000340000943C0000803C000080380001003C0001003C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C000100240001913C0001813C000180380000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x000040280000003C0000003D0000003C0000003C000000340000943C0000803C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x000080380001003C0001003C0001003C0001003C000140280001003D0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003C0001003C0001003C000100240001913C0001813C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000002000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000011111000020000000000000020000000000011111000020000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000111110000000000000000000000001111100000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0011111100000000000000000000011111100000000000000000000011111100
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...

IPNAME:plb_v46 INSTANCE:mb_plb - G:\work\dcc_v5\system.mhs line 57 - 2 master(s)
: 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - G:\work\dcc_v5\system.mhs line 64 - 1 master(s) :
1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - G:\work\dcc_v5\system.mhs line 71 - 1 master(s) :
1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs
line 210 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 - G:\work\dcc_v5\system.mhs
line 226 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 - G:\work\dcc_v5\system.mhs
line 234 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 - G:\work\dcc_v5\system.mhs
line 250 - 1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:FSL0_S_CLK CONNECTOR:aes_accel_0_to_microblaze_0_FSL_S_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 335 - floating connection!
WARNING:MDT - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_aes_accel_0_FSL_M_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 340 - floating connection!
WARNING:MDT - PORT:FSL1_S_CLK CONNECTOR:tlb_bram_0_to_microblaze_0_FSL_S_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 345 - floating connection!
WARNING:MDT - PORT:FSL1_M_CLK CONNECTOR:microblaze_0_to_tlb_bram_0_FSL_M_Clk -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 350 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   g:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 196 - floating connection!
WARNING:MDT - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_aes_accel_0_FSL_S_Clk -
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 22 -
   floating connection!
WARNING:MDT - PORT:FSL_M_Clk CONNECTOR:aes_accel_0_to_microblaze_0_FSL_M_Clk -
   G:\work\dcc_v5\pcores\aes_accel_v1_00_a\data\aes_accel_v2_1_0.mpd line 27 -
   floating connection!
WARNING:MDT - PORT:FSL_S_Clk CONNECTOR:microblaze_0_to_tlb_bram_0_FSL_S_Clk -
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 22 -
   floating connection!
WARNING:MDT - PORT:FSL_M_Clk CONNECTOR:tlb_bram_0_to_microblaze_0_FSL_M_Clk -
   G:\work\dcc_v5\pcores\tlb_bram_v1_00_a\data\tlb_bram_v2_1_0.mpd line 27 -
   floating connection!

Performing Clock DRCs...


INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - RS232_Uart_1
  - DDR2_SDRAM
  - debug_module
  - aes_accel_0
  - tlb_bram_0

Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...

Running CopyFiles ...


Copying files for os standalone_v2_00_a from
g:\Xilinx\10.1\EDK\sw\lib\bsp\standalone_v2_00_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\standalone_v2_00_a\ ...


Copying files for driver uartlite_v1_13_a from
g:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_13_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\uartlite_v1_13_a\ ...


Copying files for driver mpmc_v2_00_a from
g:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\mpmc_v2_00_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\mpmc_v2_00_a\ ...


Copying files for driver aes_accel_v1_00_a from
G:\work\dcc_v5\drivers\aes_accel_v1_00_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\aes_accel_v1_00_a\ ...


Copying files for driver tlb_bram_v1_00_a from
G:\work\dcc_v5\drivers\tlb_bram_v1_00_a\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\tlb_bram_v1_00_a\ ...


Copying files for driver cpu_v1_11_b from
g:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_v1_11_b\src\ to
G:\work\dcc_v5\microblaze_0\libsrc\cpu_v1_11_b\ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Generating Macros for FSL peripheral access ...
Generating Macros for FSL peripheral access ...
Copying Library Files ...


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling mpmc

Compiling aes_accel_v1_00_a

aes_accel_fsl.c: In function 'aes_test':
aes_accel_fsl.c:36: warning: incompatible implicit declaration of built-in function 'printf'

encryption_work_item.c: In function 'display_u128':
encryption_work_item.c:6: warning: incompatible implicit declaration of built-in function 'printf'

Compiling tlb_bram_v1_00_a

mmu.c: In function 'tlb_test':
mmu.c:321: warning: incompatible implicit declaration of built-in function 'malloc'
mmu.c:331: warning: incompatible implicit declaration of built-in function 'printf'

tlb_bram_fsl.c: In function 'tlb_bram_test':
tlb_bram_fsl.c:14: warning: incompatible implicit declaration of built-in function 'printf'
tlb_bram_fsl.c:25: warning: incompatible implicit declaration of built-in function 'printf'
tlb_bram_fsl.c: In function 'tlb_bram_simple':
tlb_bram_fsl.c:52: warning: incompatible implicit declaration of built-in function 'printf'

Compiling cpu


Libraries generated in G:\work\dcc_v5\microblaze_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 


LibGen Done. 

mb-gcc -O2 /cygdrive/g/work/dcc_v5/encrypt_app/src/check_result.c /cygdrive/g/work/dcc_v5/encrypt_app/src/host_setup.c /cygdrive/g/work/dcc_v5/encrypt_app/src/main.c /cygdrive/g/work/dcc_v5/encrypt_app/src/queue.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_core.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/encryption_work_item.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/work_setup.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/lfsr_random.c /cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c /cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/mmu.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,/cygdrive/g/work/dcc_v5/encrypt_app/encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  

/cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c: In function 'aes_test':
/cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:36: warning: incompatible implicit declaration of built-in function 'printf'

/cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/encryption_work_item.c: In function 'display_u128':
/cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/encryption_work_item.c:6: warning: incompatible implicit declaration of built-in function 'printf'

/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c: In function 'tlb_bram_test':
/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c:14: warning: incompatible implicit declaration of built-in function 'printf'
/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c:25: warning: incompatible implicit declaration of built-in function 'printf'
/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c: In function 'tlb_bram_simple':
/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c:52: warning: incompatible implicit declaration of built-in function 'printf'

/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/mmu.c: In function 'tlb_test':
/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/mmu.c:321: warning: incompatible implicit declaration of built-in function 'malloc'
/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/mmu.c:331: warning: incompatible implicit declaration of built-in function 'printf'

mb-size encrypt_app/executable.elf 

   text	   data	    bss	    dec	    hex	filename
  93056	   1356	251675100	251769512	f01b2a8	encrypt_app/executable.elf





Done!

At Local date and time: Tue Dec 02 21:33:49 2008
 make -f system.make encrypt_app_program started...

mb-gcc -O2 /cygdrive/g/work/dcc_v5/encrypt_app/src/check_result.c /cygdrive/g/work/dcc_v5/encrypt_app/src/host_setup.c /cygdrive/g/work/dcc_v5/encrypt_app/src/main.c /cygdrive/g/work/dcc_v5/encrypt_app/src/queue.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_core.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/encryption_work_item.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/work_setup.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/lfsr_random.c /cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c /cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/mmu.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,/cygdrive/g/work/dcc_v5/encrypt_app/encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  

/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/mmu.c: In function 'tlb_test':
/cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/mmu.c:321: warning: incompatible implicit declaration of built-in function 'malloc'

mb-size encrypt_app/executable.elf 

   text	   data	    bss	    dec	    hex	filename
  93056	   1356	251675100	251769512	f01b2a8	encrypt_app/executable.elf





Done!

At Local date and time: Tue Dec 02 21:34:58 2008
 make -f system.make encrypt_app_program started...

mb-gcc -O2 /cygdrive/g/work/dcc_v5/encrypt_app/src/check_result.c /cygdrive/g/work/dcc_v5/encrypt_app/src/host_setup.c /cygdrive/g/work/dcc_v5/encrypt_app/src/main.c /cygdrive/g/work/dcc_v5/encrypt_app/src/queue.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_core.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/encryption_work_item.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/work_setup.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/lfsr_random.c /cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c /cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/mmu.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,/cygdrive/g/work/dcc_v5/encrypt_app/encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  

mb-size encrypt_app/executable.elf 

   text	   data	    bss	    dec	    hex	filename
  93056	   1356	251675100	251769512	f01b2a8	encrypt_app/executable.elf




Done!

At Local date and time: Tue Dec 02 21:35:59 2008
 make -f system.make encrypt_app_programclean started...

rm -f encrypt_app/executable.elf 



Done!

At Local date and time: Tue Dec 02 21:36:19 2008
 make -f system.make encrypt_app_program started...

mb-gcc -O2 /cygdrive/g/work/dcc_v5/encrypt_app/src/check_result.c /cygdrive/g/work/dcc_v5/encrypt_app/src/host_setup.c /cygdrive/g/work/dcc_v5/encrypt_app/src/main.c /cygdrive/g/work/dcc_v5/encrypt_app/src/queue.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/aes_core.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/encryption_work_item.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/work_setup.c /cygdrive/g/work/dcc_v5/drivers/aes_accel_v1_00_a/src/lfsr_random.c /cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c /cygdrive/g/work/dcc_v5/drivers/tlb_bram_v1_00_a/src/mmu.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,/cygdrive/g/work/dcc_v5/encrypt_app/encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  

mb-size encrypt_app/executable.elf 

   text	   data	    bss	    dec	    hex	filename
  93056	   1356	251675100	251769512	f01b2a8	encrypt_app/executable.elf





Done!

At Local date and time: Tue Dec 02 21:46:55 2008
 make -f system.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.

 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.

File version of g:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading g:/Xilinx/10.1/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.

PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vlx110t, Version : 10

INFO:iMPACT:1777 - 
   Reading g:/Xilinx/10.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading g:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading g:/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

INFO:iMPACT:1777 - 
   Reading g:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   53.33 C, Min. Reading:   23.30 C, Max.
Reading:   53.33 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.490 V, Min. Reading:   2.487 V, Max.
Reading:   2.499 V

INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.



Done!

start xbash -noblock -q -c "cd /cygdrive/g/work/dcc_v5/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/g/work/dcc_v5/; exit;"

At Local date and time: Tue Dec 02 22:18:29 2008
 make -f system.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.

Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0.
 WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusbdfwu.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 8.1.1.0. WinDriver v8.11 Jungo (c) 1997 - 2006 Build Date: Oct 16 2006 X86 32bit SYS
12:35:07, version = 811.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.

 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of g:/Xilinx/10.1/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents ....'1': : Manufacturer's ID =Xilinx xc5vlx110t, Version : 10

INFO:iMPACT:1777 - 
   Reading g:/Xilinx/10.1/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading g:/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading g:/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

INFO:iMPACT:1777 - 
   Reading g:/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   60.71 C, Min. Reading:   58.74 C, Max.
Reading:   60.71 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.490 V, Min. Reading:   2.487 V, Max.
Reading:   2.496 V

INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...

 Match_cycle = NoWait.
Match cycle: NoWait
done.
'5': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.



Done!

start xbash -noblock -q -c "cd /cygdrive/g/work/dcc_v5/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/g/work/dcc_v5/; exit;"

start xbash -noblock -q -c "cd /cygdrive/g/work/dcc_v5/; xmd -xmp system.xmp -opt etc/xmd_microblaze_0.opt -lp /cygdrive/g/work/dcc_v5/; exit;"

Generating Block Diagram : G:\work\dcc_v5\blkdiagram\system.html...

Generated --- system.svg

Rendering --- system.png

Block diagram generated.

