

================================================================
== Vitis HLS Report for 'ingress_1'
================================================================
* Date:           Fri Apr  1 01:11:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        hash_controller
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.621 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  67108874|  67108874|  0.149 sec|  0.149 sec|  67108874|  67108874|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_13_1  |  67108872|  67108872|        11|          2|          2|  33554432|       yes|
        +-------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %rd_1, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ingress_1_V_data_V, i64 %ingress_1_V_keep_V, i64 %ingress_1_V_strb_V, i1 %ingress_1_V_last_V, i1 %ingress_1_V_dest_V, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%block_header_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %block_header"   --->   Operation 17 'read' 'block_header_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%first_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %first"   --->   Operation 18 'read' 'first_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gmem"   --->   Operation 19 'read' 'gmem_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln13 = store i26 0, i26 %i" [hash_controller/hash_controller.cpp:13]   --->   Operation 20 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln13 = br void" [hash_controller/hash_controller.cpp:13]   --->   Operation 21 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i26 %i" [hash_controller/hash_controller.cpp:16]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln13 = icmp_eq  i26 %i_1, i26 33554432" [hash_controller/hash_controller.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33554432, i64 33554432, i64 33554432"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%add_ln13 = add i26 %i_1, i26 1" [hash_controller/hash_controller.cpp:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split, void" [hash_controller/hash_controller.cpp:13]   --->   Operation 26 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty" [hash_controller/hash_controller.cpp:15]   --->   Operation 27 'specpipeline' 'specpipeline_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [hash_controller/hash_controller.cpp:15]   --->   Operation 28 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i26 %i_1" [hash_controller/hash_controller.cpp:16]   --->   Operation 29 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i25.i6, i25 %trunc_ln16, i6 0" [hash_controller/hash_controller.cpp:16]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i31 %shl_ln" [hash_controller/hash_controller.cpp:16]   --->   Operation 31 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.14ns)   --->   "%add_ln16 = add i64 %zext_ln16, i64 %gmem_read" [hash_controller/hash_controller.cpp:16]   --->   Operation 32 'add' 'add_ln16' <Predicate = (!icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %first_read, void, void" [hash_controller/hash_controller.cpp:16]   --->   Operation 33 'br' 'br_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln16, i32 5, i32 63"   --->   Operation 34 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln13 = store i26 %add_ln13, i26 %i" [hash_controller/hash_controller.cpp:13]   --->   Operation 35 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i59 %trunc_ln1"   --->   Operation 36 'sext' 'sext_ln232' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%rd_1_addr = getelementptr i256 %rd_1, i64 %sext_ln232"   --->   Operation 37 'getelementptr' 'rd_1_addr' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 0.00>
ST_2 : Operation 38 [7/7] (1.62ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %rd_1_addr, i32 2"   --->   Operation 38 'readreq' 'empty_30' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 1.62> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 1.62>
ST_3 : Operation 39 [6/7] (1.62ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %rd_1_addr, i32 2"   --->   Operation 39 'readreq' 'empty_30' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 1.62> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.62>
ST_4 : Operation 40 [5/7] (1.62ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %rd_1_addr, i32 2"   --->   Operation 40 'readreq' 'empty_30' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 1.62> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 1.62>
ST_5 : Operation 41 [4/7] (1.62ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %rd_1_addr, i32 2"   --->   Operation 41 'readreq' 'empty_30' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 1.62> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 1.62>
ST_6 : Operation 42 [3/7] (1.62ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %rd_1_addr, i32 2"   --->   Operation 42 'readreq' 'empty_30' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 1.62> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 1.62>
ST_7 : Operation 43 [2/7] (1.62ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %rd_1_addr, i32 2"   --->   Operation 43 'readreq' 'empty_30' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 1.62> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 1.62>
ST_8 : Operation 44 [1/7] (1.62ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %rd_1_addr, i32 2"   --->   Operation 44 'readreq' 'empty_30' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 1.62> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 1.62>
ST_9 : Operation 45 [1/1] (1.62ns)   --->   "%rd_1_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %rd_1_addr"   --->   Operation 45 'read' 'rd_1_addr_read' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 1.62> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [hash_controller/hash_controller.cpp:26]   --->   Operation 59 'ret' 'ret_ln26' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.62>
ST_10 : Operation 46 [1/1] (1.62ns)   --->   "%rd_1_addr_read_1 = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %rd_1_addr"   --->   Operation 46 'read' 'rd_1_addr_read_1' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 1.62> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %block_header_read, i32 32, i32 511"   --->   Operation 47 'partselect' 'p_Result_7' <Predicate = (!icmp_ln13 & first_read)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %block_header_read"   --->   Operation 48 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln13 & first_read)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i25, i1 1, i25 %trunc_ln16"   --->   Operation 49 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln13 & first_read)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i26 %or_ln"   --->   Operation 50 'zext' 'zext_ln232' <Predicate = (!icmp_ln13 & first_read)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.88ns)   --->   "%add_ln232 = add i32 %trunc_ln674, i32 %zext_ln232"   --->   Operation 51 'add' 'add_ln232' <Predicate = (!icmp_ln13 & first_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i480.i32, i480 %p_Result_7, i32 %add_ln232"   --->   Operation 52 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln13 & first_read)> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln13 & first_read)> <Delay = 0.38>

State 11 <SV = 10> <Delay = 0.38>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %rd_1_addr_read_1, i256 %rd_1_addr_read"   --->   Operation 54 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln19 = br void" [hash_controller/hash_controller.cpp:19]   --->   Operation 55 'br' 'br_ln19' <Predicate = (!icmp_ln13 & !first_read)> <Delay = 0.38>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_V = phi i512 %p_Result_s, void, i512 %p_Result_2, void"   --->   Operation 56 'phi' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A, i512 %ingress_1_V_data_V, i64 %ingress_1_V_keep_V, i64 %ingress_1_V_strb_V, i1 %ingress_1_V_last_V, i1 %ingress_1_V_dest_V, i512 %tmp_data_V, i64 0, i64 0, i1 0, i1 1"   --->   Operation 57 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ingress_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ingress_1_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rd_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ first]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_header]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
block_header_read (read             ) [ 011111111110]
first_read        (read             ) [ 011111111111]
gmem_read         (read             ) [ 000000000000]
store_ln13        (store            ) [ 000000000000]
br_ln13           (br               ) [ 000000000000]
i_1               (load             ) [ 000000000000]
icmp_ln13         (icmp             ) [ 011111111111]
empty             (speclooptripcount) [ 000000000000]
add_ln13          (add              ) [ 000000000000]
br_ln13           (br               ) [ 000000000000]
specpipeline_ln15 (specpipeline     ) [ 000000000000]
specloopname_ln15 (specloopname     ) [ 000000000000]
trunc_ln16        (trunc            ) [ 011111111110]
shl_ln            (bitconcatenate   ) [ 000000000000]
zext_ln16         (zext             ) [ 000000000000]
add_ln16          (add              ) [ 000000000000]
br_ln16           (br               ) [ 000000000000]
trunc_ln1         (partselect       ) [ 001000000000]
store_ln13        (store            ) [ 000000000000]
sext_ln232        (sext             ) [ 000000000000]
rd_1_addr         (getelementptr    ) [ 011111111110]
empty_30          (readreq          ) [ 000000000000]
rd_1_addr_read    (read             ) [ 011000000011]
rd_1_addr_read_1  (read             ) [ 010000000001]
p_Result_7        (partselect       ) [ 000000000000]
trunc_ln674       (trunc            ) [ 000000000000]
or_ln             (bitconcatenate   ) [ 000000000000]
zext_ln232        (zext             ) [ 000000000000]
add_ln232         (add              ) [ 000000000000]
p_Result_2        (bitconcatenate   ) [ 011000000011]
br_ln0            (br               ) [ 011000000011]
p_Result_s        (bitconcatenate   ) [ 000000000000]
br_ln19           (br               ) [ 000000000000]
tmp_data_V        (phi              ) [ 010000000001]
write_ln304       (write            ) [ 000000000000]
br_ln0            (br               ) [ 000000000000]
ret_ln26          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ingress_1_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ingress_1_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ingress_1_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ingress_1_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ingress_1_V_dest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ingress_1_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rd_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="first">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="block_header">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_header"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i25.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i1.i25"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i480.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="block_header_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="512" slack="0"/>
<pin id="102" dir="0" index="1" bw="512" slack="0"/>
<pin id="103" dir="1" index="2" bw="512" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_header_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="first_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="first_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="gmem_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_readreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="256" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="256" slack="0"/>
<pin id="127" dir="0" index="1" bw="256" slack="7"/>
<pin id="128" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rd_1_addr_read/9 rd_1_addr_read_1/10 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln304_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="512" slack="0"/>
<pin id="133" dir="0" index="2" bw="64" slack="0"/>
<pin id="134" dir="0" index="3" bw="64" slack="0"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="0" index="5" bw="1" slack="0"/>
<pin id="137" dir="0" index="6" bw="512" slack="0"/>
<pin id="138" dir="0" index="7" bw="1" slack="0"/>
<pin id="139" dir="0" index="8" bw="1" slack="0"/>
<pin id="140" dir="0" index="9" bw="1" slack="0"/>
<pin id="141" dir="0" index="10" bw="1" slack="0"/>
<pin id="142" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/11 "/>
</bind>
</comp>

<comp id="153" class="1005" name="tmp_data_V_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="155" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_data_V_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="512" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="512" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V/11 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln13_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="26" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_1_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="26" slack="0"/>
<pin id="170" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln13_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="26" slack="0"/>
<pin id="173" dir="0" index="1" bw="26" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln13_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="26" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln16_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="26" slack="0"/>
<pin id="185" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="25" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln16_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln16_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="59" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="0" index="3" bw="7" slack="0"/>
<pin id="210" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln13_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="26" slack="0"/>
<pin id="217" dir="0" index="1" bw="26" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln232_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="59" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="rd_1_addr_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="256" slack="0"/>
<pin id="225" dir="0" index="1" bw="59" slack="0"/>
<pin id="226" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rd_1_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Result_7_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="480" slack="0"/>
<pin id="232" dir="0" index="1" bw="512" slack="9"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="0" index="3" bw="10" slack="0"/>
<pin id="235" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln674_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="512" slack="9"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="26" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="25" slack="9"/>
<pin id="246" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln232_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="26" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln232_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="26" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Result_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="512" slack="0"/>
<pin id="261" dir="0" index="1" bw="480" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Result_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="512" slack="0"/>
<pin id="269" dir="0" index="1" bw="256" slack="1"/>
<pin id="270" dir="0" index="2" bw="256" slack="2"/>
<pin id="271" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="26" slack="0"/>
<pin id="276" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="281" class="1005" name="block_header_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="512" slack="9"/>
<pin id="283" dir="1" index="1" bw="512" slack="9"/>
</pin_list>
<bind>
<opset="block_header_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="first_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="icmp_ln13_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="295" class="1005" name="trunc_ln16_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="25" slack="9"/>
<pin id="297" dir="1" index="1" bw="25" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="300" class="1005" name="trunc_ln1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="59" slack="1"/>
<pin id="302" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="rd_1_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="256" slack="1"/>
<pin id="307" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="rd_1_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="rd_1_addr_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="256" slack="2"/>
<pin id="313" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="rd_1_addr_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="rd_1_addr_read_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="256" slack="1"/>
<pin id="318" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="rd_1_addr_read_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="p_Result_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="512" slack="1"/>
<pin id="323" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="74" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="143"><net_src comp="90" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="149"><net_src comp="92" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="150"><net_src comp="92" pin="0"/><net_sink comp="130" pin=8"/></net>

<net id="151"><net_src comp="94" pin="0"/><net_sink comp="130" pin=9"/></net>

<net id="152"><net_src comp="84" pin="0"/><net_sink comp="130" pin=10"/></net>

<net id="162"><net_src comp="156" pin="4"/><net_sink comp="130" pin=6"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="168" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="112" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="219"><net_src comp="177" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="78" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="247"><net_src comp="82" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="84" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="239" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="230" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="253" pin="2"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="88" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="267" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="277"><net_src comp="96" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="284"><net_src comp="100" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="290"><net_src comp="106" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="171" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="183" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="303"><net_src comp="205" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="308"><net_src comp="223" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="314"><net_src comp="125" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="319"><net_src comp="125" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="324"><net_src comp="259" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ingress_1_V_data_V | {11 }
	Port: ingress_1_V_keep_V | {11 }
	Port: ingress_1_V_strb_V | {11 }
	Port: ingress_1_V_last_V | {11 }
	Port: ingress_1_V_dest_V | {11 }
 - Input state : 
	Port: ingress.1 : rd_1 | {2 3 4 5 6 7 8 9 10 }
	Port: ingress.1 : gmem | {1 }
	Port: ingress.1 : first | {1 }
	Port: ingress.1 : block_header | {1 }
  - Chain level:
	State 1
		store_ln13 : 1
		i_1 : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		trunc_ln16 : 2
		shl_ln : 3
		zext_ln16 : 4
		add_ln16 : 5
		trunc_ln1 : 6
		store_ln13 : 3
	State 2
		rd_1_addr : 1
		empty_30 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		zext_ln232 : 1
		add_ln232 : 2
		p_Result_2 : 3
	State 11
		tmp_data_V : 1
		write_ln304 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln13_fu_177        |    0    |    33   |
|    add   |        add_ln16_fu_199        |    0    |    71   |
|          |        add_ln232_fu_253       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln13_fu_171       |    0    |    17   |
|----------|-------------------------------|---------|---------|
|          | block_header_read_read_fu_100 |    0    |    0    |
|   read   |     first_read_read_fu_106    |    0    |    0    |
|          |     gmem_read_read_fu_112     |    0    |    0    |
|          |        grp_read_fu_125        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_118      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln304_write_fu_130   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln16_fu_183       |    0    |    0    |
|          |       trunc_ln674_fu_239      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         shl_ln_fu_187         |    0    |    0    |
|bitconcatenate|          or_ln_fu_242         |    0    |    0    |
|          |       p_Result_2_fu_259       |    0    |    0    |
|          |       p_Result_s_fu_267       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln16_fu_195       |    0    |    0    |
|          |       zext_ln232_fu_249       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln1_fu_205       |    0    |    0    |
|          |       p_Result_7_fu_230       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln232_fu_220       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   160   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|block_header_read_reg_281|   512  |
|    first_read_reg_287   |    1   |
|        i_reg_274        |   26   |
|    icmp_ln13_reg_291    |    1   |
|    p_Result_2_reg_321   |   512  |
| rd_1_addr_read_1_reg_316|   256  |
|  rd_1_addr_read_reg_311 |   256  |
|    rd_1_addr_reg_305    |   256  |
|    tmp_data_V_reg_153   |   512  |
|    trunc_ln16_reg_295   |   25   |
|    trunc_ln1_reg_300    |   59   |
+-------------------------+--------+
|          Total          |  2416  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_118 |  p1  |   2  |  256 |   512  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   512  ||  0.387  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   160  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  2416  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2416  |   169  |
+-----------+--------+--------+--------+
