// Seed: 1570605435
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd54
) (
    output uwire id_0,
    input  wor   _id_1,
    input  uwire id_2,
    input  wand  id_3
);
  wire [id_1 : -1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5
  );
endmodule
