
secondCounterAndVoltageMeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c08  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08009d14  08009d14  0000ad14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e2c  08009e2c  0000b1f0  2**0
                  CONTENTS
  4 .ARM          00000008  08009e2c  08009e2c  0000ae2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e34  08009e34  0000b1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e34  08009e34  0000ae34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e38  08009e38  0000ae38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08009e3c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014bc  200001f0  0800a02c  0000b1f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200016ac  0800a02c  0000b6ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139a4  00000000  00000000  0000b219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037d1  00000000  00000000  0001ebbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  00022390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dbc  00000000  00000000  000235a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af5e  00000000  00000000  00024364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f43  00000000  00000000  0003f2c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092419  00000000  00000000  00056205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e861e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f34  00000000  00000000  000e8664  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000ed598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001f0 	.word	0x200001f0
 8000128:	00000000 	.word	0x00000000
 800012c:	08009cfc 	.word	0x08009cfc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001f4 	.word	0x200001f4
 8000148:	08009cfc 	.word	0x08009cfc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 fc12 	bl	8000988 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f892 	bl	800028c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f9e6 	bl	8000538 <MX_GPIO_Init>
  MX_DMA_Init();
 800016c:	f000 f9c6 	bl	80004fc <MX_DMA_Init>
  MX_TIM2_Init();
 8000170:	f000 f928 	bl	80003c4 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8000174:	f008 fc52 	bl	8008a1c <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 8000178:	f000 f8e6 	bl	8000348 <MX_ADC1_Init>
  MX_TIM3_Init();
 800017c:	f000 f970 	bl	8000460 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000180:	4834      	ldr	r0, [pc, #208]	@ (8000254 <main+0xf8>)
 8000182:	f004 f97b 	bl	800447c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Stop_IT(&htim2);
 8000186:	4833      	ldr	r0, [pc, #204]	@ (8000254 <main+0xf8>)
 8000188:	f004 f9ca 	bl	8004520 <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Start(&htim3);
 800018c:	4832      	ldr	r0, [pc, #200]	@ (8000258 <main+0xfc>)
 800018e:	f004 f905 	bl	800439c <HAL_TIM_Base_Start>
  //HAL_TIM_Base_Stop(&htim3);

  HAL_ADCEx_Calibration_Start(&hadc1);
 8000192:	4832      	ldr	r0, [pc, #200]	@ (800025c <main+0x100>)
 8000194:	f001 f868 	bl	8001268 <HAL_ADCEx_Calibration_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(strncmp(command, startCom, sizeof(startCom)) == 0){
 8000198:	2206      	movs	r2, #6
 800019a:	4931      	ldr	r1, [pc, #196]	@ (8000260 <main+0x104>)
 800019c:	4831      	ldr	r0, [pc, #196]	@ (8000264 <main+0x108>)
 800019e:	f009 f913 	bl	80093c8 <strncmp>
 80001a2:	4603      	mov	r3, r0
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d10f      	bne.n	80001c8 <main+0x6c>
		  seconds = 0;
 80001a8:	4b2f      	ldr	r3, [pc, #188]	@ (8000268 <main+0x10c>)
 80001aa:	2200      	movs	r2, #0
 80001ac:	601a      	str	r2, [r3, #0]
		  CDC_Transmit_FS((uint8_t*)"Started1\n", sizeof("Started1\n"));
 80001ae:	210a      	movs	r1, #10
 80001b0:	482e      	ldr	r0, [pc, #184]	@ (800026c <main+0x110>)
 80001b2:	f008 fd03 	bl	8008bbc <CDC_Transmit_FS>
		  HAL_TIM_Base_Start_IT(&htim2);
 80001b6:	4827      	ldr	r0, [pc, #156]	@ (8000254 <main+0xf8>)
 80001b8:	f004 f960 	bl	800447c <HAL_TIM_Base_Start_IT>
		  memset(command, 0, sizeof(command));
 80001bc:	2220      	movs	r2, #32
 80001be:	2100      	movs	r1, #0
 80001c0:	4828      	ldr	r0, [pc, #160]	@ (8000264 <main+0x108>)
 80001c2:	f009 f8f9 	bl	80093b8 <memset>
 80001c6:	e013      	b.n	80001f0 <main+0x94>
	  } else if(strncmp(command, stopCom, sizeof(stopCom)) == 0){
 80001c8:	2205      	movs	r2, #5
 80001ca:	4929      	ldr	r1, [pc, #164]	@ (8000270 <main+0x114>)
 80001cc:	4825      	ldr	r0, [pc, #148]	@ (8000264 <main+0x108>)
 80001ce:	f009 f8fb 	bl	80093c8 <strncmp>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d10b      	bne.n	80001f0 <main+0x94>
		  CDC_Transmit_FS((uint8_t*)"Stopped1\n", sizeof("Stopped1\n"));
 80001d8:	210a      	movs	r1, #10
 80001da:	4826      	ldr	r0, [pc, #152]	@ (8000274 <main+0x118>)
 80001dc:	f008 fcee 	bl	8008bbc <CDC_Transmit_FS>
		  HAL_TIM_Base_Stop_IT(&htim2);
 80001e0:	481c      	ldr	r0, [pc, #112]	@ (8000254 <main+0xf8>)
 80001e2:	f004 f99d 	bl	8004520 <HAL_TIM_Base_Stop_IT>
		  memset(command, 0, sizeof(command));
 80001e6:	2220      	movs	r2, #32
 80001e8:	2100      	movs	r1, #0
 80001ea:	481e      	ldr	r0, [pc, #120]	@ (8000264 <main+0x108>)
 80001ec:	f009 f8e4 	bl	80093b8 <memset>
	  }


	  if(strncmp(command, adcStartCom, sizeof(adcStartCom)) == 0){
 80001f0:	2209      	movs	r2, #9
 80001f2:	4921      	ldr	r1, [pc, #132]	@ (8000278 <main+0x11c>)
 80001f4:	481b      	ldr	r0, [pc, #108]	@ (8000264 <main+0x108>)
 80001f6:	f009 f8e7 	bl	80093c8 <strncmp>
 80001fa:	4603      	mov	r3, r0
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d111      	bne.n	8000224 <main+0xc8>
		  CDC_Transmit_FS((uint8_t*)"Adc Started\n", sizeof("Adc Started\n"));
 8000200:	210d      	movs	r1, #13
 8000202:	481e      	ldr	r0, [pc, #120]	@ (800027c <main+0x120>)
 8000204:	f008 fcda 	bl	8008bbc <CDC_Transmit_FS>
		  HAL_TIM_Base_Start(&htim3);
 8000208:	4813      	ldr	r0, [pc, #76]	@ (8000258 <main+0xfc>)
 800020a:	f004 f8c7 	bl	800439c <HAL_TIM_Base_Start>
		  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_buf, 1);
 800020e:	2201      	movs	r2, #1
 8000210:	491b      	ldr	r1, [pc, #108]	@ (8000280 <main+0x124>)
 8000212:	4812      	ldr	r0, [pc, #72]	@ (800025c <main+0x100>)
 8000214:	f000 fcf2 	bl	8000bfc <HAL_ADC_Start_DMA>
		  memset(command, 0, sizeof(command));
 8000218:	2220      	movs	r2, #32
 800021a:	2100      	movs	r1, #0
 800021c:	4811      	ldr	r0, [pc, #68]	@ (8000264 <main+0x108>)
 800021e:	f009 f8cb 	bl	80093b8 <memset>
 8000222:	e7b9      	b.n	8000198 <main+0x3c>
	  } else if(strncmp(command, adcStopCom, sizeof(adcStopCom)) == 0){
 8000224:	2208      	movs	r2, #8
 8000226:	4917      	ldr	r1, [pc, #92]	@ (8000284 <main+0x128>)
 8000228:	480e      	ldr	r0, [pc, #56]	@ (8000264 <main+0x108>)
 800022a:	f009 f8cd 	bl	80093c8 <strncmp>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d1b1      	bne.n	8000198 <main+0x3c>
		  CDC_Transmit_FS((uint8_t*)"Adc Stopped\n", sizeof("Adc Stopped\n"));
 8000234:	210d      	movs	r1, #13
 8000236:	4814      	ldr	r0, [pc, #80]	@ (8000288 <main+0x12c>)
 8000238:	f008 fcc0 	bl	8008bbc <CDC_Transmit_FS>
		  HAL_ADC_Stop_DMA(&hadc1);
 800023c:	4807      	ldr	r0, [pc, #28]	@ (800025c <main+0x100>)
 800023e:	f000 fdbb 	bl	8000db8 <HAL_ADC_Stop_DMA>
		  HAL_TIM_Base_Stop(&htim3);
 8000242:	4805      	ldr	r0, [pc, #20]	@ (8000258 <main+0xfc>)
 8000244:	f004 f8f4 	bl	8004430 <HAL_TIM_Base_Stop>
		  memset(command, 0, sizeof(command));
 8000248:	2220      	movs	r2, #32
 800024a:	2100      	movs	r1, #0
 800024c:	4805      	ldr	r0, [pc, #20]	@ (8000264 <main+0x108>)
 800024e:	f009 f8b3 	bl	80093b8 <memset>
	  if(strncmp(command, startCom, sizeof(startCom)) == 0){
 8000252:	e7a1      	b.n	8000198 <main+0x3c>
 8000254:	20000280 	.word	0x20000280
 8000258:	200002c8 	.word	0x200002c8
 800025c:	2000020c 	.word	0x2000020c
 8000260:	20000000 	.word	0x20000000
 8000264:	20000314 	.word	0x20000314
 8000268:	20000310 	.word	0x20000310
 800026c:	08009d14 	.word	0x08009d14
 8000270:	20000008 	.word	0x20000008
 8000274:	08009d20 	.word	0x08009d20
 8000278:	20000010 	.word	0x20000010
 800027c:	08009d2c 	.word	0x08009d2c
 8000280:	20000398 	.word	0x20000398
 8000284:	2000001c 	.word	0x2000001c
 8000288:	08009d3c 	.word	0x08009d3c

0800028c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b094      	sub	sp, #80	@ 0x50
 8000290:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000292:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000296:	2228      	movs	r2, #40	@ 0x28
 8000298:	2100      	movs	r1, #0
 800029a:	4618      	mov	r0, r3
 800029c:	f009 f88c 	bl	80093b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a0:	f107 0314 	add.w	r3, r7, #20
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
 80002a8:	605a      	str	r2, [r3, #4]
 80002aa:	609a      	str	r2, [r3, #8]
 80002ac:	60da      	str	r2, [r3, #12]
 80002ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002b0:	1d3b      	adds	r3, r7, #4
 80002b2:	2200      	movs	r2, #0
 80002b4:	601a      	str	r2, [r3, #0]
 80002b6:	605a      	str	r2, [r3, #4]
 80002b8:	609a      	str	r2, [r3, #8]
 80002ba:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002bc:	2301      	movs	r3, #1
 80002be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002c6:	2300      	movs	r3, #0
 80002c8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ca:	2301      	movs	r3, #1
 80002cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ce:	2302      	movs	r3, #2
 80002d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002d8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80002e2:	4618      	mov	r0, r3
 80002e4:	f003 faa2 	bl	800382c <HAL_RCC_OscConfig>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002ee:	f000 f9c7 	bl	8000680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f2:	230f      	movs	r3, #15
 80002f4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f6:	2302      	movs	r3, #2
 80002f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fa:	2300      	movs	r3, #0
 80002fc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000302:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000304:	2300      	movs	r3, #0
 8000306:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000308:	f107 0314 	add.w	r3, r7, #20
 800030c:	2102      	movs	r1, #2
 800030e:	4618      	mov	r0, r3
 8000310:	f003 fd0e 	bl	8003d30 <HAL_RCC_ClockConfig>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800031a:	f000 f9b1 	bl	8000680 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800031e:	2312      	movs	r3, #18
 8000320:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000322:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000326:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000328:	2300      	movs	r3, #0
 800032a:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800032c:	1d3b      	adds	r3, r7, #4
 800032e:	4618      	mov	r0, r3
 8000330:	f003 fe78 	bl	8004024 <HAL_RCCEx_PeriphCLKConfig>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800033a:	f000 f9a1 	bl	8000680 <Error_Handler>
  }
}
 800033e:	bf00      	nop
 8000340:	3750      	adds	r7, #80	@ 0x50
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
	...

08000348 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b084      	sub	sp, #16
 800034c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	2200      	movs	r2, #0
 8000352:	601a      	str	r2, [r3, #0]
 8000354:	605a      	str	r2, [r3, #4]
 8000356:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000358:	4b18      	ldr	r3, [pc, #96]	@ (80003bc <MX_ADC1_Init+0x74>)
 800035a:	4a19      	ldr	r2, [pc, #100]	@ (80003c0 <MX_ADC1_Init+0x78>)
 800035c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800035e:	4b17      	ldr	r3, [pc, #92]	@ (80003bc <MX_ADC1_Init+0x74>)
 8000360:	2200      	movs	r2, #0
 8000362:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000364:	4b15      	ldr	r3, [pc, #84]	@ (80003bc <MX_ADC1_Init+0x74>)
 8000366:	2200      	movs	r2, #0
 8000368:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800036a:	4b14      	ldr	r3, [pc, #80]	@ (80003bc <MX_ADC1_Init+0x74>)
 800036c:	2200      	movs	r2, #0
 800036e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000370:	4b12      	ldr	r3, [pc, #72]	@ (80003bc <MX_ADC1_Init+0x74>)
 8000372:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000376:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000378:	4b10      	ldr	r3, [pc, #64]	@ (80003bc <MX_ADC1_Init+0x74>)
 800037a:	2200      	movs	r2, #0
 800037c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800037e:	4b0f      	ldr	r3, [pc, #60]	@ (80003bc <MX_ADC1_Init+0x74>)
 8000380:	2201      	movs	r2, #1
 8000382:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000384:	480d      	ldr	r0, [pc, #52]	@ (80003bc <MX_ADC1_Init+0x74>)
 8000386:	f000 fb61 	bl	8000a4c <HAL_ADC_Init>
 800038a:	4603      	mov	r3, r0
 800038c:	2b00      	cmp	r3, #0
 800038e:	d001      	beq.n	8000394 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000390:	f000 f976 	bl	8000680 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000394:	2300      	movs	r3, #0
 8000396:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000398:	2301      	movs	r3, #1
 800039a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003a0:	1d3b      	adds	r3, r7, #4
 80003a2:	4619      	mov	r1, r3
 80003a4:	4805      	ldr	r0, [pc, #20]	@ (80003bc <MX_ADC1_Init+0x74>)
 80003a6:	f000 fd65 	bl	8000e74 <HAL_ADC_ConfigChannel>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80003b0:	f000 f966 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003b4:	bf00      	nop
 80003b6:	3710      	adds	r7, #16
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	2000020c 	.word	0x2000020c
 80003c0:	40012400 	.word	0x40012400

080003c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b086      	sub	sp, #24
 80003c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003ca:	f107 0308 	add.w	r3, r7, #8
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	605a      	str	r2, [r3, #4]
 80003d4:	609a      	str	r2, [r3, #8]
 80003d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003d8:	463b      	mov	r3, r7
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003e0:	4b1e      	ldr	r3, [pc, #120]	@ (800045c <MX_TIM2_Init+0x98>)
 80003e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 80003e8:	4b1c      	ldr	r3, [pc, #112]	@ (800045c <MX_TIM2_Init+0x98>)
 80003ea:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80003ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003f0:	4b1a      	ldr	r3, [pc, #104]	@ (800045c <MX_TIM2_Init+0x98>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80003f6:	4b19      	ldr	r3, [pc, #100]	@ (800045c <MX_TIM2_Init+0x98>)
 80003f8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80003fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003fe:	4b17      	ldr	r3, [pc, #92]	@ (800045c <MX_TIM2_Init+0x98>)
 8000400:	2200      	movs	r2, #0
 8000402:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000404:	4b15      	ldr	r3, [pc, #84]	@ (800045c <MX_TIM2_Init+0x98>)
 8000406:	2200      	movs	r2, #0
 8000408:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800040a:	4814      	ldr	r0, [pc, #80]	@ (800045c <MX_TIM2_Init+0x98>)
 800040c:	f003 ff76 	bl	80042fc <HAL_TIM_Base_Init>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000416:	f000 f933 	bl	8000680 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800041a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800041e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000420:	f107 0308 	add.w	r3, r7, #8
 8000424:	4619      	mov	r1, r3
 8000426:	480d      	ldr	r0, [pc, #52]	@ (800045c <MX_TIM2_Init+0x98>)
 8000428:	f004 f998 	bl	800475c <HAL_TIM_ConfigClockSource>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d001      	beq.n	8000436 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000432:	f000 f925 	bl	8000680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000436:	2300      	movs	r3, #0
 8000438:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800043a:	2300      	movs	r3, #0
 800043c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800043e:	463b      	mov	r3, r7
 8000440:	4619      	mov	r1, r3
 8000442:	4806      	ldr	r0, [pc, #24]	@ (800045c <MX_TIM2_Init+0x98>)
 8000444:	f004 fb7a 	bl	8004b3c <HAL_TIMEx_MasterConfigSynchronization>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800044e:	f000 f917 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000452:	bf00      	nop
 8000454:	3718      	adds	r7, #24
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	20000280 	.word	0x20000280

08000460 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b086      	sub	sp, #24
 8000464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000466:	f107 0308 	add.w	r3, r7, #8
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
 800046e:	605a      	str	r2, [r3, #4]
 8000470:	609a      	str	r2, [r3, #8]
 8000472:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000474:	463b      	mov	r3, r7
 8000476:	2200      	movs	r2, #0
 8000478:	601a      	str	r2, [r3, #0]
 800047a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800047c:	4b1d      	ldr	r3, [pc, #116]	@ (80004f4 <MX_TIM3_Init+0x94>)
 800047e:	4a1e      	ldr	r2, [pc, #120]	@ (80004f8 <MX_TIM3_Init+0x98>)
 8000480:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200 - 1;
 8000482:	4b1c      	ldr	r3, [pc, #112]	@ (80004f4 <MX_TIM3_Init+0x94>)
 8000484:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000488:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800048a:	4b1a      	ldr	r3, [pc, #104]	@ (80004f4 <MX_TIM3_Init+0x94>)
 800048c:	2200      	movs	r2, #0
 800048e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000 -1;
 8000490:	4b18      	ldr	r3, [pc, #96]	@ (80004f4 <MX_TIM3_Init+0x94>)
 8000492:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000496:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000498:	4b16      	ldr	r3, [pc, #88]	@ (80004f4 <MX_TIM3_Init+0x94>)
 800049a:	2200      	movs	r2, #0
 800049c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800049e:	4b15      	ldr	r3, [pc, #84]	@ (80004f4 <MX_TIM3_Init+0x94>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004a4:	4813      	ldr	r0, [pc, #76]	@ (80004f4 <MX_TIM3_Init+0x94>)
 80004a6:	f003 ff29 	bl	80042fc <HAL_TIM_Base_Init>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80004b0:	f000 f8e6 	bl	8000680 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80004ba:	f107 0308 	add.w	r3, r7, #8
 80004be:	4619      	mov	r1, r3
 80004c0:	480c      	ldr	r0, [pc, #48]	@ (80004f4 <MX_TIM3_Init+0x94>)
 80004c2:	f004 f94b 	bl	800475c <HAL_TIM_ConfigClockSource>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80004cc:	f000 f8d8 	bl	8000680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80004d0:	2320      	movs	r3, #32
 80004d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004d4:	2300      	movs	r3, #0
 80004d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80004d8:	463b      	mov	r3, r7
 80004da:	4619      	mov	r1, r3
 80004dc:	4805      	ldr	r0, [pc, #20]	@ (80004f4 <MX_TIM3_Init+0x94>)
 80004de:	f004 fb2d 	bl	8004b3c <HAL_TIMEx_MasterConfigSynchronization>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d001      	beq.n	80004ec <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80004e8:	f000 f8ca 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80004ec:	bf00      	nop
 80004ee:	3718      	adds	r7, #24
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	200002c8 	.word	0x200002c8
 80004f8:	40000400 	.word	0x40000400

080004fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000502:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <MX_DMA_Init+0x38>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	4a0b      	ldr	r2, [pc, #44]	@ (8000534 <MX_DMA_Init+0x38>)
 8000508:	f043 0301 	orr.w	r3, r3, #1
 800050c:	6153      	str	r3, [r2, #20]
 800050e:	4b09      	ldr	r3, [pc, #36]	@ (8000534 <MX_DMA_Init+0x38>)
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	f003 0301 	and.w	r3, r3, #1
 8000516:	607b      	str	r3, [r7, #4]
 8000518:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800051a:	2200      	movs	r2, #0
 800051c:	2100      	movs	r1, #0
 800051e:	200b      	movs	r0, #11
 8000520:	f001 f827 	bl	8001572 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000524:	200b      	movs	r0, #11
 8000526:	f001 f840 	bl	80015aa <HAL_NVIC_EnableIRQ>

}
 800052a:	bf00      	nop
 800052c:	3708      	adds	r7, #8
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	40021000 	.word	0x40021000

08000538 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b088      	sub	sp, #32
 800053c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053e:	f107 0310 	add.w	r3, r7, #16
 8000542:	2200      	movs	r2, #0
 8000544:	601a      	str	r2, [r3, #0]
 8000546:	605a      	str	r2, [r3, #4]
 8000548:	609a      	str	r2, [r3, #8]
 800054a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800054c:	4b1e      	ldr	r3, [pc, #120]	@ (80005c8 <MX_GPIO_Init+0x90>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a1d      	ldr	r2, [pc, #116]	@ (80005c8 <MX_GPIO_Init+0x90>)
 8000552:	f043 0310 	orr.w	r3, r3, #16
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <MX_GPIO_Init+0x90>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f003 0310 	and.w	r3, r3, #16
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000564:	4b18      	ldr	r3, [pc, #96]	@ (80005c8 <MX_GPIO_Init+0x90>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	4a17      	ldr	r2, [pc, #92]	@ (80005c8 <MX_GPIO_Init+0x90>)
 800056a:	f043 0320 	orr.w	r3, r3, #32
 800056e:	6193      	str	r3, [r2, #24]
 8000570:	4b15      	ldr	r3, [pc, #84]	@ (80005c8 <MX_GPIO_Init+0x90>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	f003 0320 	and.w	r3, r3, #32
 8000578:	60bb      	str	r3, [r7, #8]
 800057a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800057c:	4b12      	ldr	r3, [pc, #72]	@ (80005c8 <MX_GPIO_Init+0x90>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a11      	ldr	r2, [pc, #68]	@ (80005c8 <MX_GPIO_Init+0x90>)
 8000582:	f043 0304 	orr.w	r3, r3, #4
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b0f      	ldr	r3, [pc, #60]	@ (80005c8 <MX_GPIO_Init+0x90>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0304 	and.w	r3, r3, #4
 8000590:	607b      	str	r3, [r7, #4]
 8000592:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800059a:	480c      	ldr	r0, [pc, #48]	@ (80005cc <MX_GPIO_Init+0x94>)
 800059c:	f001 fbce 	bl	8001d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80005a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a6:	2301      	movs	r3, #1
 80005a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005aa:	2300      	movs	r3, #0
 80005ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ae:	2302      	movs	r3, #2
 80005b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005b2:	f107 0310 	add.w	r3, r7, #16
 80005b6:	4619      	mov	r1, r3
 80005b8:	4804      	ldr	r0, [pc, #16]	@ (80005cc <MX_GPIO_Init+0x94>)
 80005ba:	f001 fa3b 	bl	8001a34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005be:	bf00      	nop
 80005c0:	3720      	adds	r7, #32
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40021000 	.word	0x40021000
 80005cc:	40011000 	.word	0x40011000

080005d0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]

    if (htim->Instance == TIM2)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80005e0:	d11f      	bne.n	8000622 <HAL_TIM_PeriodElapsedCallback+0x52>
    {
        seconds++;
 80005e2:	4b12      	ldr	r3, [pc, #72]	@ (800062c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	3301      	adds	r3, #1
 80005e8:	4a10      	ldr	r2, [pc, #64]	@ (800062c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80005ea:	6013      	str	r3, [r2, #0]
        uint8_t result = USBD_OK;
 80005ec:	2300      	movs	r3, #0
 80005ee:	73fb      	strb	r3, [r7, #15]
        memcpy(message, command, strlen(command));
 80005f0:	480f      	ldr	r0, [pc, #60]	@ (8000630 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80005f2:	f7ff fdab 	bl	800014c <strlen>
 80005f6:	4603      	mov	r3, r0
 80005f8:	461a      	mov	r2, r3
 80005fa:	490d      	ldr	r1, [pc, #52]	@ (8000630 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80005fc:	480d      	ldr	r0, [pc, #52]	@ (8000634 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80005fe:	f008 ff21 	bl	8009444 <memcpy>
        int n = sprintf(message, "Seconds elapsed: %lu\n", seconds);
 8000602:	4b0a      	ldr	r3, [pc, #40]	@ (800062c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	461a      	mov	r2, r3
 8000608:	490b      	ldr	r1, [pc, #44]	@ (8000638 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800060a:	480a      	ldr	r0, [pc, #40]	@ (8000634 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800060c:	f008 feb4 	bl	8009378 <siprintf>
 8000610:	60b8      	str	r0, [r7, #8]
        //do{
        	result = CDC_Transmit_FS((uint8_t*)message, n);
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	b29b      	uxth	r3, r3
 8000616:	4619      	mov	r1, r3
 8000618:	4806      	ldr	r0, [pc, #24]	@ (8000634 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800061a:	f008 facf 	bl	8008bbc <CDC_Transmit_FS>
 800061e:	4603      	mov	r3, r0
 8000620:	73fb      	strb	r3, [r7, #15]
    		  snprintf("Value: %.2f \n", adc_value);
    		  CDC_Transmit_FS((uint8_t*)adc_value, sizeof(adc_value));
    	  }
    }*/

}
 8000622:	bf00      	nop
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000310 	.word	0x20000310
 8000630:	20000314 	.word	0x20000314
 8000634:	20000334 	.word	0x20000334
 8000638:	08009d4c 	.word	0x08009d4c

0800063c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	uint8_t result;
	int n = sprintf(adc_message, "Value: %d\n", adc_buf[0]);
 8000644:	4b0b      	ldr	r3, [pc, #44]	@ (8000674 <HAL_ADC_ConvCpltCallback+0x38>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	461a      	mov	r2, r3
 800064a:	490b      	ldr	r1, [pc, #44]	@ (8000678 <HAL_ADC_ConvCpltCallback+0x3c>)
 800064c:	480b      	ldr	r0, [pc, #44]	@ (800067c <HAL_ADC_ConvCpltCallback+0x40>)
 800064e:	f008 fe93 	bl	8009378 <siprintf>
 8000652:	60f8      	str	r0, [r7, #12]
	do{
		result = CDC_Transmit_FS((uint8_t*)adc_message, n);
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	b29b      	uxth	r3, r3
 8000658:	4619      	mov	r1, r3
 800065a:	4808      	ldr	r0, [pc, #32]	@ (800067c <HAL_ADC_ConvCpltCallback+0x40>)
 800065c:	f008 faae 	bl	8008bbc <CDC_Transmit_FS>
 8000660:	4603      	mov	r3, r0
 8000662:	72fb      	strb	r3, [r7, #11]
	} while(result != USBD_OK);
 8000664:	7afb      	ldrb	r3, [r7, #11]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d1f4      	bne.n	8000654 <HAL_ADC_ConvCpltCallback+0x18>

}
 800066a:	bf00      	nop
 800066c:	bf00      	nop
 800066e:	3710      	adds	r7, #16
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000398 	.word	0x20000398
 8000678:	08009d64 	.word	0x08009d64
 800067c:	20000354 	.word	0x20000354

08000680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000684:	b672      	cpsid	i
}
 8000686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <Error_Handler+0x8>

0800068c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800068c:	b480      	push	{r7}
 800068e:	b085      	sub	sp, #20
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000692:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <HAL_MspInit+0x5c>)
 8000694:	699b      	ldr	r3, [r3, #24]
 8000696:	4a14      	ldr	r2, [pc, #80]	@ (80006e8 <HAL_MspInit+0x5c>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6193      	str	r3, [r2, #24]
 800069e:	4b12      	ldr	r3, [pc, #72]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006aa:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006ac:	69db      	ldr	r3, [r3, #28]
 80006ae:	4a0e      	ldr	r2, [pc, #56]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b4:	61d3      	str	r3, [r2, #28]
 80006b6:	4b0c      	ldr	r3, [pc, #48]	@ (80006e8 <HAL_MspInit+0x5c>)
 80006b8:	69db      	ldr	r3, [r3, #28]
 80006ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006c2:	4b0a      	ldr	r3, [pc, #40]	@ (80006ec <HAL_MspInit+0x60>)
 80006c4:	685b      	ldr	r3, [r3, #4]
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006d6:	60fb      	str	r3, [r7, #12]
 80006d8:	4a04      	ldr	r2, [pc, #16]	@ (80006ec <HAL_MspInit+0x60>)
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006de:	bf00      	nop
 80006e0:	3714      	adds	r7, #20
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr
 80006e8:	40021000 	.word	0x40021000
 80006ec:	40010000 	.word	0x40010000

080006f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b088      	sub	sp, #32
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f8:	f107 0310 	add.w	r3, r7, #16
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	605a      	str	r2, [r3, #4]
 8000702:	609a      	str	r2, [r3, #8]
 8000704:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a28      	ldr	r2, [pc, #160]	@ (80007ac <HAL_ADC_MspInit+0xbc>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d149      	bne.n	80007a4 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000710:	4b27      	ldr	r3, [pc, #156]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 8000712:	699b      	ldr	r3, [r3, #24]
 8000714:	4a26      	ldr	r2, [pc, #152]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 8000716:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800071a:	6193      	str	r3, [r2, #24]
 800071c:	4b24      	ldr	r3, [pc, #144]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000728:	4b21      	ldr	r3, [pc, #132]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 800072a:	699b      	ldr	r3, [r3, #24]
 800072c:	4a20      	ldr	r2, [pc, #128]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 800072e:	f043 0304 	orr.w	r3, r3, #4
 8000732:	6193      	str	r3, [r2, #24]
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <HAL_ADC_MspInit+0xc0>)
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	f003 0304 	and.w	r3, r3, #4
 800073c:	60bb      	str	r3, [r7, #8]
 800073e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000740:	2301      	movs	r3, #1
 8000742:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000744:	2303      	movs	r3, #3
 8000746:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000748:	f107 0310 	add.w	r3, r7, #16
 800074c:	4619      	mov	r1, r3
 800074e:	4819      	ldr	r0, [pc, #100]	@ (80007b4 <HAL_ADC_MspInit+0xc4>)
 8000750:	f001 f970 	bl	8001a34 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000754:	4b18      	ldr	r3, [pc, #96]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000756:	4a19      	ldr	r2, [pc, #100]	@ (80007bc <HAL_ADC_MspInit+0xcc>)
 8000758:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800075a:	4b17      	ldr	r3, [pc, #92]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800075c:	2200      	movs	r2, #0
 800075e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000760:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000762:	2200      	movs	r2, #0
 8000764:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000766:	4b14      	ldr	r3, [pc, #80]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000768:	2280      	movs	r2, #128	@ 0x80
 800076a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800076c:	4b12      	ldr	r3, [pc, #72]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800076e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000772:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000774:	4b10      	ldr	r3, [pc, #64]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000776:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800077a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800077c:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800077e:	2220      	movs	r2, #32
 8000780:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000782:	4b0d      	ldr	r3, [pc, #52]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 8000784:	2200      	movs	r2, #0
 8000786:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000788:	480b      	ldr	r0, [pc, #44]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800078a:	f000 ff29 	bl	80015e0 <HAL_DMA_Init>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000794:	f7ff ff74 	bl	8000680 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	4a07      	ldr	r2, [pc, #28]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 800079c:	621a      	str	r2, [r3, #32]
 800079e:	4a06      	ldr	r2, [pc, #24]	@ (80007b8 <HAL_ADC_MspInit+0xc8>)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80007a4:	bf00      	nop
 80007a6:	3720      	adds	r7, #32
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	40012400 	.word	0x40012400
 80007b0:	40021000 	.word	0x40021000
 80007b4:	40010800 	.word	0x40010800
 80007b8:	2000023c 	.word	0x2000023c
 80007bc:	40020008 	.word	0x40020008

080007c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80007d0:	d114      	bne.n	80007fc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007d2:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <HAL_TIM_Base_MspInit+0x68>)
 80007d4:	69db      	ldr	r3, [r3, #28]
 80007d6:	4a14      	ldr	r2, [pc, #80]	@ (8000828 <HAL_TIM_Base_MspInit+0x68>)
 80007d8:	f043 0301 	orr.w	r3, r3, #1
 80007dc:	61d3      	str	r3, [r2, #28]
 80007de:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <HAL_TIM_Base_MspInit+0x68>)
 80007e0:	69db      	ldr	r3, [r3, #28]
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2100      	movs	r1, #0
 80007ee:	201c      	movs	r0, #28
 80007f0:	f000 febf 	bl	8001572 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80007f4:	201c      	movs	r0, #28
 80007f6:	f000 fed8 	bl	80015aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80007fa:	e010      	b.n	800081e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a0a      	ldr	r2, [pc, #40]	@ (800082c <HAL_TIM_Base_MspInit+0x6c>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d10b      	bne.n	800081e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000806:	4b08      	ldr	r3, [pc, #32]	@ (8000828 <HAL_TIM_Base_MspInit+0x68>)
 8000808:	69db      	ldr	r3, [r3, #28]
 800080a:	4a07      	ldr	r2, [pc, #28]	@ (8000828 <HAL_TIM_Base_MspInit+0x68>)
 800080c:	f043 0302 	orr.w	r3, r3, #2
 8000810:	61d3      	str	r3, [r2, #28]
 8000812:	4b05      	ldr	r3, [pc, #20]	@ (8000828 <HAL_TIM_Base_MspInit+0x68>)
 8000814:	69db      	ldr	r3, [r3, #28]
 8000816:	f003 0302 	and.w	r3, r3, #2
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	68bb      	ldr	r3, [r7, #8]
}
 800081e:	bf00      	nop
 8000820:	3710      	adds	r7, #16
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40021000 	.word	0x40021000
 800082c:	40000400 	.word	0x40000400

08000830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000834:	bf00      	nop
 8000836:	e7fd      	b.n	8000834 <NMI_Handler+0x4>

08000838 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800083c:	bf00      	nop
 800083e:	e7fd      	b.n	800083c <HardFault_Handler+0x4>

08000840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <MemManage_Handler+0x4>

08000848 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800084c:	bf00      	nop
 800084e:	e7fd      	b.n	800084c <BusFault_Handler+0x4>

08000850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000854:	bf00      	nop
 8000856:	e7fd      	b.n	8000854 <UsageFault_Handler+0x4>

08000858 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	bc80      	pop	{r7}
 8000862:	4770      	bx	lr

08000864 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000868:	bf00      	nop
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr

08000870 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000874:	bf00      	nop
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr

0800087c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000880:	f000 f8c8 	bl	8000a14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}

08000888 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800088c:	4802      	ldr	r0, [pc, #8]	@ (8000898 <DMA1_Channel1_IRQHandler+0x10>)
 800088e:	f000 ff9d 	bl	80017cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	2000023c 	.word	0x2000023c

0800089c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80008a0:	4802      	ldr	r0, [pc, #8]	@ (80008ac <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80008a2:	f001 fb7f 	bl	8001fa4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	2000106c 	.word	0x2000106c

080008b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008b4:	4802      	ldr	r0, [pc, #8]	@ (80008c0 <TIM2_IRQHandler+0x10>)
 80008b6:	f003 fe61 	bl	800457c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	20000280 	.word	0x20000280

080008c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b086      	sub	sp, #24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008cc:	4a14      	ldr	r2, [pc, #80]	@ (8000920 <_sbrk+0x5c>)
 80008ce:	4b15      	ldr	r3, [pc, #84]	@ (8000924 <_sbrk+0x60>)
 80008d0:	1ad3      	subs	r3, r2, r3
 80008d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008d8:	4b13      	ldr	r3, [pc, #76]	@ (8000928 <_sbrk+0x64>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d102      	bne.n	80008e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008e0:	4b11      	ldr	r3, [pc, #68]	@ (8000928 <_sbrk+0x64>)
 80008e2:	4a12      	ldr	r2, [pc, #72]	@ (800092c <_sbrk+0x68>)
 80008e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008e6:	4b10      	ldr	r3, [pc, #64]	@ (8000928 <_sbrk+0x64>)
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4413      	add	r3, r2
 80008ee:	693a      	ldr	r2, [r7, #16]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d207      	bcs.n	8000904 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008f4:	f008 fd7a 	bl	80093ec <__errno>
 80008f8:	4603      	mov	r3, r0
 80008fa:	220c      	movs	r2, #12
 80008fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000902:	e009      	b.n	8000918 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000904:	4b08      	ldr	r3, [pc, #32]	@ (8000928 <_sbrk+0x64>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800090a:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <_sbrk+0x64>)
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4413      	add	r3, r2
 8000912:	4a05      	ldr	r2, [pc, #20]	@ (8000928 <_sbrk+0x64>)
 8000914:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000916:	68fb      	ldr	r3, [r7, #12]
}
 8000918:	4618      	mov	r0, r3
 800091a:	3718      	adds	r7, #24
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20005000 	.word	0x20005000
 8000924:	00000400 	.word	0x00000400
 8000928:	2000039c 	.word	0x2000039c
 800092c:	200016b0 	.word	0x200016b0

08000930 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	bc80      	pop	{r7}
 800093a:	4770      	bx	lr

0800093c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800093c:	f7ff fff8 	bl	8000930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000940:	480b      	ldr	r0, [pc, #44]	@ (8000970 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000942:	490c      	ldr	r1, [pc, #48]	@ (8000974 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000944:	4a0c      	ldr	r2, [pc, #48]	@ (8000978 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000946:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000948:	e002      	b.n	8000950 <LoopCopyDataInit>

0800094a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800094a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800094c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800094e:	3304      	adds	r3, #4

08000950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000954:	d3f9      	bcc.n	800094a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000956:	4a09      	ldr	r2, [pc, #36]	@ (800097c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000958:	4c09      	ldr	r4, [pc, #36]	@ (8000980 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800095a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800095c:	e001      	b.n	8000962 <LoopFillZerobss>

0800095e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800095e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000960:	3204      	adds	r2, #4

08000962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000964:	d3fb      	bcc.n	800095e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000966:	f008 fd47 	bl	80093f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800096a:	f7ff fbf7 	bl	800015c <main>
  bx lr
 800096e:	4770      	bx	lr
  ldr r0, =_sdata
 8000970:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000974:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8000978:	08009e3c 	.word	0x08009e3c
  ldr r2, =_sbss
 800097c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8000980:	200016ac 	.word	0x200016ac

08000984 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000984:	e7fe      	b.n	8000984 <ADC1_2_IRQHandler>
	...

08000988 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800098c:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <HAL_Init+0x28>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a07      	ldr	r2, [pc, #28]	@ (80009b0 <HAL_Init+0x28>)
 8000992:	f043 0310 	orr.w	r3, r3, #16
 8000996:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000998:	2003      	movs	r0, #3
 800099a:	f000 fddf 	bl	800155c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800099e:	200f      	movs	r0, #15
 80009a0:	f000 f808 	bl	80009b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009a4:	f7ff fe72 	bl	800068c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009a8:	2300      	movs	r3, #0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40022000 	.word	0x40022000

080009b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009bc:	4b12      	ldr	r3, [pc, #72]	@ (8000a08 <HAL_InitTick+0x54>)
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <HAL_InitTick+0x58>)
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	4619      	mov	r1, r3
 80009c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80009d2:	4618      	mov	r0, r3
 80009d4:	f000 fdf7 	bl	80015c6 <HAL_SYSTICK_Config>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
 80009e0:	e00e      	b.n	8000a00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2b0f      	cmp	r3, #15
 80009e6:	d80a      	bhi.n	80009fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009e8:	2200      	movs	r2, #0
 80009ea:	6879      	ldr	r1, [r7, #4]
 80009ec:	f04f 30ff 	mov.w	r0, #4294967295
 80009f0:	f000 fdbf 	bl	8001572 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009f4:	4a06      	ldr	r2, [pc, #24]	@ (8000a10 <HAL_InitTick+0x5c>)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009fa:	2300      	movs	r3, #0
 80009fc:	e000      	b.n	8000a00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009fe:	2301      	movs	r3, #1
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000024 	.word	0x20000024
 8000a0c:	2000002c 	.word	0x2000002c
 8000a10:	20000028 	.word	0x20000028

08000a14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a18:	4b05      	ldr	r3, [pc, #20]	@ (8000a30 <HAL_IncTick+0x1c>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b05      	ldr	r3, [pc, #20]	@ (8000a34 <HAL_IncTick+0x20>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4413      	add	r3, r2
 8000a24:	4a03      	ldr	r2, [pc, #12]	@ (8000a34 <HAL_IncTick+0x20>)
 8000a26:	6013      	str	r3, [r2, #0]
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bc80      	pop	{r7}
 8000a2e:	4770      	bx	lr
 8000a30:	2000002c 	.word	0x2000002c
 8000a34:	200003a0 	.word	0x200003a0

08000a38 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a3c:	4b02      	ldr	r3, [pc, #8]	@ (8000a48 <HAL_GetTick+0x10>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr
 8000a48:	200003a0 	.word	0x200003a0

08000a4c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a54:	2300      	movs	r3, #0
 8000a56:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d101      	bne.n	8000a6e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e0be      	b.n	8000bec <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d109      	bne.n	8000a90 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2200      	movs	r2, #0
 8000a80:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2200      	movs	r2, #0
 8000a86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a8a:	6878      	ldr	r0, [r7, #4]
 8000a8c:	f7ff fe30 	bl	80006f0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000a90:	6878      	ldr	r0, [r7, #4]
 8000a92:	f000 fb41 	bl	8001118 <ADC_ConversionStop_Disable>
 8000a96:	4603      	mov	r3, r0
 8000a98:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a9e:	f003 0310 	and.w	r3, r3, #16
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	f040 8099 	bne.w	8000bda <HAL_ADC_Init+0x18e>
 8000aa8:	7dfb      	ldrb	r3, [r7, #23]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	f040 8095 	bne.w	8000bda <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ab4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000ab8:	f023 0302 	bic.w	r3, r3, #2
 8000abc:	f043 0202 	orr.w	r2, r3, #2
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000acc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	7b1b      	ldrb	r3, [r3, #12]
 8000ad2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ad4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ad6:	68ba      	ldr	r2, [r7, #8]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	689b      	ldr	r3, [r3, #8]
 8000ae0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000ae4:	d003      	beq.n	8000aee <HAL_ADC_Init+0xa2>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	689b      	ldr	r3, [r3, #8]
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d102      	bne.n	8000af4 <HAL_ADC_Init+0xa8>
 8000aee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000af2:	e000      	b.n	8000af6 <HAL_ADC_Init+0xaa>
 8000af4:	2300      	movs	r3, #0
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	7d1b      	ldrb	r3, [r3, #20]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d119      	bne.n	8000b38 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	7b1b      	ldrb	r3, [r3, #12]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d109      	bne.n	8000b20 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	3b01      	subs	r3, #1
 8000b12:	035a      	lsls	r2, r3, #13
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b1c:	613b      	str	r3, [r7, #16]
 8000b1e:	e00b      	b.n	8000b38 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b24:	f043 0220 	orr.w	r2, r3, #32
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b30:	f043 0201 	orr.w	r2, r3, #1
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	689a      	ldr	r2, [r3, #8]
 8000b52:	4b28      	ldr	r3, [pc, #160]	@ (8000bf4 <HAL_ADC_Init+0x1a8>)
 8000b54:	4013      	ands	r3, r2
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	6812      	ldr	r2, [r2, #0]
 8000b5a:	68b9      	ldr	r1, [r7, #8]
 8000b5c:	430b      	orrs	r3, r1
 8000b5e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000b68:	d003      	beq.n	8000b72 <HAL_ADC_Init+0x126>
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	689b      	ldr	r3, [r3, #8]
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d104      	bne.n	8000b7c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	691b      	ldr	r3, [r3, #16]
 8000b76:	3b01      	subs	r3, #1
 8000b78:	051b      	lsls	r3, r3, #20
 8000b7a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b82:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	68fa      	ldr	r2, [r7, #12]
 8000b8c:	430a      	orrs	r2, r1
 8000b8e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <HAL_ADC_Init+0x1ac>)
 8000b98:	4013      	ands	r3, r2
 8000b9a:	68ba      	ldr	r2, [r7, #8]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d10b      	bne.n	8000bb8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000baa:	f023 0303 	bic.w	r3, r3, #3
 8000bae:	f043 0201 	orr.w	r2, r3, #1
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000bb6:	e018      	b.n	8000bea <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bbc:	f023 0312 	bic.w	r3, r3, #18
 8000bc0:	f043 0210 	orr.w	r2, r3, #16
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bcc:	f043 0201 	orr.w	r2, r3, #1
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000bd8:	e007      	b.n	8000bea <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bde:	f043 0210 	orr.w	r2, r3, #16
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000bea:	7dfb      	ldrb	r3, [r7, #23]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	ffe1f7fd 	.word	0xffe1f7fd
 8000bf8:	ff1f0efe 	.word	0xff1f0efe

08000bfc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	60b9      	str	r1, [r7, #8]
 8000c06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a64      	ldr	r2, [pc, #400]	@ (8000da4 <HAL_ADC_Start_DMA+0x1a8>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d004      	beq.n	8000c20 <HAL_ADC_Start_DMA+0x24>
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a63      	ldr	r2, [pc, #396]	@ (8000da8 <HAL_ADC_Start_DMA+0x1ac>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d106      	bne.n	8000c2e <HAL_ADC_Start_DMA+0x32>
 8000c20:	4b60      	ldr	r3, [pc, #384]	@ (8000da4 <HAL_ADC_Start_DMA+0x1a8>)
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	f040 80b3 	bne.w	8000d94 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d101      	bne.n	8000c3c <HAL_ADC_Start_DMA+0x40>
 8000c38:	2302      	movs	r3, #2
 8000c3a:	e0ae      	b.n	8000d9a <HAL_ADC_Start_DMA+0x19e>
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	2201      	movs	r2, #1
 8000c40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000c44:	68f8      	ldr	r0, [r7, #12]
 8000c46:	f000 fa0d 	bl	8001064 <ADC_Enable>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000c4e:	7dfb      	ldrb	r3, [r7, #23]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	f040 809a 	bne.w	8000d8a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c5a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000c5e:	f023 0301 	bic.w	r3, r3, #1
 8000c62:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a4e      	ldr	r2, [pc, #312]	@ (8000da8 <HAL_ADC_Start_DMA+0x1ac>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d105      	bne.n	8000c80 <HAL_ADC_Start_DMA+0x84>
 8000c74:	4b4b      	ldr	r3, [pc, #300]	@ (8000da4 <HAL_ADC_Start_DMA+0x1a8>)
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d115      	bne.n	8000cac <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c84:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d026      	beq.n	8000ce8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c9e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000ca2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000caa:	e01d      	b.n	8000ce8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cb0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a39      	ldr	r2, [pc, #228]	@ (8000da4 <HAL_ADC_Start_DMA+0x1a8>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d004      	beq.n	8000ccc <HAL_ADC_Start_DMA+0xd0>
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a38      	ldr	r2, [pc, #224]	@ (8000da8 <HAL_ADC_Start_DMA+0x1ac>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d10d      	bne.n	8000ce8 <HAL_ADC_Start_DMA+0xec>
 8000ccc:	4b35      	ldr	r3, [pc, #212]	@ (8000da4 <HAL_ADC_Start_DMA+0x1a8>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d007      	beq.n	8000ce8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cdc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000ce0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d006      	beq.n	8000d02 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cf8:	f023 0206 	bic.w	r2, r3, #6
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d00:	e002      	b.n	8000d08 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	2200      	movs	r2, #0
 8000d06:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	6a1b      	ldr	r3, [r3, #32]
 8000d14:	4a25      	ldr	r2, [pc, #148]	@ (8000dac <HAL_ADC_Start_DMA+0x1b0>)
 8000d16:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	6a1b      	ldr	r3, [r3, #32]
 8000d1c:	4a24      	ldr	r2, [pc, #144]	@ (8000db0 <HAL_ADC_Start_DMA+0x1b4>)
 8000d1e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	6a1b      	ldr	r3, [r3, #32]
 8000d24:	4a23      	ldr	r2, [pc, #140]	@ (8000db4 <HAL_ADC_Start_DMA+0x1b8>)
 8000d26:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f06f 0202 	mvn.w	r2, #2
 8000d30:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	689a      	ldr	r2, [r3, #8]
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000d40:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	6a18      	ldr	r0, [r3, #32]
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	334c      	adds	r3, #76	@ 0x4c
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	68ba      	ldr	r2, [r7, #8]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f000 fc9f 	bl	8001694 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	689b      	ldr	r3, [r3, #8]
 8000d5c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000d60:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000d64:	d108      	bne.n	8000d78 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	689a      	ldr	r2, [r3, #8]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000d74:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000d76:	e00f      	b.n	8000d98 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	689a      	ldr	r2, [r3, #8]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000d86:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000d88:	e006      	b.n	8000d98 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8000d92:	e001      	b.n	8000d98 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000d94:	2301      	movs	r3, #1
 8000d96:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3718      	adds	r7, #24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40012400 	.word	0x40012400
 8000da8:	40012800 	.word	0x40012800
 8000dac:	0800119b 	.word	0x0800119b
 8000db0:	08001217 	.word	0x08001217
 8000db4:	08001233 	.word	0x08001233

08000db8 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d101      	bne.n	8000dd2 <HAL_ADC_Stop_DMA+0x1a>
 8000dce:	2302      	movs	r3, #2
 8000dd0:	e03a      	b.n	8000e48 <HAL_ADC_Stop_DMA+0x90>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f000 f99c 	bl	8001118 <ADC_ConversionStop_Disable>
 8000de0:	4603      	mov	r3, r0
 8000de2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d129      	bne.n	8000e3e <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	689a      	ldr	r2, [r3, #8]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000df8:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d11a      	bne.n	8000e3e <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6a1b      	ldr	r3, [r3, #32]
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 fca1 	bl	8001754 <HAL_DMA_Abort>
 8000e12:	4603      	mov	r3, r0
 8000e14:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d10a      	bne.n	8000e32 <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e20:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000e24:	f023 0301 	bic.w	r3, r3, #1
 8000e28:	f043 0201 	orr.w	r2, r3, #1
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000e30:	e005      	b.n	8000e3e <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e36:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2200      	movs	r2, #0
 8000e42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000e58:	bf00      	nop
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bc80      	pop	{r7}
 8000e60:	4770      	bx	lr

08000e62 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000e62:	b480      	push	{r7}
 8000e64:	b083      	sub	sp, #12
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr

08000e74 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d101      	bne.n	8000e94 <HAL_ADC_ConfigChannel+0x20>
 8000e90:	2302      	movs	r3, #2
 8000e92:	e0dc      	b.n	800104e <HAL_ADC_ConfigChannel+0x1da>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2201      	movs	r2, #1
 8000e98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b06      	cmp	r3, #6
 8000ea2:	d81c      	bhi.n	8000ede <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685a      	ldr	r2, [r3, #4]
 8000eae:	4613      	mov	r3, r2
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	4413      	add	r3, r2
 8000eb4:	3b05      	subs	r3, #5
 8000eb6:	221f      	movs	r2, #31
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	4019      	ands	r1, r3
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	6818      	ldr	r0, [r3, #0]
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685a      	ldr	r2, [r3, #4]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	4413      	add	r3, r2
 8000ece:	3b05      	subs	r3, #5
 8000ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	430a      	orrs	r2, r1
 8000eda:	635a      	str	r2, [r3, #52]	@ 0x34
 8000edc:	e03c      	b.n	8000f58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	2b0c      	cmp	r3, #12
 8000ee4:	d81c      	bhi.n	8000f20 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685a      	ldr	r2, [r3, #4]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	4413      	add	r3, r2
 8000ef6:	3b23      	subs	r3, #35	@ 0x23
 8000ef8:	221f      	movs	r2, #31
 8000efa:	fa02 f303 	lsl.w	r3, r2, r3
 8000efe:	43db      	mvns	r3, r3
 8000f00:	4019      	ands	r1, r3
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	6818      	ldr	r0, [r3, #0]
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685a      	ldr	r2, [r3, #4]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	4413      	add	r3, r2
 8000f10:	3b23      	subs	r3, #35	@ 0x23
 8000f12:	fa00 f203 	lsl.w	r2, r0, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	430a      	orrs	r2, r1
 8000f1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f1e:	e01b      	b.n	8000f58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685a      	ldr	r2, [r3, #4]
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	4413      	add	r3, r2
 8000f30:	3b41      	subs	r3, #65	@ 0x41
 8000f32:	221f      	movs	r2, #31
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	4019      	ands	r1, r3
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	6818      	ldr	r0, [r3, #0]
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685a      	ldr	r2, [r3, #4]
 8000f44:	4613      	mov	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	4413      	add	r3, r2
 8000f4a:	3b41      	subs	r3, #65	@ 0x41
 8000f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	430a      	orrs	r2, r1
 8000f56:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b09      	cmp	r3, #9
 8000f5e:	d91c      	bls.n	8000f9a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	68d9      	ldr	r1, [r3, #12]
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	4413      	add	r3, r2
 8000f70:	3b1e      	subs	r3, #30
 8000f72:	2207      	movs	r2, #7
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	4019      	ands	r1, r3
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	6898      	ldr	r0, [r3, #8]
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	4613      	mov	r3, r2
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	4413      	add	r3, r2
 8000f8a:	3b1e      	subs	r3, #30
 8000f8c:	fa00 f203 	lsl.w	r2, r0, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	430a      	orrs	r2, r1
 8000f96:	60da      	str	r2, [r3, #12]
 8000f98:	e019      	b.n	8000fce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	6919      	ldr	r1, [r3, #16]
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	4413      	add	r3, r2
 8000faa:	2207      	movs	r2, #7
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	4019      	ands	r1, r3
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	6898      	ldr	r0, [r3, #8]
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	4413      	add	r3, r2
 8000fc2:	fa00 f203 	lsl.w	r2, r0, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	430a      	orrs	r2, r1
 8000fcc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b10      	cmp	r3, #16
 8000fd4:	d003      	beq.n	8000fde <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000fda:	2b11      	cmp	r3, #17
 8000fdc:	d132      	bne.n	8001044 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a1d      	ldr	r2, [pc, #116]	@ (8001058 <HAL_ADC_ConfigChannel+0x1e4>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d125      	bne.n	8001034 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d126      	bne.n	8001044 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	689a      	ldr	r2, [r3, #8]
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001004:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2b10      	cmp	r3, #16
 800100c:	d11a      	bne.n	8001044 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800100e:	4b13      	ldr	r3, [pc, #76]	@ (800105c <HAL_ADC_ConfigChannel+0x1e8>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a13      	ldr	r2, [pc, #76]	@ (8001060 <HAL_ADC_ConfigChannel+0x1ec>)
 8001014:	fba2 2303 	umull	r2, r3, r2, r3
 8001018:	0c9a      	lsrs	r2, r3, #18
 800101a:	4613      	mov	r3, r2
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	4413      	add	r3, r2
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001024:	e002      	b.n	800102c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	3b01      	subs	r3, #1
 800102a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1f9      	bne.n	8001026 <HAL_ADC_ConfigChannel+0x1b2>
 8001032:	e007      	b.n	8001044 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001038:	f043 0220 	orr.w	r2, r3, #32
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2200      	movs	r2, #0
 8001048:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800104c:	7bfb      	ldrb	r3, [r7, #15]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3714      	adds	r7, #20
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr
 8001058:	40012400 	.word	0x40012400
 800105c:	20000024 	.word	0x20000024
 8001060:	431bde83 	.word	0x431bde83

08001064 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800106c:	2300      	movs	r3, #0
 800106e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	2b01      	cmp	r3, #1
 8001080:	d040      	beq.n	8001104 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	689a      	ldr	r2, [r3, #8]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f042 0201 	orr.w	r2, r2, #1
 8001090:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001092:	4b1f      	ldr	r3, [pc, #124]	@ (8001110 <ADC_Enable+0xac>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a1f      	ldr	r2, [pc, #124]	@ (8001114 <ADC_Enable+0xb0>)
 8001098:	fba2 2303 	umull	r2, r3, r2, r3
 800109c:	0c9b      	lsrs	r3, r3, #18
 800109e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80010a0:	e002      	b.n	80010a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	3b01      	subs	r3, #1
 80010a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1f9      	bne.n	80010a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80010ae:	f7ff fcc3 	bl	8000a38 <HAL_GetTick>
 80010b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80010b4:	e01f      	b.n	80010f6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80010b6:	f7ff fcbf 	bl	8000a38 <HAL_GetTick>
 80010ba:	4602      	mov	r2, r0
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d918      	bls.n	80010f6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	689b      	ldr	r3, [r3, #8]
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d011      	beq.n	80010f6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010d6:	f043 0210 	orr.w	r2, r3, #16
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010e2:	f043 0201 	orr.w	r2, r3, #1
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e007      	b.n	8001106 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b01      	cmp	r3, #1
 8001102:	d1d8      	bne.n	80010b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000024 	.word	0x20000024
 8001114:	431bde83 	.word	0x431bde83

08001118 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001120:	2300      	movs	r3, #0
 8001122:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	2b01      	cmp	r3, #1
 8001130:	d12e      	bne.n	8001190 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	689a      	ldr	r2, [r3, #8]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f022 0201 	bic.w	r2, r2, #1
 8001140:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001142:	f7ff fc79 	bl	8000a38 <HAL_GetTick>
 8001146:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001148:	e01b      	b.n	8001182 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800114a:	f7ff fc75 	bl	8000a38 <HAL_GetTick>
 800114e:	4602      	mov	r2, r0
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	2b02      	cmp	r3, #2
 8001156:	d914      	bls.n	8001182 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	2b01      	cmp	r3, #1
 8001164:	d10d      	bne.n	8001182 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800116a:	f043 0210 	orr.w	r2, r3, #16
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001176:	f043 0201 	orr.w	r2, r3, #1
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e007      	b.n	8001192 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	f003 0301 	and.w	r3, r3, #1
 800118c:	2b01      	cmp	r3, #1
 800118e:	d0dc      	beq.n	800114a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001190:	2300      	movs	r3, #0
}
 8001192:	4618      	mov	r0, r3
 8001194:	3710      	adds	r7, #16
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b084      	sub	sp, #16
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d127      	bne.n	8001204 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80011ca:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80011ce:	d115      	bne.n	80011fc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d111      	bne.n	80011fc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d105      	bne.n	80011fc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011f4:	f043 0201 	orr.w	r2, r3, #1
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80011fc:	68f8      	ldr	r0, [r7, #12]
 80011fe:	f7ff fa1d 	bl	800063c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001202:	e004      	b.n	800120e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	6a1b      	ldr	r3, [r3, #32]
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	4798      	blx	r3
}
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b084      	sub	sp, #16
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001222:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001224:	68f8      	ldr	r0, [r7, #12]
 8001226:	f7ff fe13 	bl	8000e50 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800122a:	bf00      	nop
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b084      	sub	sp, #16
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800123e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001244:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001250:	f043 0204 	orr.w	r2, r3, #4
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001258:	68f8      	ldr	r0, [r7, #12]
 800125a:	f7ff fe02 	bl	8000e62 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b087      	sub	sp, #28
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001270:	2300      	movs	r3, #0
 8001272:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800127e:	2b01      	cmp	r3, #1
 8001280:	d101      	bne.n	8001286 <HAL_ADCEx_Calibration_Start+0x1e>
 8001282:	2302      	movs	r3, #2
 8001284:	e097      	b.n	80013b6 <HAL_ADCEx_Calibration_Start+0x14e>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2201      	movs	r2, #1
 800128a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff ff42 	bl	8001118 <ADC_ConversionStop_Disable>
 8001294:	4603      	mov	r3, r0
 8001296:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff fee3 	bl	8001064 <ADC_Enable>
 800129e:	4603      	mov	r3, r0
 80012a0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80012a2:	7dfb      	ldrb	r3, [r7, #23]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	f040 8081 	bne.w	80013ac <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80012b2:	f023 0302 	bic.w	r3, r3, #2
 80012b6:	f043 0202 	orr.w	r2, r3, #2
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80012be:	4b40      	ldr	r3, [pc, #256]	@ (80013c0 <HAL_ADCEx_Calibration_Start+0x158>)
 80012c0:	681c      	ldr	r4, [r3, #0]
 80012c2:	2002      	movs	r0, #2
 80012c4:	f002 ff64 	bl	8004190 <HAL_RCCEx_GetPeriphCLKFreq>
 80012c8:	4603      	mov	r3, r0
 80012ca:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80012ce:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80012d0:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80012d2:	e002      	b.n	80012da <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d1f9      	bne.n	80012d4 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	689a      	ldr	r2, [r3, #8]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f042 0208 	orr.w	r2, r2, #8
 80012ee:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80012f0:	f7ff fba2 	bl	8000a38 <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80012f6:	e01b      	b.n	8001330 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80012f8:	f7ff fb9e 	bl	8000a38 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b0a      	cmp	r3, #10
 8001304:	d914      	bls.n	8001330 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f003 0308 	and.w	r3, r3, #8
 8001310:	2b00      	cmp	r3, #0
 8001312:	d00d      	beq.n	8001330 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001318:	f023 0312 	bic.w	r3, r3, #18
 800131c:	f043 0210 	orr.w	r2, r3, #16
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2200      	movs	r2, #0
 8001328:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e042      	b.n	80013b6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f003 0308 	and.w	r3, r3, #8
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1dc      	bne.n	80012f8 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	689a      	ldr	r2, [r3, #8]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f042 0204 	orr.w	r2, r2, #4
 800134c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800134e:	f7ff fb73 	bl	8000a38 <HAL_GetTick>
 8001352:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001354:	e01b      	b.n	800138e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001356:	f7ff fb6f 	bl	8000a38 <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	2b0a      	cmp	r3, #10
 8001362:	d914      	bls.n	800138e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	2b00      	cmp	r3, #0
 8001370:	d00d      	beq.n	800138e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001376:	f023 0312 	bic.w	r3, r3, #18
 800137a:	f043 0210 	orr.w	r2, r3, #16
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2200      	movs	r2, #0
 8001386:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e013      	b.n	80013b6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f003 0304 	and.w	r3, r3, #4
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1dc      	bne.n	8001356 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013a0:	f023 0303 	bic.w	r3, r3, #3
 80013a4:	f043 0201 	orr.w	r2, r3, #1
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2200      	movs	r2, #0
 80013b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80013b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	371c      	adds	r7, #28
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd90      	pop	{r4, r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000024 	.word	0x20000024

080013c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b085      	sub	sp, #20
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <__NVIC_SetPriorityGrouping+0x44>)
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013da:	68ba      	ldr	r2, [r7, #8]
 80013dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013e0:	4013      	ands	r3, r2
 80013e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013f6:	4a04      	ldr	r2, [pc, #16]	@ (8001408 <__NVIC_SetPriorityGrouping+0x44>)
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	60d3      	str	r3, [r2, #12]
}
 80013fc:	bf00      	nop
 80013fe:	3714      	adds	r7, #20
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <__NVIC_GetPriorityGrouping+0x18>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	0a1b      	lsrs	r3, r3, #8
 8001416:	f003 0307 	and.w	r3, r3, #7
}
 800141a:	4618      	mov	r0, r3
 800141c:	46bd      	mov	sp, r7
 800141e:	bc80      	pop	{r7}
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	e000ed00 	.word	0xe000ed00

08001428 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001436:	2b00      	cmp	r3, #0
 8001438:	db0b      	blt.n	8001452 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	f003 021f 	and.w	r2, r3, #31
 8001440:	4906      	ldr	r1, [pc, #24]	@ (800145c <__NVIC_EnableIRQ+0x34>)
 8001442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001446:	095b      	lsrs	r3, r3, #5
 8001448:	2001      	movs	r0, #1
 800144a:	fa00 f202 	lsl.w	r2, r0, r2
 800144e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr
 800145c:	e000e100 	.word	0xe000e100

08001460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	6039      	str	r1, [r7, #0]
 800146a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001470:	2b00      	cmp	r3, #0
 8001472:	db0a      	blt.n	800148a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	490c      	ldr	r1, [pc, #48]	@ (80014ac <__NVIC_SetPriority+0x4c>)
 800147a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147e:	0112      	lsls	r2, r2, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	440b      	add	r3, r1
 8001484:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001488:	e00a      	b.n	80014a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4908      	ldr	r1, [pc, #32]	@ (80014b0 <__NVIC_SetPriority+0x50>)
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	3b04      	subs	r3, #4
 8001498:	0112      	lsls	r2, r2, #4
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	440b      	add	r3, r1
 800149e:	761a      	strb	r2, [r3, #24]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	e000e100 	.word	0xe000e100
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b089      	sub	sp, #36	@ 0x24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f1c3 0307 	rsb	r3, r3, #7
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	bf28      	it	cs
 80014d2:	2304      	movcs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3304      	adds	r3, #4
 80014da:	2b06      	cmp	r3, #6
 80014dc:	d902      	bls.n	80014e4 <NVIC_EncodePriority+0x30>
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3b03      	subs	r3, #3
 80014e2:	e000      	b.n	80014e6 <NVIC_EncodePriority+0x32>
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 32ff 	mov.w	r2, #4294967295
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43da      	mvns	r2, r3
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	401a      	ands	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	43d9      	mvns	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	4313      	orrs	r3, r2
         );
}
 800150e:	4618      	mov	r0, r3
 8001510:	3724      	adds	r7, #36	@ 0x24
 8001512:	46bd      	mov	sp, r7
 8001514:	bc80      	pop	{r7}
 8001516:	4770      	bx	lr

08001518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3b01      	subs	r3, #1
 8001524:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001528:	d301      	bcc.n	800152e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152a:	2301      	movs	r3, #1
 800152c:	e00f      	b.n	800154e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800152e:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <SysTick_Config+0x40>)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3b01      	subs	r3, #1
 8001534:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001536:	210f      	movs	r1, #15
 8001538:	f04f 30ff 	mov.w	r0, #4294967295
 800153c:	f7ff ff90 	bl	8001460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <SysTick_Config+0x40>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001546:	4b04      	ldr	r3, [pc, #16]	@ (8001558 <SysTick_Config+0x40>)
 8001548:	2207      	movs	r2, #7
 800154a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	e000e010 	.word	0xe000e010

0800155c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff2d 	bl	80013c4 <__NVIC_SetPriorityGrouping>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001584:	f7ff ff42 	bl	800140c <__NVIC_GetPriorityGrouping>
 8001588:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	68b9      	ldr	r1, [r7, #8]
 800158e:	6978      	ldr	r0, [r7, #20]
 8001590:	f7ff ff90 	bl	80014b4 <NVIC_EncodePriority>
 8001594:	4602      	mov	r2, r0
 8001596:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159a:	4611      	mov	r1, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff5f 	bl	8001460 <__NVIC_SetPriority>
}
 80015a2:	bf00      	nop
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	4603      	mov	r3, r0
 80015b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff35 	bl	8001428 <__NVIC_EnableIRQ>
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff ffa2 	bl	8001518 <SysTick_Config>
 80015d4:	4603      	mov	r3, r0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e043      	b.n	800167e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b22      	ldr	r3, [pc, #136]	@ (8001688 <HAL_DMA_Init+0xa8>)
 80015fe:	4413      	add	r3, r2
 8001600:	4a22      	ldr	r2, [pc, #136]	@ (800168c <HAL_DMA_Init+0xac>)
 8001602:	fba2 2303 	umull	r2, r3, r2, r3
 8001606:	091b      	lsrs	r3, r3, #4
 8001608:	009a      	lsls	r2, r3, #2
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a1f      	ldr	r2, [pc, #124]	@ (8001690 <HAL_DMA_Init+0xb0>)
 8001612:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2202      	movs	r2, #2
 8001618:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800162a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800162e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001638:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001644:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001650:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001658:	68fa      	ldr	r2, [r7, #12]
 800165a:	4313      	orrs	r3, r2
 800165c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr
 8001688:	bffdfff8 	.word	0xbffdfff8
 800168c:	cccccccd 	.word	0xcccccccd
 8001690:	40020000 	.word	0x40020000

08001694 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
 80016a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016a2:	2300      	movs	r3, #0
 80016a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d101      	bne.n	80016b4 <HAL_DMA_Start_IT+0x20>
 80016b0:	2302      	movs	r3, #2
 80016b2:	e04b      	b.n	800174c <HAL_DMA_Start_IT+0xb8>
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2201      	movs	r2, #1
 80016b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d13a      	bne.n	800173e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2202      	movs	r2, #2
 80016cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2200      	movs	r2, #0
 80016d4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 0201 	bic.w	r2, r2, #1
 80016e4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	68b9      	ldr	r1, [r7, #8]
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	f000 f973 	bl	80019d8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d008      	beq.n	800170c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f042 020e 	orr.w	r2, r2, #14
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	e00f      	b.n	800172c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f022 0204 	bic.w	r2, r2, #4
 800171a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f042 020a 	orr.w	r2, r2, #10
 800172a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f042 0201 	orr.w	r2, r2, #1
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	e005      	b.n	800174a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001746:	2302      	movs	r3, #2
 8001748:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800174a:	7dfb      	ldrb	r3, [r7, #23]
}
 800174c:	4618      	mov	r0, r3
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}

08001754 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800175c:	2300      	movs	r3, #0
 800175e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d008      	beq.n	800177e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2204      	movs	r2, #4
 8001770:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e020      	b.n	80017c0 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f022 020e 	bic.w	r2, r2, #14
 800178c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f022 0201 	bic.w	r2, r2, #1
 800179c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017a6:	2101      	movs	r1, #1
 80017a8:	fa01 f202 	lsl.w	r2, r1, r2
 80017ac:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2201      	movs	r2, #1
 80017b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80017be:	7bfb      	ldrb	r3, [r7, #15]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bc80      	pop	{r7}
 80017c8:	4770      	bx	lr
	...

080017cc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e8:	2204      	movs	r2, #4
 80017ea:	409a      	lsls	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	4013      	ands	r3, r2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d04f      	beq.n	8001894 <HAL_DMA_IRQHandler+0xc8>
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	f003 0304 	and.w	r3, r3, #4
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d04a      	beq.n	8001894 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0320 	and.w	r3, r3, #32
 8001808:	2b00      	cmp	r3, #0
 800180a:	d107      	bne.n	800181c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f022 0204 	bic.w	r2, r2, #4
 800181a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a66      	ldr	r2, [pc, #408]	@ (80019bc <HAL_DMA_IRQHandler+0x1f0>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d029      	beq.n	800187a <HAL_DMA_IRQHandler+0xae>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a65      	ldr	r2, [pc, #404]	@ (80019c0 <HAL_DMA_IRQHandler+0x1f4>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d022      	beq.n	8001876 <HAL_DMA_IRQHandler+0xaa>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a63      	ldr	r2, [pc, #396]	@ (80019c4 <HAL_DMA_IRQHandler+0x1f8>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d01a      	beq.n	8001870 <HAL_DMA_IRQHandler+0xa4>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a62      	ldr	r2, [pc, #392]	@ (80019c8 <HAL_DMA_IRQHandler+0x1fc>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d012      	beq.n	800186a <HAL_DMA_IRQHandler+0x9e>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a60      	ldr	r2, [pc, #384]	@ (80019cc <HAL_DMA_IRQHandler+0x200>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d00a      	beq.n	8001864 <HAL_DMA_IRQHandler+0x98>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a5f      	ldr	r2, [pc, #380]	@ (80019d0 <HAL_DMA_IRQHandler+0x204>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d102      	bne.n	800185e <HAL_DMA_IRQHandler+0x92>
 8001858:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800185c:	e00e      	b.n	800187c <HAL_DMA_IRQHandler+0xb0>
 800185e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001862:	e00b      	b.n	800187c <HAL_DMA_IRQHandler+0xb0>
 8001864:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001868:	e008      	b.n	800187c <HAL_DMA_IRQHandler+0xb0>
 800186a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800186e:	e005      	b.n	800187c <HAL_DMA_IRQHandler+0xb0>
 8001870:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001874:	e002      	b.n	800187c <HAL_DMA_IRQHandler+0xb0>
 8001876:	2340      	movs	r3, #64	@ 0x40
 8001878:	e000      	b.n	800187c <HAL_DMA_IRQHandler+0xb0>
 800187a:	2304      	movs	r3, #4
 800187c:	4a55      	ldr	r2, [pc, #340]	@ (80019d4 <HAL_DMA_IRQHandler+0x208>)
 800187e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001884:	2b00      	cmp	r3, #0
 8001886:	f000 8094 	beq.w	80019b2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001892:	e08e      	b.n	80019b2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001898:	2202      	movs	r2, #2
 800189a:	409a      	lsls	r2, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	4013      	ands	r3, r2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d056      	beq.n	8001952 <HAL_DMA_IRQHandler+0x186>
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d051      	beq.n	8001952 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0320 	and.w	r3, r3, #32
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d10b      	bne.n	80018d4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f022 020a 	bic.w	r2, r2, #10
 80018ca:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2201      	movs	r2, #1
 80018d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a38      	ldr	r2, [pc, #224]	@ (80019bc <HAL_DMA_IRQHandler+0x1f0>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d029      	beq.n	8001932 <HAL_DMA_IRQHandler+0x166>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a37      	ldr	r2, [pc, #220]	@ (80019c0 <HAL_DMA_IRQHandler+0x1f4>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d022      	beq.n	800192e <HAL_DMA_IRQHandler+0x162>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a35      	ldr	r2, [pc, #212]	@ (80019c4 <HAL_DMA_IRQHandler+0x1f8>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d01a      	beq.n	8001928 <HAL_DMA_IRQHandler+0x15c>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a34      	ldr	r2, [pc, #208]	@ (80019c8 <HAL_DMA_IRQHandler+0x1fc>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d012      	beq.n	8001922 <HAL_DMA_IRQHandler+0x156>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a32      	ldr	r2, [pc, #200]	@ (80019cc <HAL_DMA_IRQHandler+0x200>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d00a      	beq.n	800191c <HAL_DMA_IRQHandler+0x150>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a31      	ldr	r2, [pc, #196]	@ (80019d0 <HAL_DMA_IRQHandler+0x204>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d102      	bne.n	8001916 <HAL_DMA_IRQHandler+0x14a>
 8001910:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001914:	e00e      	b.n	8001934 <HAL_DMA_IRQHandler+0x168>
 8001916:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800191a:	e00b      	b.n	8001934 <HAL_DMA_IRQHandler+0x168>
 800191c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001920:	e008      	b.n	8001934 <HAL_DMA_IRQHandler+0x168>
 8001922:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001926:	e005      	b.n	8001934 <HAL_DMA_IRQHandler+0x168>
 8001928:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800192c:	e002      	b.n	8001934 <HAL_DMA_IRQHandler+0x168>
 800192e:	2320      	movs	r3, #32
 8001930:	e000      	b.n	8001934 <HAL_DMA_IRQHandler+0x168>
 8001932:	2302      	movs	r3, #2
 8001934:	4a27      	ldr	r2, [pc, #156]	@ (80019d4 <HAL_DMA_IRQHandler+0x208>)
 8001936:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2200      	movs	r2, #0
 800193c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001944:	2b00      	cmp	r3, #0
 8001946:	d034      	beq.n	80019b2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001950:	e02f      	b.n	80019b2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001956:	2208      	movs	r2, #8
 8001958:	409a      	lsls	r2, r3
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	4013      	ands	r3, r2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d028      	beq.n	80019b4 <HAL_DMA_IRQHandler+0x1e8>
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	f003 0308 	and.w	r3, r3, #8
 8001968:	2b00      	cmp	r3, #0
 800196a:	d023      	beq.n	80019b4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f022 020e 	bic.w	r2, r2, #14
 800197a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001984:	2101      	movs	r1, #1
 8001986:	fa01 f202 	lsl.w	r2, r1, r2
 800198a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2201      	movs	r2, #1
 8001996:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d004      	beq.n	80019b4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	4798      	blx	r3
    }
  }
  return;
 80019b2:	bf00      	nop
 80019b4:	bf00      	nop
}
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40020008 	.word	0x40020008
 80019c0:	4002001c 	.word	0x4002001c
 80019c4:	40020030 	.word	0x40020030
 80019c8:	40020044 	.word	0x40020044
 80019cc:	40020058 	.word	0x40020058
 80019d0:	4002006c 	.word	0x4002006c
 80019d4:	40020000 	.word	0x40020000

080019d8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
 80019e4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019ee:	2101      	movs	r1, #1
 80019f0:	fa01 f202 	lsl.w	r2, r1, r2
 80019f4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	683a      	ldr	r2, [r7, #0]
 80019fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	2b10      	cmp	r3, #16
 8001a04:	d108      	bne.n	8001a18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a16:	e007      	b.n	8001a28 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	68ba      	ldr	r2, [r7, #8]
 8001a1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	60da      	str	r2, [r3, #12]
}
 8001a28:	bf00      	nop
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr
	...

08001a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b08b      	sub	sp, #44	@ 0x2c
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a42:	2300      	movs	r3, #0
 8001a44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a46:	e169      	b.n	8001d1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a48:	2201      	movs	r2, #1
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	69fa      	ldr	r2, [r7, #28]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	f040 8158 	bne.w	8001d16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	4a9a      	ldr	r2, [pc, #616]	@ (8001cd4 <HAL_GPIO_Init+0x2a0>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d05e      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001a70:	4a98      	ldr	r2, [pc, #608]	@ (8001cd4 <HAL_GPIO_Init+0x2a0>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d875      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001a76:	4a98      	ldr	r2, [pc, #608]	@ (8001cd8 <HAL_GPIO_Init+0x2a4>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d058      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001a7c:	4a96      	ldr	r2, [pc, #600]	@ (8001cd8 <HAL_GPIO_Init+0x2a4>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d86f      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001a82:	4a96      	ldr	r2, [pc, #600]	@ (8001cdc <HAL_GPIO_Init+0x2a8>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d052      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001a88:	4a94      	ldr	r2, [pc, #592]	@ (8001cdc <HAL_GPIO_Init+0x2a8>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d869      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001a8e:	4a94      	ldr	r2, [pc, #592]	@ (8001ce0 <HAL_GPIO_Init+0x2ac>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d04c      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001a94:	4a92      	ldr	r2, [pc, #584]	@ (8001ce0 <HAL_GPIO_Init+0x2ac>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d863      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001a9a:	4a92      	ldr	r2, [pc, #584]	@ (8001ce4 <HAL_GPIO_Init+0x2b0>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d046      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
 8001aa0:	4a90      	ldr	r2, [pc, #576]	@ (8001ce4 <HAL_GPIO_Init+0x2b0>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d85d      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001aa6:	2b12      	cmp	r3, #18
 8001aa8:	d82a      	bhi.n	8001b00 <HAL_GPIO_Init+0xcc>
 8001aaa:	2b12      	cmp	r3, #18
 8001aac:	d859      	bhi.n	8001b62 <HAL_GPIO_Init+0x12e>
 8001aae:	a201      	add	r2, pc, #4	@ (adr r2, 8001ab4 <HAL_GPIO_Init+0x80>)
 8001ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ab4:	08001b2f 	.word	0x08001b2f
 8001ab8:	08001b09 	.word	0x08001b09
 8001abc:	08001b1b 	.word	0x08001b1b
 8001ac0:	08001b5d 	.word	0x08001b5d
 8001ac4:	08001b63 	.word	0x08001b63
 8001ac8:	08001b63 	.word	0x08001b63
 8001acc:	08001b63 	.word	0x08001b63
 8001ad0:	08001b63 	.word	0x08001b63
 8001ad4:	08001b63 	.word	0x08001b63
 8001ad8:	08001b63 	.word	0x08001b63
 8001adc:	08001b63 	.word	0x08001b63
 8001ae0:	08001b63 	.word	0x08001b63
 8001ae4:	08001b63 	.word	0x08001b63
 8001ae8:	08001b63 	.word	0x08001b63
 8001aec:	08001b63 	.word	0x08001b63
 8001af0:	08001b63 	.word	0x08001b63
 8001af4:	08001b63 	.word	0x08001b63
 8001af8:	08001b11 	.word	0x08001b11
 8001afc:	08001b25 	.word	0x08001b25
 8001b00:	4a79      	ldr	r2, [pc, #484]	@ (8001ce8 <HAL_GPIO_Init+0x2b4>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d013      	beq.n	8001b2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b06:	e02c      	b.n	8001b62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	623b      	str	r3, [r7, #32]
          break;
 8001b0e:	e029      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	68db      	ldr	r3, [r3, #12]
 8001b14:	3304      	adds	r3, #4
 8001b16:	623b      	str	r3, [r7, #32]
          break;
 8001b18:	e024      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	3308      	adds	r3, #8
 8001b20:	623b      	str	r3, [r7, #32]
          break;
 8001b22:	e01f      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	330c      	adds	r3, #12
 8001b2a:	623b      	str	r3, [r7, #32]
          break;
 8001b2c:	e01a      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d102      	bne.n	8001b3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b36:	2304      	movs	r3, #4
 8001b38:	623b      	str	r3, [r7, #32]
          break;
 8001b3a:	e013      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d105      	bne.n	8001b50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b44:	2308      	movs	r3, #8
 8001b46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	69fa      	ldr	r2, [r7, #28]
 8001b4c:	611a      	str	r2, [r3, #16]
          break;
 8001b4e:	e009      	b.n	8001b64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b50:	2308      	movs	r3, #8
 8001b52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	69fa      	ldr	r2, [r7, #28]
 8001b58:	615a      	str	r2, [r3, #20]
          break;
 8001b5a:	e003      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	623b      	str	r3, [r7, #32]
          break;
 8001b60:	e000      	b.n	8001b64 <HAL_GPIO_Init+0x130>
          break;
 8001b62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	2bff      	cmp	r3, #255	@ 0xff
 8001b68:	d801      	bhi.n	8001b6e <HAL_GPIO_Init+0x13a>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	e001      	b.n	8001b72 <HAL_GPIO_Init+0x13e>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	3304      	adds	r3, #4
 8001b72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	2bff      	cmp	r3, #255	@ 0xff
 8001b78:	d802      	bhi.n	8001b80 <HAL_GPIO_Init+0x14c>
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	e002      	b.n	8001b86 <HAL_GPIO_Init+0x152>
 8001b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b82:	3b08      	subs	r3, #8
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	210f      	movs	r1, #15
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	fa01 f303 	lsl.w	r3, r1, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	401a      	ands	r2, r3
 8001b98:	6a39      	ldr	r1, [r7, #32]
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba0:	431a      	orrs	r2, r3
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f000 80b1 	beq.w	8001d16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001bb4:	4b4d      	ldr	r3, [pc, #308]	@ (8001cec <HAL_GPIO_Init+0x2b8>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a4c      	ldr	r2, [pc, #304]	@ (8001cec <HAL_GPIO_Init+0x2b8>)
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8001cec <HAL_GPIO_Init+0x2b8>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0301 	and.w	r3, r3, #1
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bcc:	4a48      	ldr	r2, [pc, #288]	@ (8001cf0 <HAL_GPIO_Init+0x2bc>)
 8001bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd0:	089b      	lsrs	r3, r3, #2
 8001bd2:	3302      	adds	r3, #2
 8001bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bdc:	f003 0303 	and.w	r3, r3, #3
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	220f      	movs	r2, #15
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	4013      	ands	r3, r2
 8001bee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a40      	ldr	r2, [pc, #256]	@ (8001cf4 <HAL_GPIO_Init+0x2c0>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d013      	beq.n	8001c20 <HAL_GPIO_Init+0x1ec>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a3f      	ldr	r2, [pc, #252]	@ (8001cf8 <HAL_GPIO_Init+0x2c4>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d00d      	beq.n	8001c1c <HAL_GPIO_Init+0x1e8>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4a3e      	ldr	r2, [pc, #248]	@ (8001cfc <HAL_GPIO_Init+0x2c8>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d007      	beq.n	8001c18 <HAL_GPIO_Init+0x1e4>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d00 <HAL_GPIO_Init+0x2cc>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d101      	bne.n	8001c14 <HAL_GPIO_Init+0x1e0>
 8001c10:	2303      	movs	r3, #3
 8001c12:	e006      	b.n	8001c22 <HAL_GPIO_Init+0x1ee>
 8001c14:	2304      	movs	r3, #4
 8001c16:	e004      	b.n	8001c22 <HAL_GPIO_Init+0x1ee>
 8001c18:	2302      	movs	r3, #2
 8001c1a:	e002      	b.n	8001c22 <HAL_GPIO_Init+0x1ee>
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e000      	b.n	8001c22 <HAL_GPIO_Init+0x1ee>
 8001c20:	2300      	movs	r3, #0
 8001c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c24:	f002 0203 	and.w	r2, r2, #3
 8001c28:	0092      	lsls	r2, r2, #2
 8001c2a:	4093      	lsls	r3, r2
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c32:	492f      	ldr	r1, [pc, #188]	@ (8001cf0 <HAL_GPIO_Init+0x2bc>)
 8001c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c36:	089b      	lsrs	r3, r3, #2
 8001c38:	3302      	adds	r3, #2
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d006      	beq.n	8001c5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c4c:	4b2d      	ldr	r3, [pc, #180]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001c4e:	689a      	ldr	r2, [r3, #8]
 8001c50:	492c      	ldr	r1, [pc, #176]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	608b      	str	r3, [r1, #8]
 8001c58:	e006      	b.n	8001c68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	43db      	mvns	r3, r3
 8001c62:	4928      	ldr	r1, [pc, #160]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001c64:	4013      	ands	r3, r2
 8001c66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d006      	beq.n	8001c82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c74:	4b23      	ldr	r3, [pc, #140]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001c76:	68da      	ldr	r2, [r3, #12]
 8001c78:	4922      	ldr	r1, [pc, #136]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	60cb      	str	r3, [r1, #12]
 8001c80:	e006      	b.n	8001c90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c82:	4b20      	ldr	r3, [pc, #128]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001c84:	68da      	ldr	r2, [r3, #12]
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	491e      	ldr	r1, [pc, #120]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d006      	beq.n	8001caa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c9c:	4b19      	ldr	r3, [pc, #100]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	4918      	ldr	r1, [pc, #96]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	604b      	str	r3, [r1, #4]
 8001ca8:	e006      	b.n	8001cb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001caa:	4b16      	ldr	r3, [pc, #88]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	4914      	ldr	r1, [pc, #80]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d021      	beq.n	8001d08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	490e      	ldr	r1, [pc, #56]	@ (8001d04 <HAL_GPIO_Init+0x2d0>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	600b      	str	r3, [r1, #0]
 8001cd0:	e021      	b.n	8001d16 <HAL_GPIO_Init+0x2e2>
 8001cd2:	bf00      	nop
 8001cd4:	10320000 	.word	0x10320000
 8001cd8:	10310000 	.word	0x10310000
 8001cdc:	10220000 	.word	0x10220000
 8001ce0:	10210000 	.word	0x10210000
 8001ce4:	10120000 	.word	0x10120000
 8001ce8:	10110000 	.word	0x10110000
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	40010000 	.word	0x40010000
 8001cf4:	40010800 	.word	0x40010800
 8001cf8:	40010c00 	.word	0x40010c00
 8001cfc:	40011000 	.word	0x40011000
 8001d00:	40011400 	.word	0x40011400
 8001d04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d08:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <HAL_GPIO_Init+0x304>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	4909      	ldr	r1, [pc, #36]	@ (8001d38 <HAL_GPIO_Init+0x304>)
 8001d12:	4013      	ands	r3, r2
 8001d14:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d18:	3301      	adds	r3, #1
 8001d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d22:	fa22 f303 	lsr.w	r3, r2, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f47f ae8e 	bne.w	8001a48 <HAL_GPIO_Init+0x14>
  }
}
 8001d2c:	bf00      	nop
 8001d2e:	bf00      	nop
 8001d30:	372c      	adds	r7, #44	@ 0x2c
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr
 8001d38:	40010400 	.word	0x40010400

08001d3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	460b      	mov	r3, r1
 8001d46:	807b      	strh	r3, [r7, #2]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d4c:	787b      	ldrb	r3, [r7, #1]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d003      	beq.n	8001d5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d52:	887a      	ldrh	r2, [r7, #2]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d58:	e003      	b.n	8001d62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d5a:	887b      	ldrh	r3, [r7, #2]
 8001d5c:	041a      	lsls	r2, r3, #16
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	611a      	str	r2, [r3, #16]
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr

08001d6c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d101      	bne.n	8001d7e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e0e8      	b.n	8001f50 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d106      	bne.n	8001d98 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f007 f846 	bl	8008e24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2203      	movs	r2, #3
 8001d9c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f002 ff59 	bl	8004c62 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6818      	ldr	r0, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3304      	adds	r3, #4
 8001db8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dba:	f002 ff2f 	bl	8004c1c <USB_CoreInit>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d005      	beq.n	8001dd0 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e0bf      	b.n	8001f50 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f002 ff5d 	bl	8004c96 <USB_SetCurrentMode>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d005      	beq.n	8001dee <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2202      	movs	r2, #2
 8001de6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	e0b0      	b.n	8001f50 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dee:	2300      	movs	r3, #0
 8001df0:	73fb      	strb	r3, [r7, #15]
 8001df2:	e03e      	b.n	8001e72 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001df4:	7bfa      	ldrb	r2, [r7, #15]
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	4413      	add	r3, r2
 8001dfe:	00db      	lsls	r3, r3, #3
 8001e00:	440b      	add	r3, r1
 8001e02:	3311      	adds	r3, #17
 8001e04:	2201      	movs	r2, #1
 8001e06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001e08:	7bfa      	ldrb	r2, [r7, #15]
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	440b      	add	r3, r1
 8001e16:	3310      	adds	r3, #16
 8001e18:	7bfa      	ldrb	r2, [r7, #15]
 8001e1a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e1c:	7bfa      	ldrb	r2, [r7, #15]
 8001e1e:	6879      	ldr	r1, [r7, #4]
 8001e20:	4613      	mov	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	440b      	add	r3, r1
 8001e2a:	3313      	adds	r3, #19
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001e30:	7bfa      	ldrb	r2, [r7, #15]
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	4613      	mov	r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	4413      	add	r3, r2
 8001e3a:	00db      	lsls	r3, r3, #3
 8001e3c:	440b      	add	r3, r1
 8001e3e:	3320      	adds	r3, #32
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001e44:	7bfa      	ldrb	r2, [r7, #15]
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	440b      	add	r3, r1
 8001e52:	3324      	adds	r3, #36	@ 0x24
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	4613      	mov	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	440b      	add	r3, r1
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	73fb      	strb	r3, [r7, #15]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	791b      	ldrb	r3, [r3, #4]
 8001e76:	7bfa      	ldrb	r2, [r7, #15]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d3bb      	bcc.n	8001df4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	73fb      	strb	r3, [r7, #15]
 8001e80:	e044      	b.n	8001f0c <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001e82:	7bfa      	ldrb	r2, [r7, #15]
 8001e84:	6879      	ldr	r1, [r7, #4]
 8001e86:	4613      	mov	r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	4413      	add	r3, r2
 8001e8c:	00db      	lsls	r3, r3, #3
 8001e8e:	440b      	add	r3, r1
 8001e90:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001e94:	2200      	movs	r2, #0
 8001e96:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001e98:	7bfa      	ldrb	r2, [r7, #15]
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	440b      	add	r3, r1
 8001ea6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001eaa:	7bfa      	ldrb	r2, [r7, #15]
 8001eac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001eae:	7bfa      	ldrb	r2, [r7, #15]
 8001eb0:	6879      	ldr	r1, [r7, #4]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	440b      	add	r3, r1
 8001ebc:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ec4:	7bfa      	ldrb	r2, [r7, #15]
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	00db      	lsls	r3, r3, #3
 8001ed0:	440b      	add	r3, r1
 8001ed2:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001eda:	7bfa      	ldrb	r2, [r7, #15]
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	440b      	add	r3, r1
 8001ee8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001ef0:	7bfa      	ldrb	r2, [r7, #15]
 8001ef2:	6879      	ldr	r1, [r7, #4]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	440b      	add	r3, r1
 8001efe:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	3301      	adds	r3, #1
 8001f0a:	73fb      	strb	r3, [r7, #15]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	791b      	ldrb	r3, [r3, #4]
 8001f10:	7bfa      	ldrb	r2, [r7, #15]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d3b5      	bcc.n	8001e82 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6818      	ldr	r0, [r3, #0]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	3304      	adds	r3, #4
 8001f1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f20:	f002 fec5 	bl	8004cae <USB_DevInit>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d005      	beq.n	8001f36 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2202      	movs	r2, #2
 8001f2e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e00c      	b.n	8001f50 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f005 f944 	bl	80071d6 <USB_DevDisconnect>

  return HAL_OK;
 8001f4e:	2300      	movs	r3, #0
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3710      	adds	r7, #16
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d101      	bne.n	8001f6e <HAL_PCD_Start+0x16>
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	e016      	b.n	8001f9c <HAL_PCD_Start+0x44>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2201      	movs	r2, #1
 8001f72:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f002 fe5b 	bl	8004c36 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001f80:	2101      	movs	r1, #1
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f007 f9c1 	bl	800930a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f005 f918 	bl	80071c2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b088      	sub	sp, #32
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f005 f91a 	bl	80071ea <USB_ReadInterrupts>
 8001fb6:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 fb1a 	bl	80025fc <PCD_EP_ISR_Handler>

    return;
 8001fc8:	e119      	b.n	80021fe <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d013      	beq.n	8001ffc <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001fe6:	b292      	uxth	r2, r2
 8001fe8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f006 ff94 	bl	8008f1a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 f905 	bl	8002204 <HAL_PCD_SetAddress>

    return;
 8001ffa:	e100      	b.n	80021fe <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d00c      	beq.n	8002020 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800200e:	b29a      	uxth	r2, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002018:	b292      	uxth	r2, r2
 800201a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800201e:	e0ee      	b.n	80021fe <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00c      	beq.n	8002044 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002032:	b29a      	uxth	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800203c:	b292      	uxth	r2, r2
 800203e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002042:	e0dc      	b.n	80021fe <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d027      	beq.n	800209e <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002056:	b29a      	uxth	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f022 0204 	bic.w	r2, r2, #4
 8002060:	b292      	uxth	r2, r2
 8002062:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800206e:	b29a      	uxth	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f022 0208 	bic.w	r2, r2, #8
 8002078:	b292      	uxth	r2, r2
 800207a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f006 ff84 	bl	8008f8c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800208c:	b29a      	uxth	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002096:	b292      	uxth	r2, r2
 8002098:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800209c:	e0af      	b.n	80021fe <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 8083 	beq.w	80021b0 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80020aa:	2300      	movs	r3, #0
 80020ac:	77fb      	strb	r3, [r7, #31]
 80020ae:	e010      	b.n	80020d2 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	7ffb      	ldrb	r3, [r7, #31]
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	441a      	add	r2, r3
 80020bc:	7ffb      	ldrb	r3, [r7, #31]
 80020be:	8812      	ldrh	r2, [r2, #0]
 80020c0:	b292      	uxth	r2, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	3320      	adds	r3, #32
 80020c6:	443b      	add	r3, r7
 80020c8:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 80020cc:	7ffb      	ldrb	r3, [r7, #31]
 80020ce:	3301      	adds	r3, #1
 80020d0:	77fb      	strb	r3, [r7, #31]
 80020d2:	7ffb      	ldrb	r3, [r7, #31]
 80020d4:	2b07      	cmp	r3, #7
 80020d6:	d9eb      	bls.n	80020b0 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f042 0201 	orr.w	r2, r2, #1
 80020ea:	b292      	uxth	r2, r2
 80020ec:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f022 0201 	bic.w	r2, r2, #1
 8002102:	b292      	uxth	r2, r2
 8002104:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002108:	bf00      	nop
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002112:	b29b      	uxth	r3, r3
 8002114:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0f6      	beq.n	800210a <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002124:	b29a      	uxth	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800212e:	b292      	uxth	r2, r2
 8002130:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002134:	2300      	movs	r3, #0
 8002136:	77fb      	strb	r3, [r7, #31]
 8002138:	e00f      	b.n	800215a <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800213a:	7ffb      	ldrb	r3, [r7, #31]
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	6812      	ldr	r2, [r2, #0]
 8002140:	4611      	mov	r1, r2
 8002142:	7ffa      	ldrb	r2, [r7, #31]
 8002144:	0092      	lsls	r2, r2, #2
 8002146:	440a      	add	r2, r1
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	3320      	adds	r3, #32
 800214c:	443b      	add	r3, r7
 800214e:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002152:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002154:	7ffb      	ldrb	r3, [r7, #31]
 8002156:	3301      	adds	r3, #1
 8002158:	77fb      	strb	r3, [r7, #31]
 800215a:	7ffb      	ldrb	r3, [r7, #31]
 800215c:	2b07      	cmp	r3, #7
 800215e:	d9ec      	bls.n	800213a <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002168:	b29a      	uxth	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f042 0208 	orr.w	r2, r2, #8
 8002172:	b292      	uxth	r2, r2
 8002174:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002180:	b29a      	uxth	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800218a:	b292      	uxth	r2, r2
 800218c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002198:	b29a      	uxth	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f042 0204 	orr.w	r2, r2, #4
 80021a2:	b292      	uxth	r2, r2
 80021a4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f006 fed5 	bl	8008f58 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80021ae:	e026      	b.n	80021fe <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d00f      	beq.n	80021da <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021cc:	b292      	uxth	r2, r2
 80021ce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f006 fe93 	bl	8008efe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80021d8:	e011      	b.n	80021fe <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d00c      	beq.n	80021fe <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021f6:	b292      	uxth	r2, r2
 80021f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80021fc:	bf00      	nop
  }
}
 80021fe:	3720      	adds	r7, #32
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	460b      	mov	r3, r1
 800220e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002216:	2b01      	cmp	r3, #1
 8002218:	d101      	bne.n	800221e <HAL_PCD_SetAddress+0x1a>
 800221a:	2302      	movs	r3, #2
 800221c:	e012      	b.n	8002244 <HAL_PCD_SetAddress+0x40>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2201      	movs	r2, #1
 8002222:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	78fa      	ldrb	r2, [r7, #3]
 800222a:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	78fa      	ldrb	r2, [r7, #3]
 8002232:	4611      	mov	r1, r2
 8002234:	4618      	mov	r0, r3
 8002236:	f004 ffb1 	bl	800719c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	4608      	mov	r0, r1
 8002256:	4611      	mov	r1, r2
 8002258:	461a      	mov	r2, r3
 800225a:	4603      	mov	r3, r0
 800225c:	70fb      	strb	r3, [r7, #3]
 800225e:	460b      	mov	r3, r1
 8002260:	803b      	strh	r3, [r7, #0]
 8002262:	4613      	mov	r3, r2
 8002264:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002266:	2300      	movs	r3, #0
 8002268:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800226a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800226e:	2b00      	cmp	r3, #0
 8002270:	da0e      	bge.n	8002290 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002272:	78fb      	ldrb	r3, [r7, #3]
 8002274:	f003 0207 	and.w	r2, r3, #7
 8002278:	4613      	mov	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	3310      	adds	r3, #16
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	4413      	add	r3, r2
 8002286:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2201      	movs	r2, #1
 800228c:	705a      	strb	r2, [r3, #1]
 800228e:	e00e      	b.n	80022ae <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002290:	78fb      	ldrb	r3, [r7, #3]
 8002292:	f003 0207 	and.w	r2, r3, #7
 8002296:	4613      	mov	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4413      	add	r3, r2
 800229c:	00db      	lsls	r3, r3, #3
 800229e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	4413      	add	r3, r2
 80022a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2200      	movs	r2, #0
 80022ac:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80022ae:	78fb      	ldrb	r3, [r7, #3]
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80022ba:	883a      	ldrh	r2, [r7, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	78ba      	ldrb	r2, [r7, #2]
 80022c4:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80022c6:	78bb      	ldrb	r3, [r7, #2]
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d102      	bne.n	80022d2 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d101      	bne.n	80022e0 <HAL_PCD_EP_Open+0x94>
 80022dc:	2302      	movs	r3, #2
 80022de:	e00e      	b.n	80022fe <HAL_PCD_EP_Open+0xb2>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68f9      	ldr	r1, [r7, #12]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f002 fcfa 	bl	8004ce8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80022fc:	7afb      	ldrb	r3, [r7, #11]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002306:	b580      	push	{r7, lr}
 8002308:	b084      	sub	sp, #16
 800230a:	af00      	add	r7, sp, #0
 800230c:	6078      	str	r0, [r7, #4]
 800230e:	460b      	mov	r3, r1
 8002310:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002312:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002316:	2b00      	cmp	r3, #0
 8002318:	da0e      	bge.n	8002338 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800231a:	78fb      	ldrb	r3, [r7, #3]
 800231c:	f003 0207 	and.w	r2, r3, #7
 8002320:	4613      	mov	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	4413      	add	r3, r2
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	3310      	adds	r3, #16
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2201      	movs	r2, #1
 8002334:	705a      	strb	r2, [r3, #1]
 8002336:	e00e      	b.n	8002356 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002338:	78fb      	ldrb	r3, [r7, #3]
 800233a:	f003 0207 	and.w	r2, r3, #7
 800233e:	4613      	mov	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4413      	add	r3, r2
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	4413      	add	r3, r2
 800234e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2200      	movs	r2, #0
 8002354:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002356:	78fb      	ldrb	r3, [r7, #3]
 8002358:	f003 0307 	and.w	r3, r3, #7
 800235c:	b2da      	uxtb	r2, r3
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002368:	2b01      	cmp	r3, #1
 800236a:	d101      	bne.n	8002370 <HAL_PCD_EP_Close+0x6a>
 800236c:	2302      	movs	r3, #2
 800236e:	e00e      	b.n	800238e <HAL_PCD_EP_Close+0x88>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68f9      	ldr	r1, [r7, #12]
 800237e:	4618      	mov	r0, r3
 8002380:	f003 f872 	bl	8005468 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b086      	sub	sp, #24
 800239a:	af00      	add	r7, sp, #0
 800239c:	60f8      	str	r0, [r7, #12]
 800239e:	607a      	str	r2, [r7, #4]
 80023a0:	603b      	str	r3, [r7, #0]
 80023a2:	460b      	mov	r3, r1
 80023a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023a6:	7afb      	ldrb	r3, [r7, #11]
 80023a8:	f003 0207 	and.w	r2, r3, #7
 80023ac:	4613      	mov	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	00db      	lsls	r3, r3, #3
 80023b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80023b8:	68fa      	ldr	r2, [r7, #12]
 80023ba:	4413      	add	r3, r2
 80023bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	2200      	movs	r2, #0
 80023ce:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	2200      	movs	r2, #0
 80023d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023d6:	7afb      	ldrb	r3, [r7, #11]
 80023d8:	f003 0307 	and.w	r3, r3, #7
 80023dc:	b2da      	uxtb	r2, r3
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6979      	ldr	r1, [r7, #20]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f003 fa29 	bl	8005840 <USB_EPStartXfer>

  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	460b      	mov	r3, r1
 8002402:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002404:	78fb      	ldrb	r3, [r7, #3]
 8002406:	f003 0207 	and.w	r2, r3, #7
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	440b      	add	r3, r1
 8002416:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800241a:	681b      	ldr	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	bc80      	pop	{r7}
 8002424:	4770      	bx	lr

08002426 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b086      	sub	sp, #24
 800242a:	af00      	add	r7, sp, #0
 800242c:	60f8      	str	r0, [r7, #12]
 800242e:	607a      	str	r2, [r7, #4]
 8002430:	603b      	str	r3, [r7, #0]
 8002432:	460b      	mov	r3, r1
 8002434:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002436:	7afb      	ldrb	r3, [r7, #11]
 8002438:	f003 0207 	and.w	r2, r3, #7
 800243c:	4613      	mov	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4413      	add	r3, r2
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	3310      	adds	r3, #16
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	4413      	add	r3, r2
 800244a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	2200      	movs	r2, #0
 800246a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	2201      	movs	r2, #1
 8002470:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002472:	7afb      	ldrb	r3, [r7, #11]
 8002474:	f003 0307 	and.w	r3, r3, #7
 8002478:	b2da      	uxtb	r2, r3
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6979      	ldr	r1, [r7, #20]
 8002484:	4618      	mov	r0, r3
 8002486:	f003 f9db 	bl	8005840 <USB_EPStartXfer>

  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3718      	adds	r7, #24
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	460b      	mov	r3, r1
 800249e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80024a0:	78fb      	ldrb	r3, [r7, #3]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	7912      	ldrb	r2, [r2, #4]
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d901      	bls.n	80024b2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e04c      	b.n	800254c <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80024b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	da0e      	bge.n	80024d8 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024ba:	78fb      	ldrb	r3, [r7, #3]
 80024bc:	f003 0207 	and.w	r2, r3, #7
 80024c0:	4613      	mov	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	4413      	add	r3, r2
 80024c6:	00db      	lsls	r3, r3, #3
 80024c8:	3310      	adds	r3, #16
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2201      	movs	r2, #1
 80024d4:	705a      	strb	r2, [r3, #1]
 80024d6:	e00c      	b.n	80024f2 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80024d8:	78fa      	ldrb	r2, [r7, #3]
 80024da:	4613      	mov	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	4413      	add	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2201      	movs	r2, #1
 80024f6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80024f8:	78fb      	ldrb	r3, [r7, #3]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800250a:	2b01      	cmp	r3, #1
 800250c:	d101      	bne.n	8002512 <HAL_PCD_EP_SetStall+0x7e>
 800250e:	2302      	movs	r3, #2
 8002510:	e01c      	b.n	800254c <HAL_PCD_EP_SetStall+0xb8>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68f9      	ldr	r1, [r7, #12]
 8002520:	4618      	mov	r0, r3
 8002522:	f004 fd3e 	bl	8006fa2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002526:	78fb      	ldrb	r3, [r7, #3]
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	2b00      	cmp	r3, #0
 800252e:	d108      	bne.n	8002542 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800253a:	4619      	mov	r1, r3
 800253c:	4610      	mov	r0, r2
 800253e:	f004 fe63 	bl	8007208 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	460b      	mov	r3, r1
 800255e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002560:	78fb      	ldrb	r3, [r7, #3]
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	7912      	ldrb	r2, [r2, #4]
 800256a:	4293      	cmp	r3, r2
 800256c:	d901      	bls.n	8002572 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e040      	b.n	80025f4 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002572:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002576:	2b00      	cmp	r3, #0
 8002578:	da0e      	bge.n	8002598 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800257a:	78fb      	ldrb	r3, [r7, #3]
 800257c:	f003 0207 	and.w	r2, r3, #7
 8002580:	4613      	mov	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	00db      	lsls	r3, r3, #3
 8002588:	3310      	adds	r3, #16
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	4413      	add	r3, r2
 800258e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2201      	movs	r2, #1
 8002594:	705a      	strb	r2, [r3, #1]
 8002596:	e00e      	b.n	80025b6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002598:	78fb      	ldrb	r3, [r7, #3]
 800259a:	f003 0207 	and.w	r2, r3, #7
 800259e:	4613      	mov	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4413      	add	r3, r2
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	4413      	add	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2200      	movs	r2, #0
 80025b4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025bc:	78fb      	ldrb	r3, [r7, #3]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d101      	bne.n	80025d6 <HAL_PCD_EP_ClrStall+0x82>
 80025d2:	2302      	movs	r3, #2
 80025d4:	e00e      	b.n	80025f4 <HAL_PCD_EP_ClrStall+0xa0>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2201      	movs	r2, #1
 80025da:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	68f9      	ldr	r1, [r7, #12]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f004 fd2c 	bl	8007042 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b096      	sub	sp, #88	@ 0x58
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002604:	e3bb      	b.n	8002d7e <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800260e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002612:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002616:	b2db      	uxtb	r3, r3
 8002618:	f003 030f 	and.w	r3, r3, #15
 800261c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8002620:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002624:	2b00      	cmp	r3, #0
 8002626:	f040 8175 	bne.w	8002914 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800262a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800262e:	f003 0310 	and.w	r3, r3, #16
 8002632:	2b00      	cmp	r3, #0
 8002634:	d14e      	bne.n	80026d4 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	881b      	ldrh	r3, [r3, #0]
 800263c:	b29b      	uxth	r3, r3
 800263e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002646:	81fb      	strh	r3, [r7, #14]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	89fb      	ldrh	r3, [r7, #14]
 800264e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002652:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002656:	b29b      	uxth	r3, r3
 8002658:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	3310      	adds	r3, #16
 800265e:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002668:	b29b      	uxth	r3, r3
 800266a:	461a      	mov	r2, r3
 800266c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	00db      	lsls	r3, r3, #3
 8002672:	4413      	add	r3, r2
 8002674:	3302      	adds	r3, #2
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6812      	ldr	r2, [r2, #0]
 800267c:	4413      	add	r3, r2
 800267e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002682:	881b      	ldrh	r3, [r3, #0]
 8002684:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002688:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800268a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800268c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800268e:	695a      	ldr	r2, [r3, #20]
 8002690:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002692:	69db      	ldr	r3, [r3, #28]
 8002694:	441a      	add	r2, r3
 8002696:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002698:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800269a:	2100      	movs	r1, #0
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f006 fc14 	bl	8008eca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	7b5b      	ldrb	r3, [r3, #13]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f000 8368 	beq.w	8002d7e <PCD_EP_ISR_Handler+0x782>
 80026ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	f040 8363 	bne.w	8002d7e <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	7b5b      	ldrb	r3, [r3, #13]
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80026c2:	b2da      	uxtb	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	735a      	strb	r2, [r3, #13]
 80026d2:	e354      	b.n	8002d7e <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80026da:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80026e6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80026ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d034      	beq.n	800275c <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	461a      	mov	r2, r3
 80026fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	4413      	add	r3, r2
 8002706:	3306      	adds	r3, #6
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	6812      	ldr	r2, [r2, #0]
 800270e:	4413      	add	r3, r2
 8002710:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800271a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800271c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6818      	ldr	r0, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002728:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800272a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800272c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800272e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002730:	b29b      	uxth	r3, r3
 8002732:	f004 fdb9 	bl	80072a8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	881b      	ldrh	r3, [r3, #0]
 800273c:	b29a      	uxth	r2, r3
 800273e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002742:	4013      	ands	r3, r2
 8002744:	823b      	strh	r3, [r7, #16]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	8a3a      	ldrh	r2, [r7, #16]
 800274c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002750:	b292      	uxth	r2, r2
 8002752:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f006 fb8b 	bl	8008e70 <HAL_PCD_SetupStageCallback>
 800275a:	e310      	b.n	8002d7e <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800275c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002760:	2b00      	cmp	r3, #0
 8002762:	f280 830c 	bge.w	8002d7e <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	881b      	ldrh	r3, [r3, #0]
 800276c:	b29a      	uxth	r2, r3
 800276e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002772:	4013      	ands	r3, r2
 8002774:	83fb      	strh	r3, [r7, #30]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	8bfa      	ldrh	r2, [r7, #30]
 800277c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002780:	b292      	uxth	r2, r2
 8002782:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800278c:	b29b      	uxth	r3, r3
 800278e:	461a      	mov	r2, r3
 8002790:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	00db      	lsls	r3, r3, #3
 8002796:	4413      	add	r3, r2
 8002798:	3306      	adds	r3, #6
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	4413      	add	r3, r2
 80027a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80027a6:	881b      	ldrh	r3, [r3, #0]
 80027a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80027ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ae:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80027b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027b2:	69db      	ldr	r3, [r3, #28]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d019      	beq.n	80027ec <PCD_EP_ISR_Handler+0x1f0>
 80027b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d015      	beq.n	80027ec <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6818      	ldr	r0, [r3, #0]
 80027c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c6:	6959      	ldr	r1, [r3, #20]
 80027c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ca:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80027cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ce:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	f004 fd69 	bl	80072a8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80027d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027d8:	695a      	ldr	r2, [r3, #20]
 80027da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	441a      	add	r2, r3
 80027e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027e2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80027e4:	2100      	movs	r1, #0
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f006 fb54 	bl	8008e94 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80027f6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80027fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027fe:	2b00      	cmp	r3, #0
 8002800:	f040 82bd 	bne.w	8002d7e <PCD_EP_ISR_Handler+0x782>
 8002804:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002808:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800280c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002810:	f000 82b5 	beq.w	8002d7e <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	61bb      	str	r3, [r7, #24]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002822:	b29b      	uxth	r3, r3
 8002824:	461a      	mov	r2, r3
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	4413      	add	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	881b      	ldrh	r3, [r3, #0]
 8002838:	b29b      	uxth	r3, r3
 800283a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800283e:	b29a      	uxth	r2, r3
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	801a      	strh	r2, [r3, #0]
 8002844:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	2b3e      	cmp	r3, #62	@ 0x3e
 800284a:	d91d      	bls.n	8002888 <PCD_EP_ISR_Handler+0x28c>
 800284c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	095b      	lsrs	r3, r3, #5
 8002852:	647b      	str	r3, [r7, #68]	@ 0x44
 8002854:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	f003 031f 	and.w	r3, r3, #31
 800285c:	2b00      	cmp	r3, #0
 800285e:	d102      	bne.n	8002866 <PCD_EP_ISR_Handler+0x26a>
 8002860:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002862:	3b01      	subs	r3, #1
 8002864:	647b      	str	r3, [r7, #68]	@ 0x44
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	b29a      	uxth	r2, r3
 800286c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800286e:	b29b      	uxth	r3, r3
 8002870:	029b      	lsls	r3, r3, #10
 8002872:	b29b      	uxth	r3, r3
 8002874:	4313      	orrs	r3, r2
 8002876:	b29b      	uxth	r3, r3
 8002878:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800287c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002880:	b29a      	uxth	r2, r3
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	801a      	strh	r2, [r3, #0]
 8002886:	e026      	b.n	80028d6 <PCD_EP_ISR_Handler+0x2da>
 8002888:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d10a      	bne.n	80028a6 <PCD_EP_ISR_Handler+0x2aa>
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	b29b      	uxth	r3, r3
 8002896:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800289a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800289e:	b29a      	uxth	r2, r3
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	801a      	strh	r2, [r3, #0]
 80028a4:	e017      	b.n	80028d6 <PCD_EP_ISR_Handler+0x2da>
 80028a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	085b      	lsrs	r3, r3, #1
 80028ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80028ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <PCD_EP_ISR_Handler+0x2c4>
 80028ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028bc:	3301      	adds	r3, #1
 80028be:	647b      	str	r3, [r7, #68]	@ 0x44
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	881b      	ldrh	r3, [r3, #0]
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	029b      	lsls	r3, r3, #10
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	4313      	orrs	r3, r2
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	881b      	ldrh	r3, [r3, #0]
 80028dc:	b29b      	uxth	r3, r3
 80028de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80028e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028e6:	827b      	strh	r3, [r7, #18]
 80028e8:	8a7b      	ldrh	r3, [r7, #18]
 80028ea:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80028ee:	827b      	strh	r3, [r7, #18]
 80028f0:	8a7b      	ldrh	r3, [r7, #18]
 80028f2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80028f6:	827b      	strh	r3, [r7, #18]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	8a7b      	ldrh	r3, [r7, #18]
 80028fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002902:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002906:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800290a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800290e:	b29b      	uxth	r3, r3
 8002910:	8013      	strh	r3, [r2, #0]
 8002912:	e234      	b.n	8002d7e <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	461a      	mov	r2, r3
 800291a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	881b      	ldrh	r3, [r3, #0]
 8002924:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002928:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800292c:	2b00      	cmp	r3, #0
 800292e:	f280 80fc 	bge.w	8002b2a <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	461a      	mov	r2, r3
 8002938:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	4413      	add	r3, r2
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	b29a      	uxth	r2, r3
 8002944:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002948:	4013      	ands	r3, r2
 800294a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	461a      	mov	r2, r3
 8002954:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4413      	add	r3, r2
 800295c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002960:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002964:	b292      	uxth	r2, r2
 8002966:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002968:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	4413      	add	r3, r2
 800297c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800297e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002980:	7b1b      	ldrb	r3, [r3, #12]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d125      	bne.n	80029d2 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800298e:	b29b      	uxth	r3, r3
 8002990:	461a      	mov	r2, r3
 8002992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	00db      	lsls	r3, r3, #3
 8002998:	4413      	add	r3, r2
 800299a:	3306      	adds	r3, #6
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	6812      	ldr	r2, [r2, #0]
 80029a2:	4413      	add	r3, r2
 80029a4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029a8:	881b      	ldrh	r3, [r3, #0]
 80029aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029ae:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 80029b2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f000 8092 	beq.w	8002ae0 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6818      	ldr	r0, [r3, #0]
 80029c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029c2:	6959      	ldr	r1, [r3, #20]
 80029c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029c6:	88da      	ldrh	r2, [r3, #6]
 80029c8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80029cc:	f004 fc6c 	bl	80072a8 <USB_ReadPMA>
 80029d0:	e086      	b.n	8002ae0 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80029d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d4:	78db      	ldrb	r3, [r3, #3]
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d10a      	bne.n	80029f0 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80029da:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80029de:	461a      	mov	r2, r3
 80029e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f9d9 	bl	8002d9a <HAL_PCD_EP_DB_Receive>
 80029e8:	4603      	mov	r3, r0
 80029ea:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80029ee:	e077      	b.n	8002ae0 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	461a      	mov	r2, r3
 80029f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	4413      	add	r3, r2
 80029fe:	881b      	ldrh	r3, [r3, #0]
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a0a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	461a      	mov	r2, r3
 8002a14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	441a      	add	r2, r3
 8002a1c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002a20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a2c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	461a      	mov	r2, r3
 8002a3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	881b      	ldrh	r3, [r3, #0]
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d024      	beq.n	8002a98 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	461a      	mov	r2, r3
 8002a5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	4413      	add	r3, r2
 8002a62:	3302      	adds	r3, #2
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	6812      	ldr	r2, [r2, #0]
 8002a6a:	4413      	add	r3, r2
 8002a6c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a70:	881b      	ldrh	r3, [r3, #0]
 8002a72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a76:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002a7a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d02e      	beq.n	8002ae0 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a88:	6959      	ldr	r1, [r3, #20]
 8002a8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a8c:	891a      	ldrh	r2, [r3, #8]
 8002a8e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002a92:	f004 fc09 	bl	80072a8 <USB_ReadPMA>
 8002a96:	e023      	b.n	8002ae0 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	00db      	lsls	r3, r3, #3
 8002aaa:	4413      	add	r3, r2
 8002aac:	3306      	adds	r3, #6
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	6812      	ldr	r2, [r2, #0]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002aba:	881b      	ldrh	r3, [r3, #0]
 8002abc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ac0:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002ac4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d009      	beq.n	8002ae0 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6818      	ldr	r0, [r3, #0]
 8002ad0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ad2:	6959      	ldr	r1, [r3, #20]
 8002ad4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ad6:	895a      	ldrh	r2, [r3, #10]
 8002ad8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002adc:	f004 fbe4 	bl	80072a8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002ae0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ae2:	69da      	ldr	r2, [r3, #28]
 8002ae4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002ae8:	441a      	add	r2, r3
 8002aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aec:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002aee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002af0:	695a      	ldr	r2, [r3, #20]
 8002af2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002af6:	441a      	add	r2, r3
 8002af8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002afa:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002afc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d005      	beq.n	8002b10 <PCD_EP_ISR_Handler+0x514>
 8002b04:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002b08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d206      	bcs.n	8002b1e <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002b10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	4619      	mov	r1, r3
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f006 f9bc 	bl	8008e94 <HAL_PCD_DataOutStageCallback>
 8002b1c:	e005      	b.n	8002b2a <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002b24:	4618      	mov	r0, r3
 8002b26:	f002 fe8b 	bl	8005840 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002b2a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	f000 8123 	beq.w	8002d7e <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8002b38:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	3310      	adds	r3, #16
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	4413      	add	r3, r2
 8002b4a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	461a      	mov	r2, r3
 8002b52:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4413      	add	r3, r2
 8002b5a:	881b      	ldrh	r3, [r3, #0]
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b66:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	461a      	mov	r2, r3
 8002b70:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	441a      	add	r2, r3
 8002b78:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002b7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002b88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b8a:	78db      	ldrb	r3, [r3, #3]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	f040 80a2 	bne.w	8002cd6 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002b92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b94:	2200      	movs	r2, #0
 8002b96:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002b98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b9a:	7b1b      	ldrb	r3, [r3, #12]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 8093 	beq.w	8002cc8 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ba2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d046      	beq.n	8002c3c <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002bae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bb0:	785b      	ldrb	r3, [r3, #1]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d126      	bne.n	8002c04 <PCD_EP_ISR_Handler+0x608>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bca:	4413      	add	r3, r2
 8002bcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	011a      	lsls	r2, r3, #4
 8002bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd6:	4413      	add	r3, r2
 8002bd8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002bdc:	623b      	str	r3, [r7, #32]
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	881b      	ldrh	r3, [r3, #0]
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	6a3b      	ldr	r3, [r7, #32]
 8002bec:	801a      	strh	r2, [r3, #0]
 8002bee:	6a3b      	ldr	r3, [r7, #32]
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002bf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	6a3b      	ldr	r3, [r7, #32]
 8002c00:	801a      	strh	r2, [r3, #0]
 8002c02:	e061      	b.n	8002cc8 <PCD_EP_ISR_Handler+0x6cc>
 8002c04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c06:	785b      	ldrb	r3, [r3, #1]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d15d      	bne.n	8002cc8 <PCD_EP_ISR_Handler+0x6cc>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c20:	4413      	add	r3, r2
 8002c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	011a      	lsls	r2, r3, #4
 8002c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c2c:	4413      	add	r3, r2
 8002c2e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002c32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c36:	2200      	movs	r2, #0
 8002c38:	801a      	strh	r2, [r3, #0]
 8002c3a:	e045      	b.n	8002cc8 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c44:	785b      	ldrb	r3, [r3, #1]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d126      	bne.n	8002c98 <PCD_EP_ISR_Handler+0x69c>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c5e:	4413      	add	r3, r2
 8002c60:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	011a      	lsls	r2, r3, #4
 8002c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c6a:	4413      	add	r3, r2
 8002c6c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002c70:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c80:	801a      	strh	r2, [r3, #0]
 8002c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c84:	881b      	ldrh	r3, [r3, #0]
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c94:	801a      	strh	r2, [r3, #0]
 8002c96:	e017      	b.n	8002cc8 <PCD_EP_ISR_Handler+0x6cc>
 8002c98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c9a:	785b      	ldrb	r3, [r3, #1]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d113      	bne.n	8002cc8 <PCD_EP_ISR_Handler+0x6cc>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	461a      	mov	r2, r3
 8002cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cae:	4413      	add	r3, r2
 8002cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	011a      	lsls	r2, r3, #4
 8002cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cba:	4413      	add	r3, r2
 8002cbc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002cc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	4619      	mov	r1, r3
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f006 f8fb 	bl	8008eca <HAL_PCD_DataInStageCallback>
 8002cd4:	e053      	b.n	8002d7e <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002cd6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d146      	bne.n	8002d70 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	461a      	mov	r2, r3
 8002cee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	3302      	adds	r3, #2
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	4413      	add	r3, r2
 8002d00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d0a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8002d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d10:	699a      	ldr	r2, [r3, #24]
 8002d12:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d907      	bls.n	8002d2a <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8002d1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d1c:	699a      	ldr	r2, [r3, #24]
 8002d1e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002d22:	1ad2      	subs	r2, r2, r3
 8002d24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d26:	619a      	str	r2, [r3, #24]
 8002d28:	e002      	b.n	8002d30 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8002d2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002d30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d106      	bne.n	8002d46 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f006 f8c3 	bl	8008eca <HAL_PCD_DataInStageCallback>
 8002d44:	e01b      	b.n	8002d7e <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002d46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d48:	695a      	ldr	r2, [r3, #20]
 8002d4a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002d4e:	441a      	add	r2, r3
 8002d50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d52:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002d54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d56:	69da      	ldr	r2, [r3, #28]
 8002d58:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002d5c:	441a      	add	r2, r3
 8002d5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d60:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f002 fd69 	bl	8005840 <USB_EPStartXfer>
 8002d6e:	e006      	b.n	8002d7e <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002d70:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002d74:	461a      	mov	r2, r3
 8002d76:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 f91b 	bl	8002fb4 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	b21b      	sxth	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f6ff ac3b 	blt.w	8002606 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3758      	adds	r7, #88	@ 0x58
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b088      	sub	sp, #32
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	60f8      	str	r0, [r7, #12]
 8002da2:	60b9      	str	r1, [r7, #8]
 8002da4:	4613      	mov	r3, r2
 8002da6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002da8:	88fb      	ldrh	r3, [r7, #6]
 8002daa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d07e      	beq.n	8002eb0 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	00db      	lsls	r3, r3, #3
 8002dc4:	4413      	add	r3, r2
 8002dc6:	3302      	adds	r3, #2
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	68fa      	ldr	r2, [r7, #12]
 8002dcc:	6812      	ldr	r2, [r2, #0]
 8002dce:	4413      	add	r3, r2
 8002dd0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002dd4:	881b      	ldrh	r3, [r3, #0]
 8002dd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dda:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	699a      	ldr	r2, [r3, #24]
 8002de0:	8b7b      	ldrh	r3, [r7, #26]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d306      	bcc.n	8002df4 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	699a      	ldr	r2, [r3, #24]
 8002dea:	8b7b      	ldrh	r3, [r7, #26]
 8002dec:	1ad2      	subs	r2, r2, r3
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	619a      	str	r2, [r3, #24]
 8002df2:	e002      	b.n	8002dfa <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	2200      	movs	r2, #0
 8002df8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d123      	bne.n	8002e4a <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	461a      	mov	r2, r3
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	881b      	ldrh	r3, [r3, #0]
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e1c:	833b      	strh	r3, [r7, #24]
 8002e1e:	8b3b      	ldrh	r3, [r7, #24]
 8002e20:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002e24:	833b      	strh	r3, [r7, #24]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	441a      	add	r2, r3
 8002e34:	8b3b      	ldrh	r3, [r7, #24]
 8002e36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002e4a:	88fb      	ldrh	r3, [r7, #6]
 8002e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01f      	beq.n	8002e94 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	461a      	mov	r2, r3
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	881b      	ldrh	r3, [r3, #0]
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e6e:	82fb      	strh	r3, [r7, #22]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	461a      	mov	r2, r3
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	441a      	add	r2, r3
 8002e7e:	8afb      	ldrh	r3, [r7, #22]
 8002e80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e8c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002e94:	8b7b      	ldrh	r3, [r7, #26]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 8087 	beq.w	8002faa <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6818      	ldr	r0, [r3, #0]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	6959      	ldr	r1, [r3, #20]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	891a      	ldrh	r2, [r3, #8]
 8002ea8:	8b7b      	ldrh	r3, [r7, #26]
 8002eaa:	f004 f9fd 	bl	80072a8 <USB_ReadPMA>
 8002eae:	e07c      	b.n	8002faa <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002eb8:	b29b      	uxth	r3, r3
 8002eba:	461a      	mov	r2, r3
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	00db      	lsls	r3, r3, #3
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3306      	adds	r3, #6
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	6812      	ldr	r2, [r2, #0]
 8002ecc:	4413      	add	r3, r2
 8002ece:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ed2:	881b      	ldrh	r3, [r3, #0]
 8002ed4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ed8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	699a      	ldr	r2, [r3, #24]
 8002ede:	8b7b      	ldrh	r3, [r7, #26]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d306      	bcc.n	8002ef2 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	699a      	ldr	r2, [r3, #24]
 8002ee8:	8b7b      	ldrh	r3, [r7, #26]
 8002eea:	1ad2      	subs	r2, r2, r3
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	619a      	str	r2, [r3, #24]
 8002ef0:	e002      	b.n	8002ef8 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d123      	bne.n	8002f48 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	461a      	mov	r2, r3
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	4413      	add	r3, r2
 8002f0e:	881b      	ldrh	r3, [r3, #0]
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f1a:	83fb      	strh	r3, [r7, #30]
 8002f1c:	8bfb      	ldrh	r3, [r7, #30]
 8002f1e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002f22:	83fb      	strh	r3, [r7, #30]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	461a      	mov	r2, r3
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	441a      	add	r2, r3
 8002f32:	8bfb      	ldrh	r3, [r7, #30]
 8002f34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002f48:	88fb      	ldrh	r3, [r7, #6]
 8002f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d11f      	bne.n	8002f92 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	461a      	mov	r2, r3
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	881b      	ldrh	r3, [r3, #0]
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f6c:	83bb      	strh	r3, [r7, #28]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	461a      	mov	r2, r3
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	441a      	add	r2, r3
 8002f7c:	8bbb      	ldrh	r3, [r7, #28]
 8002f7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f8a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002f92:	8b7b      	ldrh	r3, [r7, #26]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d008      	beq.n	8002faa <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6818      	ldr	r0, [r3, #0]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	6959      	ldr	r1, [r3, #20]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	895a      	ldrh	r2, [r3, #10]
 8002fa4:	8b7b      	ldrh	r3, [r7, #26]
 8002fa6:	f004 f97f 	bl	80072a8 <USB_ReadPMA>
    }
  }

  return count;
 8002faa:	8b7b      	ldrh	r3, [r7, #26]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3720      	adds	r7, #32
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b0a4      	sub	sp, #144	@ 0x90
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002fc2:	88fb      	ldrh	r3, [r7, #6]
 8002fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	f000 81dd 	beq.w	8003388 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	461a      	mov	r2, r3
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	00db      	lsls	r3, r3, #3
 8002fe0:	4413      	add	r3, r2
 8002fe2:	3302      	adds	r3, #2
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	68fa      	ldr	r2, [r7, #12]
 8002fe8:	6812      	ldr	r2, [r2, #0]
 8002fea:	4413      	add	r3, r2
 8002fec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ff0:	881b      	ldrh	r3, [r3, #0]
 8002ff2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ff6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	699a      	ldr	r2, [r3, #24]
 8002ffe:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003002:	429a      	cmp	r2, r3
 8003004:	d907      	bls.n	8003016 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	699a      	ldr	r2, [r3, #24]
 800300a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800300e:	1ad2      	subs	r2, r2, r3
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	619a      	str	r2, [r3, #24]
 8003014:	e002      	b.n	800301c <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2200      	movs	r2, #0
 800301a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	2b00      	cmp	r3, #0
 8003022:	f040 80b9 	bne.w	8003198 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	785b      	ldrb	r3, [r3, #1]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d126      	bne.n	800307c <HAL_PCD_EP_DB_Transmit+0xc8>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800303c:	b29b      	uxth	r3, r3
 800303e:	461a      	mov	r2, r3
 8003040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003042:	4413      	add	r3, r2
 8003044:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	011a      	lsls	r2, r3, #4
 800304c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304e:	4413      	add	r3, r2
 8003050:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003054:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003058:	881b      	ldrh	r3, [r3, #0]
 800305a:	b29b      	uxth	r3, r3
 800305c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003060:	b29a      	uxth	r2, r3
 8003062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003064:	801a      	strh	r2, [r3, #0]
 8003066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003068:	881b      	ldrh	r3, [r3, #0]
 800306a:	b29b      	uxth	r3, r3
 800306c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003070:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003074:	b29a      	uxth	r2, r3
 8003076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003078:	801a      	strh	r2, [r3, #0]
 800307a:	e01a      	b.n	80030b2 <HAL_PCD_EP_DB_Transmit+0xfe>
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	785b      	ldrb	r3, [r3, #1]
 8003080:	2b01      	cmp	r3, #1
 8003082:	d116      	bne.n	80030b2 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	637b      	str	r3, [r7, #52]	@ 0x34
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003092:	b29b      	uxth	r3, r3
 8003094:	461a      	mov	r2, r3
 8003096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003098:	4413      	add	r3, r2
 800309a:	637b      	str	r3, [r7, #52]	@ 0x34
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	011a      	lsls	r2, r3, #4
 80030a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030a4:	4413      	add	r3, r2
 80030a6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80030aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80030ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ae:	2200      	movs	r2, #0
 80030b0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	785b      	ldrb	r3, [r3, #1]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d126      	bne.n	800310e <HAL_PCD_EP_DB_Transmit+0x15a>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	61fb      	str	r3, [r7, #28]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	461a      	mov	r2, r3
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	4413      	add	r3, r2
 80030d6:	61fb      	str	r3, [r7, #28]
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	011a      	lsls	r2, r3, #4
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	4413      	add	r3, r2
 80030e2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80030e6:	61bb      	str	r3, [r7, #24]
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	801a      	strh	r2, [r3, #0]
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	881b      	ldrh	r3, [r3, #0]
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003102:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003106:	b29a      	uxth	r2, r3
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	801a      	strh	r2, [r3, #0]
 800310c:	e017      	b.n	800313e <HAL_PCD_EP_DB_Transmit+0x18a>
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	785b      	ldrb	r3, [r3, #1]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d113      	bne.n	800313e <HAL_PCD_EP_DB_Transmit+0x18a>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800311e:	b29b      	uxth	r3, r3
 8003120:	461a      	mov	r2, r3
 8003122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003124:	4413      	add	r3, r2
 8003126:	627b      	str	r3, [r7, #36]	@ 0x24
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	011a      	lsls	r2, r3, #4
 800312e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003130:	4413      	add	r3, r2
 8003132:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003136:	623b      	str	r3, [r7, #32]
 8003138:	6a3b      	ldr	r3, [r7, #32]
 800313a:	2200      	movs	r2, #0
 800313c:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	4619      	mov	r1, r3
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f005 fec0 	bl	8008eca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800314a:	88fb      	ldrh	r3, [r7, #6]
 800314c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 82fc 	beq.w	800374e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	461a      	mov	r2, r3
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	4413      	add	r3, r2
 8003164:	881b      	ldrh	r3, [r3, #0]
 8003166:	b29b      	uxth	r3, r3
 8003168:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800316c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003170:	82fb      	strh	r3, [r7, #22]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	461a      	mov	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	441a      	add	r2, r3
 8003180:	8afb      	ldrh	r3, [r7, #22]
 8003182:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003186:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800318a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800318e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003192:	b29b      	uxth	r3, r3
 8003194:	8013      	strh	r3, [r2, #0]
 8003196:	e2da      	b.n	800374e <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003198:	88fb      	ldrh	r3, [r7, #6]
 800319a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d021      	beq.n	80031e6 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	461a      	mov	r2, r3
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	4413      	add	r3, r2
 80031b0:	881b      	ldrh	r3, [r3, #0]
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031bc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	461a      	mov	r2, r3
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	441a      	add	r2, r3
 80031ce:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80031d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	f040 82ae 	bne.w	800374e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	695a      	ldr	r2, [r3, #20]
 80031f6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80031fa:	441a      	add	r2, r3
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	69da      	ldr	r2, [r3, #28]
 8003204:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003208:	441a      	add	r2, r3
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	6a1a      	ldr	r2, [r3, #32]
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	429a      	cmp	r2, r3
 8003218:	d30b      	bcc.n	8003232 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	6a1a      	ldr	r2, [r3, #32]
 8003226:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800322a:	1ad2      	subs	r2, r2, r3
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	621a      	str	r2, [r3, #32]
 8003230:	e017      	b.n	8003262 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d108      	bne.n	800324c <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800323a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800323e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800324a:	e00a      	b.n	8003262 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2200      	movs	r2, #0
 8003260:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	785b      	ldrb	r3, [r3, #1]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d165      	bne.n	8003336 <HAL_PCD_EP_DB_Transmit+0x382>
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003278:	b29b      	uxth	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800327e:	4413      	add	r3, r2
 8003280:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	011a      	lsls	r2, r3, #4
 8003288:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800328a:	4413      	add	r3, r2
 800328c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003290:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	b29b      	uxth	r3, r3
 8003298:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800329c:	b29a      	uxth	r2, r3
 800329e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a0:	801a      	strh	r2, [r3, #0]
 80032a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032a6:	2b3e      	cmp	r3, #62	@ 0x3e
 80032a8:	d91d      	bls.n	80032e6 <HAL_PCD_EP_DB_Transmit+0x332>
 80032aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032ae:	095b      	lsrs	r3, r3, #5
 80032b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032b6:	f003 031f 	and.w	r3, r3, #31
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d102      	bne.n	80032c4 <HAL_PCD_EP_DB_Transmit+0x310>
 80032be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032c0:	3b01      	subs	r3, #1
 80032c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032c6:	881b      	ldrh	r3, [r3, #0]
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	029b      	lsls	r3, r3, #10
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	4313      	orrs	r3, r2
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032de:	b29a      	uxth	r2, r3
 80032e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032e2:	801a      	strh	r2, [r3, #0]
 80032e4:	e044      	b.n	8003370 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80032e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d10a      	bne.n	8003304 <HAL_PCD_EP_DB_Transmit+0x350>
 80032ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f0:	881b      	ldrh	r3, [r3, #0]
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003300:	801a      	strh	r2, [r3, #0]
 8003302:	e035      	b.n	8003370 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003304:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003308:	085b      	lsrs	r3, r3, #1
 800330a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800330c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b00      	cmp	r3, #0
 8003316:	d002      	beq.n	800331e <HAL_PCD_EP_DB_Transmit+0x36a>
 8003318:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800331a:	3301      	adds	r3, #1
 800331c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800331e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003320:	881b      	ldrh	r3, [r3, #0]
 8003322:	b29a      	uxth	r2, r3
 8003324:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003326:	b29b      	uxth	r3, r3
 8003328:	029b      	lsls	r3, r3, #10
 800332a:	b29b      	uxth	r3, r3
 800332c:	4313      	orrs	r3, r2
 800332e:	b29a      	uxth	r2, r3
 8003330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003332:	801a      	strh	r2, [r3, #0]
 8003334:	e01c      	b.n	8003370 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	785b      	ldrb	r3, [r3, #1]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d118      	bne.n	8003370 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	647b      	str	r3, [r7, #68]	@ 0x44
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800334c:	b29b      	uxth	r3, r3
 800334e:	461a      	mov	r2, r3
 8003350:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003352:	4413      	add	r3, r2
 8003354:	647b      	str	r3, [r7, #68]	@ 0x44
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	011a      	lsls	r2, r3, #4
 800335c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800335e:	4413      	add	r3, r2
 8003360:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003364:	643b      	str	r3, [r7, #64]	@ 0x40
 8003366:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800336a:	b29a      	uxth	r2, r3
 800336c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800336e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6818      	ldr	r0, [r3, #0]
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	6959      	ldr	r1, [r3, #20]
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	891a      	ldrh	r2, [r3, #8]
 800337c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003380:	b29b      	uxth	r3, r3
 8003382:	f003 ff4c 	bl	800721e <USB_WritePMA>
 8003386:	e1e2      	b.n	800374e <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003390:	b29b      	uxth	r3, r3
 8003392:	461a      	mov	r2, r3
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	00db      	lsls	r3, r3, #3
 800339a:	4413      	add	r3, r2
 800339c:	3306      	adds	r3, #6
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	6812      	ldr	r2, [r2, #0]
 80033a4:	4413      	add	r3, r2
 80033a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80033aa:	881b      	ldrh	r3, [r3, #0]
 80033ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033b0:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	699a      	ldr	r2, [r3, #24]
 80033b8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80033bc:	429a      	cmp	r2, r3
 80033be:	d307      	bcc.n	80033d0 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	699a      	ldr	r2, [r3, #24]
 80033c4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80033c8:	1ad2      	subs	r2, r2, r3
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	619a      	str	r2, [r3, #24]
 80033ce:	e002      	b.n	80033d6 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2200      	movs	r2, #0
 80033d4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	f040 80c0 	bne.w	8003560 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	785b      	ldrb	r3, [r3, #1]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d126      	bne.n	8003436 <HAL_PCD_EP_DB_Transmit+0x482>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	461a      	mov	r2, r3
 80033fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033fc:	4413      	add	r3, r2
 80033fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	011a      	lsls	r2, r3, #4
 8003406:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003408:	4413      	add	r3, r2
 800340a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800340e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003410:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003412:	881b      	ldrh	r3, [r3, #0]
 8003414:	b29b      	uxth	r3, r3
 8003416:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800341a:	b29a      	uxth	r2, r3
 800341c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800341e:	801a      	strh	r2, [r3, #0]
 8003420:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	b29b      	uxth	r3, r3
 8003426:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800342a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800342e:	b29a      	uxth	r2, r3
 8003430:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003432:	801a      	strh	r2, [r3, #0]
 8003434:	e01a      	b.n	800346c <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	785b      	ldrb	r3, [r3, #1]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d116      	bne.n	800346c <HAL_PCD_EP_DB_Transmit+0x4b8>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	667b      	str	r3, [r7, #100]	@ 0x64
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800344c:	b29b      	uxth	r3, r3
 800344e:	461a      	mov	r2, r3
 8003450:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003452:	4413      	add	r3, r2
 8003454:	667b      	str	r3, [r7, #100]	@ 0x64
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	011a      	lsls	r2, r3, #4
 800345c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800345e:	4413      	add	r3, r2
 8003460:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003464:	663b      	str	r3, [r7, #96]	@ 0x60
 8003466:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003468:	2200      	movs	r2, #0
 800346a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	677b      	str	r3, [r7, #116]	@ 0x74
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	785b      	ldrb	r3, [r3, #1]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d12b      	bne.n	80034d2 <HAL_PCD_EP_DB_Transmit+0x51e>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003488:	b29b      	uxth	r3, r3
 800348a:	461a      	mov	r2, r3
 800348c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800348e:	4413      	add	r3, r2
 8003490:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	011a      	lsls	r2, r3, #4
 8003498:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800349a:	4413      	add	r3, r2
 800349c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80034a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034a8:	881b      	ldrh	r3, [r3, #0]
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034b6:	801a      	strh	r2, [r3, #0]
 80034b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034ce:	801a      	strh	r2, [r3, #0]
 80034d0:	e017      	b.n	8003502 <HAL_PCD_EP_DB_Transmit+0x54e>
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	785b      	ldrb	r3, [r3, #1]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d113      	bne.n	8003502 <HAL_PCD_EP_DB_Transmit+0x54e>
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	461a      	mov	r2, r3
 80034e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034e8:	4413      	add	r3, r2
 80034ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	011a      	lsls	r2, r3, #4
 80034f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034f4:	4413      	add	r3, r2
 80034f6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80034fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80034fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034fe:	2200      	movs	r2, #0
 8003500:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	4619      	mov	r1, r3
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f005 fcde 	bl	8008eca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800350e:	88fb      	ldrh	r3, [r7, #6]
 8003510:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003514:	2b00      	cmp	r3, #0
 8003516:	f040 811a 	bne.w	800374e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	4413      	add	r3, r2
 8003528:	881b      	ldrh	r3, [r3, #0]
 800352a:	b29b      	uxth	r3, r3
 800352c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003530:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003534:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	461a      	mov	r2, r3
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	441a      	add	r2, r3
 8003546:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800354a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800354e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003552:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800355a:	b29b      	uxth	r3, r3
 800355c:	8013      	strh	r3, [r2, #0]
 800355e:	e0f6      	b.n	800374e <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003560:	88fb      	ldrh	r3, [r7, #6]
 8003562:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d121      	bne.n	80035ae <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	461a      	mov	r2, r3
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	781b      	ldrb	r3, [r3, #0]
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	4413      	add	r3, r2
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	b29b      	uxth	r3, r3
 800357c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003580:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003584:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	461a      	mov	r2, r3
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	441a      	add	r2, r3
 8003596:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800359a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800359e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80035a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80035a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	f040 80ca 	bne.w	800374e <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	695a      	ldr	r2, [r3, #20]
 80035be:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80035c2:	441a      	add	r2, r3
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	69da      	ldr	r2, [r3, #28]
 80035cc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80035d0:	441a      	add	r2, r3
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	6a1a      	ldr	r2, [r3, #32]
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d30b      	bcc.n	80035fa <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	6a1a      	ldr	r2, [r3, #32]
 80035ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035f2:	1ad2      	subs	r2, r2, r3
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	621a      	str	r2, [r3, #32]
 80035f8:	e017      	b.n	800362a <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d108      	bne.n	8003614 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8003602:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003606:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003612:	e00a      	b.n	800362a <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	2200      	movs	r2, #0
 8003620:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	785b      	ldrb	r3, [r3, #1]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d165      	bne.n	8003704 <HAL_PCD_EP_DB_Transmit+0x750>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003646:	b29b      	uxth	r3, r3
 8003648:	461a      	mov	r2, r3
 800364a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800364c:	4413      	add	r3, r2
 800364e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	011a      	lsls	r2, r3, #4
 8003656:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003658:	4413      	add	r3, r2
 800365a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800365e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003660:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003662:	881b      	ldrh	r3, [r3, #0]
 8003664:	b29b      	uxth	r3, r3
 8003666:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800366a:	b29a      	uxth	r2, r3
 800366c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800366e:	801a      	strh	r2, [r3, #0]
 8003670:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003674:	2b3e      	cmp	r3, #62	@ 0x3e
 8003676:	d91d      	bls.n	80036b4 <HAL_PCD_EP_DB_Transmit+0x700>
 8003678:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800367c:	095b      	lsrs	r3, r3, #5
 800367e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003680:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003684:	f003 031f 	and.w	r3, r3, #31
 8003688:	2b00      	cmp	r3, #0
 800368a:	d102      	bne.n	8003692 <HAL_PCD_EP_DB_Transmit+0x6de>
 800368c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800368e:	3b01      	subs	r3, #1
 8003690:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003692:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003694:	881b      	ldrh	r3, [r3, #0]
 8003696:	b29a      	uxth	r2, r3
 8003698:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800369a:	b29b      	uxth	r3, r3
 800369c:	029b      	lsls	r3, r3, #10
 800369e:	b29b      	uxth	r3, r3
 80036a0:	4313      	orrs	r3, r2
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036b0:	801a      	strh	r2, [r3, #0]
 80036b2:	e041      	b.n	8003738 <HAL_PCD_EP_DB_Transmit+0x784>
 80036b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10a      	bne.n	80036d2 <HAL_PCD_EP_DB_Transmit+0x71e>
 80036bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036be:	881b      	ldrh	r3, [r3, #0]
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036ce:	801a      	strh	r2, [r3, #0]
 80036d0:	e032      	b.n	8003738 <HAL_PCD_EP_DB_Transmit+0x784>
 80036d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036d6:	085b      	lsrs	r3, r3, #1
 80036d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <HAL_PCD_EP_DB_Transmit+0x738>
 80036e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036e8:	3301      	adds	r3, #1
 80036ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036ee:	881b      	ldrh	r3, [r3, #0]
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	029b      	lsls	r3, r3, #10
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	4313      	orrs	r3, r2
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003700:	801a      	strh	r2, [r3, #0]
 8003702:	e019      	b.n	8003738 <HAL_PCD_EP_DB_Transmit+0x784>
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	785b      	ldrb	r3, [r3, #1]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d115      	bne.n	8003738 <HAL_PCD_EP_DB_Transmit+0x784>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003714:	b29b      	uxth	r3, r3
 8003716:	461a      	mov	r2, r3
 8003718:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800371a:	4413      	add	r3, r2
 800371c:	657b      	str	r3, [r7, #84]	@ 0x54
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	011a      	lsls	r2, r3, #4
 8003724:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003726:	4413      	add	r3, r2
 8003728:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800372c:	653b      	str	r3, [r7, #80]	@ 0x50
 800372e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003732:	b29a      	uxth	r2, r3
 8003734:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003736:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6818      	ldr	r0, [r3, #0]
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	6959      	ldr	r1, [r3, #20]
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	895a      	ldrh	r2, [r3, #10]
 8003744:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003748:	b29b      	uxth	r3, r3
 800374a:	f003 fd68 	bl	800721e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	461a      	mov	r2, r3
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	4413      	add	r3, r2
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	b29b      	uxth	r3, r3
 8003760:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003764:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003768:	82bb      	strh	r3, [r7, #20]
 800376a:	8abb      	ldrh	r3, [r7, #20]
 800376c:	f083 0310 	eor.w	r3, r3, #16
 8003770:	82bb      	strh	r3, [r7, #20]
 8003772:	8abb      	ldrh	r3, [r7, #20]
 8003774:	f083 0320 	eor.w	r3, r3, #32
 8003778:	82bb      	strh	r3, [r7, #20]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	461a      	mov	r2, r3
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	441a      	add	r2, r3
 8003788:	8abb      	ldrh	r3, [r7, #20]
 800378a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800378e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003792:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800379a:	b29b      	uxth	r3, r3
 800379c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3790      	adds	r7, #144	@ 0x90
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b087      	sub	sp, #28
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	607b      	str	r3, [r7, #4]
 80037b2:	460b      	mov	r3, r1
 80037b4:	817b      	strh	r3, [r7, #10]
 80037b6:	4613      	mov	r3, r2
 80037b8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80037ba:	897b      	ldrh	r3, [r7, #10]
 80037bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00b      	beq.n	80037de <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037c6:	897b      	ldrh	r3, [r7, #10]
 80037c8:	f003 0207 	and.w	r2, r3, #7
 80037cc:	4613      	mov	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4413      	add	r3, r2
 80037d2:	00db      	lsls	r3, r3, #3
 80037d4:	3310      	adds	r3, #16
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	4413      	add	r3, r2
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	e009      	b.n	80037f2 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80037de:	897a      	ldrh	r2, [r7, #10]
 80037e0:	4613      	mov	r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	4413      	add	r3, r2
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	4413      	add	r3, r2
 80037f0:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80037f2:	893b      	ldrh	r3, [r7, #8]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d107      	bne.n	8003808 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	2200      	movs	r2, #0
 80037fc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	b29a      	uxth	r2, r3
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	80da      	strh	r2, [r3, #6]
 8003806:	e00b      	b.n	8003820 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	2201      	movs	r2, #1
 800380c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	b29a      	uxth	r2, r3
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	0c1b      	lsrs	r3, r3, #16
 800381a:	b29a      	uxth	r2, r3
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	371c      	adds	r7, #28
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr

0800382c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e272      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 8087 	beq.w	800395a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800384c:	4b92      	ldr	r3, [pc, #584]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f003 030c 	and.w	r3, r3, #12
 8003854:	2b04      	cmp	r3, #4
 8003856:	d00c      	beq.n	8003872 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003858:	4b8f      	ldr	r3, [pc, #572]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f003 030c 	and.w	r3, r3, #12
 8003860:	2b08      	cmp	r3, #8
 8003862:	d112      	bne.n	800388a <HAL_RCC_OscConfig+0x5e>
 8003864:	4b8c      	ldr	r3, [pc, #560]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800386c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003870:	d10b      	bne.n	800388a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003872:	4b89      	ldr	r3, [pc, #548]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d06c      	beq.n	8003958 <HAL_RCC_OscConfig+0x12c>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d168      	bne.n	8003958 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e24c      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003892:	d106      	bne.n	80038a2 <HAL_RCC_OscConfig+0x76>
 8003894:	4b80      	ldr	r3, [pc, #512]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a7f      	ldr	r2, [pc, #508]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 800389a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800389e:	6013      	str	r3, [r2, #0]
 80038a0:	e02e      	b.n	8003900 <HAL_RCC_OscConfig+0xd4>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d10c      	bne.n	80038c4 <HAL_RCC_OscConfig+0x98>
 80038aa:	4b7b      	ldr	r3, [pc, #492]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a7a      	ldr	r2, [pc, #488]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	4b78      	ldr	r3, [pc, #480]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a77      	ldr	r2, [pc, #476]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	e01d      	b.n	8003900 <HAL_RCC_OscConfig+0xd4>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCC_OscConfig+0xbc>
 80038ce:	4b72      	ldr	r3, [pc, #456]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a71      	ldr	r2, [pc, #452]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	4b6f      	ldr	r3, [pc, #444]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a6e      	ldr	r2, [pc, #440]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038e4:	6013      	str	r3, [r2, #0]
 80038e6:	e00b      	b.n	8003900 <HAL_RCC_OscConfig+0xd4>
 80038e8:	4b6b      	ldr	r3, [pc, #428]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a6a      	ldr	r2, [pc, #424]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038f2:	6013      	str	r3, [r2, #0]
 80038f4:	4b68      	ldr	r3, [pc, #416]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a67      	ldr	r2, [pc, #412]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80038fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d013      	beq.n	8003930 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003908:	f7fd f896 	bl	8000a38 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003910:	f7fd f892 	bl	8000a38 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	@ 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e200      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003922:	4b5d      	ldr	r3, [pc, #372]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0f0      	beq.n	8003910 <HAL_RCC_OscConfig+0xe4>
 800392e:	e014      	b.n	800395a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003930:	f7fd f882 	bl	8000a38 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003938:	f7fd f87e 	bl	8000a38 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b64      	cmp	r3, #100	@ 0x64
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e1ec      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800394a:	4b53      	ldr	r3, [pc, #332]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f0      	bne.n	8003938 <HAL_RCC_OscConfig+0x10c>
 8003956:	e000      	b.n	800395a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d063      	beq.n	8003a2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003966:	4b4c      	ldr	r3, [pc, #304]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f003 030c 	and.w	r3, r3, #12
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00b      	beq.n	800398a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003972:	4b49      	ldr	r3, [pc, #292]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f003 030c 	and.w	r3, r3, #12
 800397a:	2b08      	cmp	r3, #8
 800397c:	d11c      	bne.n	80039b8 <HAL_RCC_OscConfig+0x18c>
 800397e:	4b46      	ldr	r3, [pc, #280]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d116      	bne.n	80039b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800398a:	4b43      	ldr	r3, [pc, #268]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d005      	beq.n	80039a2 <HAL_RCC_OscConfig+0x176>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d001      	beq.n	80039a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e1c0      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	4939      	ldr	r1, [pc, #228]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039b6:	e03a      	b.n	8003a2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d020      	beq.n	8003a02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039c0:	4b36      	ldr	r3, [pc, #216]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 80039c2:	2201      	movs	r2, #1
 80039c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c6:	f7fd f837 	bl	8000a38 <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ce:	f7fd f833 	bl	8000a38 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e1a1      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0f0      	beq.n	80039ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	4927      	ldr	r1, [pc, #156]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	600b      	str	r3, [r1, #0]
 8003a00:	e015      	b.n	8003a2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a02:	4b26      	ldr	r3, [pc, #152]	@ (8003a9c <HAL_RCC_OscConfig+0x270>)
 8003a04:	2200      	movs	r2, #0
 8003a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a08:	f7fd f816 	bl	8000a38 <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a10:	f7fd f812 	bl	8000a38 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e180      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a22:	4b1d      	ldr	r3, [pc, #116]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1f0      	bne.n	8003a10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0308 	and.w	r3, r3, #8
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d03a      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d019      	beq.n	8003a76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a42:	4b17      	ldr	r3, [pc, #92]	@ (8003aa0 <HAL_RCC_OscConfig+0x274>)
 8003a44:	2201      	movs	r2, #1
 8003a46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a48:	f7fc fff6 	bl	8000a38 <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a50:	f7fc fff2 	bl	8000a38 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e160      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a62:	4b0d      	ldr	r3, [pc, #52]	@ (8003a98 <HAL_RCC_OscConfig+0x26c>)
 8003a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0f0      	beq.n	8003a50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a6e:	2001      	movs	r0, #1
 8003a70:	f000 faba 	bl	8003fe8 <RCC_Delay>
 8003a74:	e01c      	b.n	8003ab0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a76:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa0 <HAL_RCC_OscConfig+0x274>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a7c:	f7fc ffdc 	bl	8000a38 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a82:	e00f      	b.n	8003aa4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a84:	f7fc ffd8 	bl	8000a38 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d908      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e146      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
 8003a96:	bf00      	nop
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	42420000 	.word	0x42420000
 8003aa0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa4:	4b92      	ldr	r3, [pc, #584]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1e9      	bne.n	8003a84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0304 	and.w	r3, r3, #4
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80a6 	beq.w	8003c0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ac2:	4b8b      	ldr	r3, [pc, #556]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d10d      	bne.n	8003aea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ace:	4b88      	ldr	r3, [pc, #544]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003ad0:	69db      	ldr	r3, [r3, #28]
 8003ad2:	4a87      	ldr	r2, [pc, #540]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003ad4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ad8:	61d3      	str	r3, [r2, #28]
 8003ada:	4b85      	ldr	r3, [pc, #532]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ae2:	60bb      	str	r3, [r7, #8]
 8003ae4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aea:	4b82      	ldr	r3, [pc, #520]	@ (8003cf4 <HAL_RCC_OscConfig+0x4c8>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d118      	bne.n	8003b28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003af6:	4b7f      	ldr	r3, [pc, #508]	@ (8003cf4 <HAL_RCC_OscConfig+0x4c8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a7e      	ldr	r2, [pc, #504]	@ (8003cf4 <HAL_RCC_OscConfig+0x4c8>)
 8003afc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b02:	f7fc ff99 	bl	8000a38 <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b0a:	f7fc ff95 	bl	8000a38 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b64      	cmp	r3, #100	@ 0x64
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e103      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b1c:	4b75      	ldr	r3, [pc, #468]	@ (8003cf4 <HAL_RCC_OscConfig+0x4c8>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0f0      	beq.n	8003b0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d106      	bne.n	8003b3e <HAL_RCC_OscConfig+0x312>
 8003b30:	4b6f      	ldr	r3, [pc, #444]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	4a6e      	ldr	r2, [pc, #440]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b36:	f043 0301 	orr.w	r3, r3, #1
 8003b3a:	6213      	str	r3, [r2, #32]
 8003b3c:	e02d      	b.n	8003b9a <HAL_RCC_OscConfig+0x36e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10c      	bne.n	8003b60 <HAL_RCC_OscConfig+0x334>
 8003b46:	4b6a      	ldr	r3, [pc, #424]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	4a69      	ldr	r2, [pc, #420]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b4c:	f023 0301 	bic.w	r3, r3, #1
 8003b50:	6213      	str	r3, [r2, #32]
 8003b52:	4b67      	ldr	r3, [pc, #412]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	4a66      	ldr	r2, [pc, #408]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b58:	f023 0304 	bic.w	r3, r3, #4
 8003b5c:	6213      	str	r3, [r2, #32]
 8003b5e:	e01c      	b.n	8003b9a <HAL_RCC_OscConfig+0x36e>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	2b05      	cmp	r3, #5
 8003b66:	d10c      	bne.n	8003b82 <HAL_RCC_OscConfig+0x356>
 8003b68:	4b61      	ldr	r3, [pc, #388]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b6a:	6a1b      	ldr	r3, [r3, #32]
 8003b6c:	4a60      	ldr	r2, [pc, #384]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b6e:	f043 0304 	orr.w	r3, r3, #4
 8003b72:	6213      	str	r3, [r2, #32]
 8003b74:	4b5e      	ldr	r3, [pc, #376]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b76:	6a1b      	ldr	r3, [r3, #32]
 8003b78:	4a5d      	ldr	r2, [pc, #372]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	6213      	str	r3, [r2, #32]
 8003b80:	e00b      	b.n	8003b9a <HAL_RCC_OscConfig+0x36e>
 8003b82:	4b5b      	ldr	r3, [pc, #364]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	4a5a      	ldr	r2, [pc, #360]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b88:	f023 0301 	bic.w	r3, r3, #1
 8003b8c:	6213      	str	r3, [r2, #32]
 8003b8e:	4b58      	ldr	r3, [pc, #352]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	4a57      	ldr	r2, [pc, #348]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003b94:	f023 0304 	bic.w	r3, r3, #4
 8003b98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d015      	beq.n	8003bce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ba2:	f7fc ff49 	bl	8000a38 <HAL_GetTick>
 8003ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba8:	e00a      	b.n	8003bc0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003baa:	f7fc ff45 	bl	8000a38 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e0b1      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc0:	4b4b      	ldr	r3, [pc, #300]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d0ee      	beq.n	8003baa <HAL_RCC_OscConfig+0x37e>
 8003bcc:	e014      	b.n	8003bf8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bce:	f7fc ff33 	bl	8000a38 <HAL_GetTick>
 8003bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bd4:	e00a      	b.n	8003bec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd6:	f7fc ff2f 	bl	8000a38 <HAL_GetTick>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d901      	bls.n	8003bec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e09b      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bec:	4b40      	ldr	r3, [pc, #256]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003bee:	6a1b      	ldr	r3, [r3, #32]
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d1ee      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003bf8:	7dfb      	ldrb	r3, [r7, #23]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d105      	bne.n	8003c0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bfe:	4b3c      	ldr	r3, [pc, #240]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	4a3b      	ldr	r2, [pc, #236]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003c04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c08:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	69db      	ldr	r3, [r3, #28]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f000 8087 	beq.w	8003d22 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c14:	4b36      	ldr	r3, [pc, #216]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f003 030c 	and.w	r3, r3, #12
 8003c1c:	2b08      	cmp	r3, #8
 8003c1e:	d061      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d146      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c28:	4b33      	ldr	r3, [pc, #204]	@ (8003cf8 <HAL_RCC_OscConfig+0x4cc>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c2e:	f7fc ff03 	bl	8000a38 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c36:	f7fc feff 	bl	8000a38 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e06d      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c48:	4b29      	ldr	r3, [pc, #164]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d1f0      	bne.n	8003c36 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a1b      	ldr	r3, [r3, #32]
 8003c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c5c:	d108      	bne.n	8003c70 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c5e:	4b24      	ldr	r3, [pc, #144]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	4921      	ldr	r1, [pc, #132]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c70:	4b1f      	ldr	r3, [pc, #124]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a19      	ldr	r1, [r3, #32]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c80:	430b      	orrs	r3, r1
 8003c82:	491b      	ldr	r1, [pc, #108]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c88:	4b1b      	ldr	r3, [pc, #108]	@ (8003cf8 <HAL_RCC_OscConfig+0x4cc>)
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8e:	f7fc fed3 	bl	8000a38 <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c96:	f7fc fecf 	bl	8000a38 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e03d      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ca8:	4b11      	ldr	r3, [pc, #68]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0f0      	beq.n	8003c96 <HAL_RCC_OscConfig+0x46a>
 8003cb4:	e035      	b.n	8003d22 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cb6:	4b10      	ldr	r3, [pc, #64]	@ (8003cf8 <HAL_RCC_OscConfig+0x4cc>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cbc:	f7fc febc 	bl	8000a38 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cc2:	e008      	b.n	8003cd6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc4:	f7fc feb8 	bl	8000a38 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e026      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cd6:	4b06      	ldr	r3, [pc, #24]	@ (8003cf0 <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1f0      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x498>
 8003ce2:	e01e      	b.n	8003d22 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	69db      	ldr	r3, [r3, #28]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d107      	bne.n	8003cfc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e019      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
 8003cf0:	40021000 	.word	0x40021000
 8003cf4:	40007000 	.word	0x40007000
 8003cf8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8003d2c <HAL_RCC_OscConfig+0x500>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a1b      	ldr	r3, [r3, #32]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d106      	bne.n	8003d1e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d001      	beq.n	8003d22 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e000      	b.n	8003d24 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3718      	adds	r7, #24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40021000 	.word	0x40021000

08003d30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e0d0      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d44:	4b6a      	ldr	r3, [pc, #424]	@ (8003ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0307 	and.w	r3, r3, #7
 8003d4c:	683a      	ldr	r2, [r7, #0]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d910      	bls.n	8003d74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d52:	4b67      	ldr	r3, [pc, #412]	@ (8003ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f023 0207 	bic.w	r2, r3, #7
 8003d5a:	4965      	ldr	r1, [pc, #404]	@ (8003ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d62:	4b63      	ldr	r3, [pc, #396]	@ (8003ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d001      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e0b8      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d020      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0304 	and.w	r3, r3, #4
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d8c:	4b59      	ldr	r3, [pc, #356]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	4a58      	ldr	r2, [pc, #352]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0308 	and.w	r3, r3, #8
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003da4:	4b53      	ldr	r3, [pc, #332]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4a52      	ldr	r2, [pc, #328]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003daa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003dae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003db0:	4b50      	ldr	r3, [pc, #320]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	494d      	ldr	r1, [pc, #308]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d040      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d107      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dd6:	4b47      	ldr	r3, [pc, #284]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d115      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e07f      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d107      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dee:	4b41      	ldr	r3, [pc, #260]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d109      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e073      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dfe:	4b3d      	ldr	r3, [pc, #244]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e06b      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e0e:	4b39      	ldr	r3, [pc, #228]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f023 0203 	bic.w	r2, r3, #3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	4936      	ldr	r1, [pc, #216]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e20:	f7fc fe0a 	bl	8000a38 <HAL_GetTick>
 8003e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e26:	e00a      	b.n	8003e3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e28:	f7fc fe06 	bl	8000a38 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e053      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e3e:	4b2d      	ldr	r3, [pc, #180]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f003 020c 	and.w	r2, r3, #12
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d1eb      	bne.n	8003e28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e50:	4b27      	ldr	r3, [pc, #156]	@ (8003ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	683a      	ldr	r2, [r7, #0]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d210      	bcs.n	8003e80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e5e:	4b24      	ldr	r3, [pc, #144]	@ (8003ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f023 0207 	bic.w	r2, r3, #7
 8003e66:	4922      	ldr	r1, [pc, #136]	@ (8003ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e6e:	4b20      	ldr	r3, [pc, #128]	@ (8003ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0307 	and.w	r3, r3, #7
 8003e76:	683a      	ldr	r2, [r7, #0]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d001      	beq.n	8003e80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e032      	b.n	8003ee6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0304 	and.w	r3, r3, #4
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d008      	beq.n	8003e9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e8c:	4b19      	ldr	r3, [pc, #100]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	4916      	ldr	r1, [pc, #88]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0308 	and.w	r3, r3, #8
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d009      	beq.n	8003ebe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003eaa:	4b12      	ldr	r3, [pc, #72]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	490e      	ldr	r1, [pc, #56]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ebe:	f000 f821 	bl	8003f04 <HAL_RCC_GetSysClockFreq>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	091b      	lsrs	r3, r3, #4
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	490a      	ldr	r1, [pc, #40]	@ (8003ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8003ed0:	5ccb      	ldrb	r3, [r1, r3]
 8003ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed6:	4a09      	ldr	r2, [pc, #36]	@ (8003efc <HAL_RCC_ClockConfig+0x1cc>)
 8003ed8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003eda:	4b09      	ldr	r3, [pc, #36]	@ (8003f00 <HAL_RCC_ClockConfig+0x1d0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fc fd68 	bl	80009b4 <HAL_InitTick>

  return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	40022000 	.word	0x40022000
 8003ef4:	40021000 	.word	0x40021000
 8003ef8:	08009db8 	.word	0x08009db8
 8003efc:	20000024 	.word	0x20000024
 8003f00:	20000028 	.word	0x20000028

08003f04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b087      	sub	sp, #28
 8003f08:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	60fb      	str	r3, [r7, #12]
 8003f0e:	2300      	movs	r3, #0
 8003f10:	60bb      	str	r3, [r7, #8]
 8003f12:	2300      	movs	r3, #0
 8003f14:	617b      	str	r3, [r7, #20]
 8003f16:	2300      	movs	r3, #0
 8003f18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003f98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f003 030c 	and.w	r3, r3, #12
 8003f2a:	2b04      	cmp	r3, #4
 8003f2c:	d002      	beq.n	8003f34 <HAL_RCC_GetSysClockFreq+0x30>
 8003f2e:	2b08      	cmp	r3, #8
 8003f30:	d003      	beq.n	8003f3a <HAL_RCC_GetSysClockFreq+0x36>
 8003f32:	e027      	b.n	8003f84 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f34:	4b19      	ldr	r3, [pc, #100]	@ (8003f9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003f36:	613b      	str	r3, [r7, #16]
      break;
 8003f38:	e027      	b.n	8003f8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	0c9b      	lsrs	r3, r3, #18
 8003f3e:	f003 030f 	and.w	r3, r3, #15
 8003f42:	4a17      	ldr	r2, [pc, #92]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f44:	5cd3      	ldrb	r3, [r2, r3]
 8003f46:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d010      	beq.n	8003f74 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f52:	4b11      	ldr	r3, [pc, #68]	@ (8003f98 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	0c5b      	lsrs	r3, r3, #17
 8003f58:	f003 0301 	and.w	r3, r3, #1
 8003f5c:	4a11      	ldr	r2, [pc, #68]	@ (8003fa4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f5e:	5cd3      	ldrb	r3, [r2, r3]
 8003f60:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a0d      	ldr	r2, [pc, #52]	@ (8003f9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003f66:	fb03 f202 	mul.w	r2, r3, r2
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f70:	617b      	str	r3, [r7, #20]
 8003f72:	e004      	b.n	8003f7e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a0c      	ldr	r2, [pc, #48]	@ (8003fa8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f78:	fb02 f303 	mul.w	r3, r2, r3
 8003f7c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	613b      	str	r3, [r7, #16]
      break;
 8003f82:	e002      	b.n	8003f8a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f84:	4b05      	ldr	r3, [pc, #20]	@ (8003f9c <HAL_RCC_GetSysClockFreq+0x98>)
 8003f86:	613b      	str	r3, [r7, #16]
      break;
 8003f88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f8a:	693b      	ldr	r3, [r7, #16]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	371c      	adds	r7, #28
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bc80      	pop	{r7}
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	007a1200 	.word	0x007a1200
 8003fa0:	08009dd0 	.word	0x08009dd0
 8003fa4:	08009de0 	.word	0x08009de0
 8003fa8:	003d0900 	.word	0x003d0900

08003fac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fb0:	4b02      	ldr	r3, [pc, #8]	@ (8003fbc <HAL_RCC_GetHCLKFreq+0x10>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc80      	pop	{r7}
 8003fba:	4770      	bx	lr
 8003fbc:	20000024 	.word	0x20000024

08003fc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fc4:	f7ff fff2 	bl	8003fac <HAL_RCC_GetHCLKFreq>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	0adb      	lsrs	r3, r3, #11
 8003fd0:	f003 0307 	and.w	r3, r3, #7
 8003fd4:	4903      	ldr	r1, [pc, #12]	@ (8003fe4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fd6:	5ccb      	ldrb	r3, [r1, r3]
 8003fd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	08009dc8 	.word	0x08009dc8

08003fe8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800401c <RCC_Delay+0x34>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8004020 <RCC_Delay+0x38>)
 8003ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8003ffa:	0a5b      	lsrs	r3, r3, #9
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	fb02 f303 	mul.w	r3, r2, r3
 8004002:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004004:	bf00      	nop
  }
  while (Delay --);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	1e5a      	subs	r2, r3, #1
 800400a:	60fa      	str	r2, [r7, #12]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1f9      	bne.n	8004004 <RCC_Delay+0x1c>
}
 8004010:	bf00      	nop
 8004012:	bf00      	nop
 8004014:	3714      	adds	r7, #20
 8004016:	46bd      	mov	sp, r7
 8004018:	bc80      	pop	{r7}
 800401a:	4770      	bx	lr
 800401c:	20000024 	.word	0x20000024
 8004020:	10624dd3 	.word	0x10624dd3

08004024 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800402c:	2300      	movs	r3, #0
 800402e:	613b      	str	r3, [r7, #16]
 8004030:	2300      	movs	r3, #0
 8004032:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0301 	and.w	r3, r3, #1
 800403c:	2b00      	cmp	r3, #0
 800403e:	d07d      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004040:	2300      	movs	r3, #0
 8004042:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004044:	4b4f      	ldr	r3, [pc, #316]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004046:	69db      	ldr	r3, [r3, #28]
 8004048:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10d      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004050:	4b4c      	ldr	r3, [pc, #304]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	4a4b      	ldr	r2, [pc, #300]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004056:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800405a:	61d3      	str	r3, [r2, #28]
 800405c:	4b49      	ldr	r3, [pc, #292]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004068:	2301      	movs	r3, #1
 800406a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800406c:	4b46      	ldr	r3, [pc, #280]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004074:	2b00      	cmp	r3, #0
 8004076:	d118      	bne.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004078:	4b43      	ldr	r3, [pc, #268]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a42      	ldr	r2, [pc, #264]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800407e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004082:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004084:	f7fc fcd8 	bl	8000a38 <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800408a:	e008      	b.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800408c:	f7fc fcd4 	bl	8000a38 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b64      	cmp	r3, #100	@ 0x64
 8004098:	d901      	bls.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e06d      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409e:	4b3a      	ldr	r3, [pc, #232]	@ (8004188 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d0f0      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040aa:	4b36      	ldr	r3, [pc, #216]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040b2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d02e      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d027      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040c8:	4b2e      	ldr	r3, [pc, #184]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ca:	6a1b      	ldr	r3, [r3, #32]
 80040cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040d0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040d2:	4b2e      	ldr	r3, [pc, #184]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040d4:	2201      	movs	r2, #1
 80040d6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040d8:	4b2c      	ldr	r3, [pc, #176]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040da:	2200      	movs	r2, #0
 80040dc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040de:	4a29      	ldr	r2, [pc, #164]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d014      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fc fca3 	bl	8000a38 <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f4:	e00a      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040f6:	f7fc fc9f 	bl	8000a38 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004104:	4293      	cmp	r3, r2
 8004106:	d901      	bls.n	800410c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e036      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800410c:	4b1d      	ldr	r3, [pc, #116]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0ee      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004118:	4b1a      	ldr	r3, [pc, #104]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	4917      	ldr	r1, [pc, #92]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004126:	4313      	orrs	r3, r2
 8004128:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800412a:	7dfb      	ldrb	r3, [r7, #23]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d105      	bne.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004130:	4b14      	ldr	r3, [pc, #80]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	4a13      	ldr	r2, [pc, #76]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004136:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800413a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004148:	4b0e      	ldr	r3, [pc, #56]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	490b      	ldr	r1, [pc, #44]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004156:	4313      	orrs	r3, r2
 8004158:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0310 	and.w	r3, r3, #16
 8004162:	2b00      	cmp	r3, #0
 8004164:	d008      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004166:	4b07      	ldr	r3, [pc, #28]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	4904      	ldr	r1, [pc, #16]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004174:	4313      	orrs	r3, r2
 8004176:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3718      	adds	r7, #24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	40021000 	.word	0x40021000
 8004188:	40007000 	.word	0x40007000
 800418c:	42420440 	.word	0x42420440

08004190 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b088      	sub	sp, #32
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004198:	2300      	movs	r3, #0
 800419a:	617b      	str	r3, [r7, #20]
 800419c:	2300      	movs	r3, #0
 800419e:	61fb      	str	r3, [r7, #28]
 80041a0:	2300      	movs	r3, #0
 80041a2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	60fb      	str	r3, [r7, #12]
 80041a8:	2300      	movs	r3, #0
 80041aa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b10      	cmp	r3, #16
 80041b0:	d00a      	beq.n	80041c8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2b10      	cmp	r3, #16
 80041b6:	f200 808a 	bhi.w	80042ce <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d045      	beq.n	800424c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d075      	beq.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80041c6:	e082      	b.n	80042ce <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80041c8:	4b46      	ldr	r3, [pc, #280]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80041ce:	4b45      	ldr	r3, [pc, #276]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d07b      	beq.n	80042d2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	0c9b      	lsrs	r3, r3, #18
 80041de:	f003 030f 	and.w	r3, r3, #15
 80041e2:	4a41      	ldr	r2, [pc, #260]	@ (80042e8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80041e4:	5cd3      	ldrb	r3, [r2, r3]
 80041e6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d015      	beq.n	800421e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80041f2:	4b3c      	ldr	r3, [pc, #240]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	0c5b      	lsrs	r3, r3, #17
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	4a3b      	ldr	r2, [pc, #236]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80041fe:	5cd3      	ldrb	r3, [r2, r3]
 8004200:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00d      	beq.n	8004228 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800420c:	4a38      	ldr	r2, [pc, #224]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	fbb2 f2f3 	udiv	r2, r2, r3
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	fb02 f303 	mul.w	r3, r2, r3
 800421a:	61fb      	str	r3, [r7, #28]
 800421c:	e004      	b.n	8004228 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	4a34      	ldr	r2, [pc, #208]	@ (80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004222:	fb02 f303 	mul.w	r3, r2, r3
 8004226:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004228:	4b2e      	ldr	r3, [pc, #184]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004230:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004234:	d102      	bne.n	800423c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	61bb      	str	r3, [r7, #24]
      break;
 800423a:	e04a      	b.n	80042d2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	005b      	lsls	r3, r3, #1
 8004240:	4a2d      	ldr	r2, [pc, #180]	@ (80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004242:	fba2 2303 	umull	r2, r3, r2, r3
 8004246:	085b      	lsrs	r3, r3, #1
 8004248:	61bb      	str	r3, [r7, #24]
      break;
 800424a:	e042      	b.n	80042d2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800424c:	4b25      	ldr	r3, [pc, #148]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004258:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800425c:	d108      	bne.n	8004270 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d003      	beq.n	8004270 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004268:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800426c:	61bb      	str	r3, [r7, #24]
 800426e:	e01f      	b.n	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004276:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800427a:	d109      	bne.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800427c:	4b19      	ldr	r3, [pc, #100]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800427e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b00      	cmp	r3, #0
 8004286:	d003      	beq.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004288:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800428c:	61bb      	str	r3, [r7, #24]
 800428e:	e00f      	b.n	80042b0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004296:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800429a:	d11c      	bne.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800429c:	4b11      	ldr	r3, [pc, #68]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d016      	beq.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80042a8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80042ac:	61bb      	str	r3, [r7, #24]
      break;
 80042ae:	e012      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80042b0:	e011      	b.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80042b2:	f7ff fe85 	bl	8003fc0 <HAL_RCC_GetPCLK2Freq>
 80042b6:	4602      	mov	r2, r0
 80042b8:	4b0a      	ldr	r3, [pc, #40]	@ (80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	0b9b      	lsrs	r3, r3, #14
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	3301      	adds	r3, #1
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042ca:	61bb      	str	r3, [r7, #24]
      break;
 80042cc:	e004      	b.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80042ce:	bf00      	nop
 80042d0:	e002      	b.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80042d2:	bf00      	nop
 80042d4:	e000      	b.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80042d6:	bf00      	nop
    }
  }
  return (frequency);
 80042d8:	69bb      	ldr	r3, [r7, #24]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3720      	adds	r7, #32
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	40021000 	.word	0x40021000
 80042e8:	08009de4 	.word	0x08009de4
 80042ec:	08009df4 	.word	0x08009df4
 80042f0:	007a1200 	.word	0x007a1200
 80042f4:	003d0900 	.word	0x003d0900
 80042f8:	aaaaaaab 	.word	0xaaaaaaab

080042fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e041      	b.n	8004392 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d106      	bne.n	8004328 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7fc fa4c 	bl	80007c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	3304      	adds	r3, #4
 8004338:	4619      	mov	r1, r3
 800433a:	4610      	mov	r0, r2
 800433c:	f000 fafa 	bl	8004934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3708      	adds	r7, #8
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
	...

0800439c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d001      	beq.n	80043b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e032      	b.n	800441a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2202      	movs	r2, #2
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a18      	ldr	r2, [pc, #96]	@ (8004424 <HAL_TIM_Base_Start+0x88>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d00e      	beq.n	80043e4 <HAL_TIM_Base_Start+0x48>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ce:	d009      	beq.n	80043e4 <HAL_TIM_Base_Start+0x48>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a14      	ldr	r2, [pc, #80]	@ (8004428 <HAL_TIM_Base_Start+0x8c>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d004      	beq.n	80043e4 <HAL_TIM_Base_Start+0x48>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a13      	ldr	r2, [pc, #76]	@ (800442c <HAL_TIM_Base_Start+0x90>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d111      	bne.n	8004408 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b06      	cmp	r3, #6
 80043f4:	d010      	beq.n	8004418 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f042 0201 	orr.w	r2, r2, #1
 8004404:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004406:	e007      	b.n	8004418 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f042 0201 	orr.w	r2, r2, #1
 8004416:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004418:	2300      	movs	r3, #0
}
 800441a:	4618      	mov	r0, r3
 800441c:	3714      	adds	r7, #20
 800441e:	46bd      	mov	sp, r7
 8004420:	bc80      	pop	{r7}
 8004422:	4770      	bx	lr
 8004424:	40012c00 	.word	0x40012c00
 8004428:	40000400 	.word	0x40000400
 800442c:	40000800 	.word	0x40000800

08004430 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	6a1a      	ldr	r2, [r3, #32]
 800443e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004442:	4013      	ands	r3, r2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10f      	bne.n	8004468 <HAL_TIM_Base_Stop+0x38>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	6a1a      	ldr	r2, [r3, #32]
 800444e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004452:	4013      	ands	r3, r2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d107      	bne.n	8004468 <HAL_TIM_Base_Stop+0x38>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f022 0201 	bic.w	r2, r2, #1
 8004466:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	bc80      	pop	{r7}
 800447a:	4770      	bx	lr

0800447c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b01      	cmp	r3, #1
 800448e:	d001      	beq.n	8004494 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e03a      	b.n	800450a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68da      	ldr	r2, [r3, #12]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f042 0201 	orr.w	r2, r2, #1
 80044aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a18      	ldr	r2, [pc, #96]	@ (8004514 <HAL_TIM_Base_Start_IT+0x98>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d00e      	beq.n	80044d4 <HAL_TIM_Base_Start_IT+0x58>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044be:	d009      	beq.n	80044d4 <HAL_TIM_Base_Start_IT+0x58>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a14      	ldr	r2, [pc, #80]	@ (8004518 <HAL_TIM_Base_Start_IT+0x9c>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d004      	beq.n	80044d4 <HAL_TIM_Base_Start_IT+0x58>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a13      	ldr	r2, [pc, #76]	@ (800451c <HAL_TIM_Base_Start_IT+0xa0>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d111      	bne.n	80044f8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f003 0307 	and.w	r3, r3, #7
 80044de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2b06      	cmp	r3, #6
 80044e4:	d010      	beq.n	8004508 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0201 	orr.w	r2, r2, #1
 80044f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044f6:	e007      	b.n	8004508 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0201 	orr.w	r2, r2, #1
 8004506:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	bc80      	pop	{r7}
 8004512:	4770      	bx	lr
 8004514:	40012c00 	.word	0x40012c00
 8004518:	40000400 	.word	0x40000400
 800451c:	40000800 	.word	0x40000800

08004520 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0201 	bic.w	r2, r2, #1
 8004536:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6a1a      	ldr	r2, [r3, #32]
 800453e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004542:	4013      	ands	r3, r2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10f      	bne.n	8004568 <HAL_TIM_Base_Stop_IT+0x48>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6a1a      	ldr	r2, [r3, #32]
 800454e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004552:	4013      	ands	r3, r2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d107      	bne.n	8004568 <HAL_TIM_Base_Stop_IT+0x48>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0201 	bic.w	r2, r2, #1
 8004566:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	bc80      	pop	{r7}
 800457a:	4770      	bx	lr

0800457c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d020      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d01b      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f06f 0202 	mvn.w	r2, #2
 80045b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d003      	beq.n	80045ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 f998 	bl	80048fc <HAL_TIM_IC_CaptureCallback>
 80045cc:	e005      	b.n	80045da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f98b 	bl	80048ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f99a 	bl	800490e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	f003 0304 	and.w	r3, r3, #4
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d020      	beq.n	800462c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	f003 0304 	and.w	r3, r3, #4
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d01b      	beq.n	800462c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0204 	mvn.w	r2, #4
 80045fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2202      	movs	r2, #2
 8004602:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 f972 	bl	80048fc <HAL_TIM_IC_CaptureCallback>
 8004618:	e005      	b.n	8004626 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f965 	bl	80048ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 f974 	bl	800490e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f003 0308 	and.w	r3, r3, #8
 8004632:	2b00      	cmp	r3, #0
 8004634:	d020      	beq.n	8004678 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f003 0308 	and.w	r3, r3, #8
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01b      	beq.n	8004678 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f06f 0208 	mvn.w	r2, #8
 8004648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2204      	movs	r2, #4
 800464e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	f003 0303 	and.w	r3, r3, #3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d003      	beq.n	8004666 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 f94c 	bl	80048fc <HAL_TIM_IC_CaptureCallback>
 8004664:	e005      	b.n	8004672 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f93f 	bl	80048ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 f94e 	bl	800490e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f003 0310 	and.w	r3, r3, #16
 800467e:	2b00      	cmp	r3, #0
 8004680:	d020      	beq.n	80046c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f003 0310 	and.w	r3, r3, #16
 8004688:	2b00      	cmp	r3, #0
 800468a:	d01b      	beq.n	80046c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f06f 0210 	mvn.w	r2, #16
 8004694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2208      	movs	r2, #8
 800469a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	69db      	ldr	r3, [r3, #28]
 80046a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f926 	bl	80048fc <HAL_TIM_IC_CaptureCallback>
 80046b0:	e005      	b.n	80046be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f919 	bl	80048ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 f928 	bl	800490e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f003 0301 	and.w	r3, r3, #1
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d00c      	beq.n	80046e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d007      	beq.n	80046e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f06f 0201 	mvn.w	r2, #1
 80046e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f7fb ff74 	bl	80005d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00c      	beq.n	800470c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d007      	beq.n	800470c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fa7f 	bl	8004c0a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00c      	beq.n	8004730 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800471c:	2b00      	cmp	r3, #0
 800471e:	d007      	beq.n	8004730 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 f8f8 	bl	8004920 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f003 0320 	and.w	r3, r3, #32
 8004736:	2b00      	cmp	r3, #0
 8004738:	d00c      	beq.n	8004754 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f003 0320 	and.w	r3, r3, #32
 8004740:	2b00      	cmp	r3, #0
 8004742:	d007      	beq.n	8004754 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f06f 0220 	mvn.w	r2, #32
 800474c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 fa52 	bl	8004bf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004754:	bf00      	nop
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004766:	2300      	movs	r3, #0
 8004768:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004770:	2b01      	cmp	r3, #1
 8004772:	d101      	bne.n	8004778 <HAL_TIM_ConfigClockSource+0x1c>
 8004774:	2302      	movs	r3, #2
 8004776:	e0b4      	b.n	80048e2 <HAL_TIM_ConfigClockSource+0x186>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004796:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800479e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047b0:	d03e      	beq.n	8004830 <HAL_TIM_ConfigClockSource+0xd4>
 80047b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047b6:	f200 8087 	bhi.w	80048c8 <HAL_TIM_ConfigClockSource+0x16c>
 80047ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047be:	f000 8086 	beq.w	80048ce <HAL_TIM_ConfigClockSource+0x172>
 80047c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047c6:	d87f      	bhi.n	80048c8 <HAL_TIM_ConfigClockSource+0x16c>
 80047c8:	2b70      	cmp	r3, #112	@ 0x70
 80047ca:	d01a      	beq.n	8004802 <HAL_TIM_ConfigClockSource+0xa6>
 80047cc:	2b70      	cmp	r3, #112	@ 0x70
 80047ce:	d87b      	bhi.n	80048c8 <HAL_TIM_ConfigClockSource+0x16c>
 80047d0:	2b60      	cmp	r3, #96	@ 0x60
 80047d2:	d050      	beq.n	8004876 <HAL_TIM_ConfigClockSource+0x11a>
 80047d4:	2b60      	cmp	r3, #96	@ 0x60
 80047d6:	d877      	bhi.n	80048c8 <HAL_TIM_ConfigClockSource+0x16c>
 80047d8:	2b50      	cmp	r3, #80	@ 0x50
 80047da:	d03c      	beq.n	8004856 <HAL_TIM_ConfigClockSource+0xfa>
 80047dc:	2b50      	cmp	r3, #80	@ 0x50
 80047de:	d873      	bhi.n	80048c8 <HAL_TIM_ConfigClockSource+0x16c>
 80047e0:	2b40      	cmp	r3, #64	@ 0x40
 80047e2:	d058      	beq.n	8004896 <HAL_TIM_ConfigClockSource+0x13a>
 80047e4:	2b40      	cmp	r3, #64	@ 0x40
 80047e6:	d86f      	bhi.n	80048c8 <HAL_TIM_ConfigClockSource+0x16c>
 80047e8:	2b30      	cmp	r3, #48	@ 0x30
 80047ea:	d064      	beq.n	80048b6 <HAL_TIM_ConfigClockSource+0x15a>
 80047ec:	2b30      	cmp	r3, #48	@ 0x30
 80047ee:	d86b      	bhi.n	80048c8 <HAL_TIM_ConfigClockSource+0x16c>
 80047f0:	2b20      	cmp	r3, #32
 80047f2:	d060      	beq.n	80048b6 <HAL_TIM_ConfigClockSource+0x15a>
 80047f4:	2b20      	cmp	r3, #32
 80047f6:	d867      	bhi.n	80048c8 <HAL_TIM_ConfigClockSource+0x16c>
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d05c      	beq.n	80048b6 <HAL_TIM_ConfigClockSource+0x15a>
 80047fc:	2b10      	cmp	r3, #16
 80047fe:	d05a      	beq.n	80048b6 <HAL_TIM_ConfigClockSource+0x15a>
 8004800:	e062      	b.n	80048c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004812:	f000 f974 	bl	8004afe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004824:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	609a      	str	r2, [r3, #8]
      break;
 800482e:	e04f      	b.n	80048d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004840:	f000 f95d 	bl	8004afe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689a      	ldr	r2, [r3, #8]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004852:	609a      	str	r2, [r3, #8]
      break;
 8004854:	e03c      	b.n	80048d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004862:	461a      	mov	r2, r3
 8004864:	f000 f8d4 	bl	8004a10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2150      	movs	r1, #80	@ 0x50
 800486e:	4618      	mov	r0, r3
 8004870:	f000 f92b 	bl	8004aca <TIM_ITRx_SetConfig>
      break;
 8004874:	e02c      	b.n	80048d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004882:	461a      	mov	r2, r3
 8004884:	f000 f8f2 	bl	8004a6c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2160      	movs	r1, #96	@ 0x60
 800488e:	4618      	mov	r0, r3
 8004890:	f000 f91b 	bl	8004aca <TIM_ITRx_SetConfig>
      break;
 8004894:	e01c      	b.n	80048d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048a2:	461a      	mov	r2, r3
 80048a4:	f000 f8b4 	bl	8004a10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2140      	movs	r1, #64	@ 0x40
 80048ae:	4618      	mov	r0, r3
 80048b0:	f000 f90b 	bl	8004aca <TIM_ITRx_SetConfig>
      break;
 80048b4:	e00c      	b.n	80048d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4619      	mov	r1, r3
 80048c0:	4610      	mov	r0, r2
 80048c2:	f000 f902 	bl	8004aca <TIM_ITRx_SetConfig>
      break;
 80048c6:	e003      	b.n	80048d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	73fb      	strb	r3, [r7, #15]
      break;
 80048cc:	e000      	b.n	80048d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b083      	sub	sp, #12
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048f2:	bf00      	nop
 80048f4:	370c      	adds	r7, #12
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bc80      	pop	{r7}
 80048fa:	4770      	bx	lr

080048fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	bc80      	pop	{r7}
 800490c:	4770      	bx	lr

0800490e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800490e:	b480      	push	{r7}
 8004910:	b083      	sub	sp, #12
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	bc80      	pop	{r7}
 800491e:	4770      	bx	lr

08004920 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	bc80      	pop	{r7}
 8004930:	4770      	bx	lr
	...

08004934 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a2f      	ldr	r2, [pc, #188]	@ (8004a04 <TIM_Base_SetConfig+0xd0>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d00b      	beq.n	8004964 <TIM_Base_SetConfig+0x30>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004952:	d007      	beq.n	8004964 <TIM_Base_SetConfig+0x30>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a2c      	ldr	r2, [pc, #176]	@ (8004a08 <TIM_Base_SetConfig+0xd4>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d003      	beq.n	8004964 <TIM_Base_SetConfig+0x30>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a2b      	ldr	r2, [pc, #172]	@ (8004a0c <TIM_Base_SetConfig+0xd8>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d108      	bne.n	8004976 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800496a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	68fa      	ldr	r2, [r7, #12]
 8004972:	4313      	orrs	r3, r2
 8004974:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a22      	ldr	r2, [pc, #136]	@ (8004a04 <TIM_Base_SetConfig+0xd0>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00b      	beq.n	8004996 <TIM_Base_SetConfig+0x62>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004984:	d007      	beq.n	8004996 <TIM_Base_SetConfig+0x62>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a1f      	ldr	r2, [pc, #124]	@ (8004a08 <TIM_Base_SetConfig+0xd4>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d003      	beq.n	8004996 <TIM_Base_SetConfig+0x62>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a1e      	ldr	r2, [pc, #120]	@ (8004a0c <TIM_Base_SetConfig+0xd8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d108      	bne.n	80049a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800499c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	689a      	ldr	r2, [r3, #8]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a0d      	ldr	r2, [pc, #52]	@ (8004a04 <TIM_Base_SetConfig+0xd0>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d103      	bne.n	80049dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	691a      	ldr	r2, [r3, #16]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d005      	beq.n	80049fa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	f023 0201 	bic.w	r2, r3, #1
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	611a      	str	r2, [r3, #16]
  }
}
 80049fa:	bf00      	nop
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bc80      	pop	{r7}
 8004a02:	4770      	bx	lr
 8004a04:	40012c00 	.word	0x40012c00
 8004a08:	40000400 	.word	0x40000400
 8004a0c:	40000800 	.word	0x40000800

08004a10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b087      	sub	sp, #28
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6a1b      	ldr	r3, [r3, #32]
 8004a20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	f023 0201 	bic.w	r2, r3, #1
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	011b      	lsls	r3, r3, #4
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f023 030a 	bic.w	r3, r3, #10
 8004a4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	621a      	str	r2, [r3, #32]
}
 8004a62:	bf00      	nop
 8004a64:	371c      	adds	r7, #28
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bc80      	pop	{r7}
 8004a6a:	4770      	bx	lr

08004a6c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b087      	sub	sp, #28
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	f023 0210 	bic.w	r2, r3, #16
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	031b      	lsls	r3, r3, #12
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004aa8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	011b      	lsls	r3, r3, #4
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	697a      	ldr	r2, [r7, #20]
 8004abe:	621a      	str	r2, [r3, #32]
}
 8004ac0:	bf00      	nop
 8004ac2:	371c      	adds	r7, #28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr

08004aca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b085      	sub	sp, #20
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
 8004ad2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ae0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ae2:	683a      	ldr	r2, [r7, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	f043 0307 	orr.w	r3, r3, #7
 8004aec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	609a      	str	r2, [r3, #8]
}
 8004af4:	bf00      	nop
 8004af6:	3714      	adds	r7, #20
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bc80      	pop	{r7}
 8004afc:	4770      	bx	lr

08004afe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b087      	sub	sp, #28
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	60f8      	str	r0, [r7, #12]
 8004b06:	60b9      	str	r1, [r7, #8]
 8004b08:	607a      	str	r2, [r7, #4]
 8004b0a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b18:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	021a      	lsls	r2, r3, #8
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	431a      	orrs	r2, r3
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	609a      	str	r2, [r3, #8]
}
 8004b32:	bf00      	nop
 8004b34:	371c      	adds	r7, #28
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bc80      	pop	{r7}
 8004b3a:	4770      	bx	lr

08004b3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d101      	bne.n	8004b54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b50:	2302      	movs	r3, #2
 8004b52:	e046      	b.n	8004be2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2202      	movs	r2, #2
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a16      	ldr	r2, [pc, #88]	@ (8004bec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d00e      	beq.n	8004bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ba0:	d009      	beq.n	8004bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a12      	ldr	r2, [pc, #72]	@ (8004bf0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d004      	beq.n	8004bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a10      	ldr	r2, [pc, #64]	@ (8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d10c      	bne.n	8004bd0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3714      	adds	r7, #20
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bc80      	pop	{r7}
 8004bea:	4770      	bx	lr
 8004bec:	40012c00 	.word	0x40012c00
 8004bf0:	40000400 	.word	0x40000400
 8004bf4:	40000800 	.word	0x40000800

08004bf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bc80      	pop	{r7}
 8004c08:	4770      	bx	lr

08004c0a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c0a:	b480      	push	{r7}
 8004c0c:	b083      	sub	sp, #12
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c12:	bf00      	nop
 8004c14:	370c      	adds	r7, #12
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bc80      	pop	{r7}
 8004c1a:	4770      	bx	lr

08004c1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	4638      	mov	r0, r7
 8004c26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3714      	adds	r7, #20
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bc80      	pop	{r7}
 8004c34:	4770      	bx	lr

08004c36 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b085      	sub	sp, #20
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004c46:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004c4a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	b29a      	uxth	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004c56:	2300      	movs	r3, #0
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3714      	adds	r7, #20
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bc80      	pop	{r7}
 8004c60:	4770      	bx	lr

08004c62 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004c62:	b480      	push	{r7}
 8004c64:	b085      	sub	sp, #20
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004c6a:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004c6e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004c76:	b29a      	uxth	r2, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	43db      	mvns	r3, r3
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	4013      	ands	r3, r2
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004c8a:	2300      	movs	r3, #0
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3714      	adds	r7, #20
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bc80      	pop	{r7}
 8004c94:	4770      	bx	lr

08004c96 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr

08004cae <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b085      	sub	sp, #20
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	60f8      	str	r0, [r7, #12]
 8004cb6:	4638      	mov	r0, r7
 8004cb8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr

08004ce8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b09d      	sub	sp, #116	@ 0x74
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4413      	add	r3, r2
 8004d02:	881b      	ldrh	r3, [r3, #0]
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8004d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	78db      	ldrb	r3, [r3, #3]
 8004d16:	2b03      	cmp	r3, #3
 8004d18:	d81f      	bhi.n	8004d5a <USB_ActivateEndpoint+0x72>
 8004d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8004d20 <USB_ActivateEndpoint+0x38>)
 8004d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d20:	08004d31 	.word	0x08004d31
 8004d24:	08004d4d 	.word	0x08004d4d
 8004d28:	08004d63 	.word	0x08004d63
 8004d2c:	08004d3f 	.word	0x08004d3f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004d30:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004d34:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d38:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004d3c:	e012      	b.n	8004d64 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004d3e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004d42:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8004d46:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004d4a:	e00b      	b.n	8004d64 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004d4c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004d50:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d54:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004d58:	e004      	b.n	8004d64 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8004d60:	e000      	b.n	8004d64 <USB_ActivateEndpoint+0x7c>
      break;
 8004d62:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	441a      	add	r2, r3
 8004d6e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004d72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	4413      	add	r3, r2
 8004d90:	881b      	ldrh	r3, [r3, #0]
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	683a      	ldr	r2, [r7, #0]
 8004da0:	7812      	ldrb	r2, [r2, #0]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	441a      	add	r2, r3
 8004db2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004db6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004dba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004dbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	7b1b      	ldrb	r3, [r3, #12]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f040 8178 	bne.w	80050c4 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	785b      	ldrb	r3, [r3, #1]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	f000 8084 	beq.w	8004ee6 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	61bb      	str	r3, [r7, #24]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	461a      	mov	r2, r3
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	4413      	add	r3, r2
 8004df0:	61bb      	str	r3, [r7, #24]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	011a      	lsls	r2, r3, #4
 8004df8:	69bb      	ldr	r3, [r7, #24]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e00:	617b      	str	r3, [r7, #20]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	88db      	ldrh	r3, [r3, #6]
 8004e06:	085b      	lsrs	r3, r3, #1
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	005b      	lsls	r3, r3, #1
 8004e0c:	b29a      	uxth	r2, r3
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	4413      	add	r3, r2
 8004e1c:	881b      	ldrh	r3, [r3, #0]
 8004e1e:	827b      	strh	r3, [r7, #18]
 8004e20:	8a7b      	ldrh	r3, [r7, #18]
 8004e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d01b      	beq.n	8004e62 <USB_ActivateEndpoint+0x17a>
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4413      	add	r3, r2
 8004e34:	881b      	ldrh	r3, [r3, #0]
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e40:	823b      	strh	r3, [r7, #16]
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	441a      	add	r2, r3
 8004e4c:	8a3b      	ldrh	r3, [r7, #16]
 8004e4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e5a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	78db      	ldrb	r3, [r3, #3]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d020      	beq.n	8004eac <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	4413      	add	r3, r2
 8004e74:	881b      	ldrh	r3, [r3, #0]
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e80:	81bb      	strh	r3, [r7, #12]
 8004e82:	89bb      	ldrh	r3, [r7, #12]
 8004e84:	f083 0320 	eor.w	r3, r3, #32
 8004e88:	81bb      	strh	r3, [r7, #12]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	441a      	add	r2, r3
 8004e94:	89bb      	ldrh	r3, [r7, #12]
 8004e96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	8013      	strh	r3, [r2, #0]
 8004eaa:	e2d5      	b.n	8005458 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	4413      	add	r3, r2
 8004eb6:	881b      	ldrh	r3, [r3, #0]
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ebe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ec2:	81fb      	strh	r3, [r7, #14]
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	441a      	add	r2, r3
 8004ece:	89fb      	ldrh	r3, [r7, #14]
 8004ed0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ed4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ed8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004edc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	8013      	strh	r3, [r2, #0]
 8004ee4:	e2b8      	b.n	8005458 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef6:	4413      	add	r3, r2
 8004ef8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	011a      	lsls	r2, r3, #4
 8004f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f02:	4413      	add	r3, r2
 8004f04:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	88db      	ldrh	r3, [r3, #6]
 8004f0e:	085b      	lsrs	r3, r3, #1
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	005b      	lsls	r3, r3, #1
 8004f14:	b29a      	uxth	r2, r3
 8004f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f18:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	461a      	mov	r2, r3
 8004f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f2a:	4413      	add	r3, r2
 8004f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	011a      	lsls	r2, r3, #4
 8004f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f36:	4413      	add	r3, r2
 8004f38:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f40:	881b      	ldrh	r3, [r3, #0]
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4c:	801a      	strh	r2, [r3, #0]
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	2b3e      	cmp	r3, #62	@ 0x3e
 8004f54:	d91d      	bls.n	8004f92 <USB_ActivateEndpoint+0x2aa>
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	095b      	lsrs	r3, r3, #5
 8004f5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f003 031f 	and.w	r3, r3, #31
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d102      	bne.n	8004f70 <USB_ActivateEndpoint+0x288>
 8004f6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f72:	881b      	ldrh	r3, [r3, #0]
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	029b      	lsls	r3, r3, #10
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f8a:	b29a      	uxth	r2, r3
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	801a      	strh	r2, [r3, #0]
 8004f90:	e026      	b.n	8004fe0 <USB_ActivateEndpoint+0x2f8>
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d10a      	bne.n	8004fb0 <USB_ActivateEndpoint+0x2c8>
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	881b      	ldrh	r3, [r3, #0]
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fa4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fac:	801a      	strh	r2, [r3, #0]
 8004fae:	e017      	b.n	8004fe0 <USB_ActivateEndpoint+0x2f8>
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	085b      	lsrs	r3, r3, #1
 8004fb6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	691b      	ldr	r3, [r3, #16]
 8004fbc:	f003 0301 	and.w	r3, r3, #1
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <USB_ActivateEndpoint+0x2e2>
 8004fc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fcc:	881b      	ldrh	r3, [r3, #0]
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	029b      	lsls	r3, r3, #10
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fde:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	881b      	ldrh	r3, [r3, #0]
 8004fec:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004fee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004ff0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d01b      	beq.n	8005030 <USB_ActivateEndpoint+0x348>
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	4413      	add	r3, r2
 8005002:	881b      	ldrh	r3, [r3, #0]
 8005004:	b29b      	uxth	r3, r3
 8005006:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800500a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800500e:	843b      	strh	r3, [r7, #32]
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	441a      	add	r2, r3
 800501a:	8c3b      	ldrh	r3, [r7, #32]
 800501c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005020:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005024:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005028:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800502c:	b29b      	uxth	r3, r3
 800502e:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	781b      	ldrb	r3, [r3, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d124      	bne.n	8005082 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	4413      	add	r3, r2
 8005042:	881b      	ldrh	r3, [r3, #0]
 8005044:	b29b      	uxth	r3, r3
 8005046:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800504a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800504e:	83bb      	strh	r3, [r7, #28]
 8005050:	8bbb      	ldrh	r3, [r7, #28]
 8005052:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005056:	83bb      	strh	r3, [r7, #28]
 8005058:	8bbb      	ldrh	r3, [r7, #28]
 800505a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800505e:	83bb      	strh	r3, [r7, #28]
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	441a      	add	r2, r3
 800506a:	8bbb      	ldrh	r3, [r7, #28]
 800506c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005070:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005074:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005078:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800507c:	b29b      	uxth	r3, r3
 800507e:	8013      	strh	r3, [r2, #0]
 8005080:	e1ea      	b.n	8005458 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	4413      	add	r3, r2
 800508c:	881b      	ldrh	r3, [r3, #0]
 800508e:	b29b      	uxth	r3, r3
 8005090:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005094:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005098:	83fb      	strh	r3, [r7, #30]
 800509a:	8bfb      	ldrh	r3, [r7, #30]
 800509c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80050a0:	83fb      	strh	r3, [r7, #30]
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	441a      	add	r2, r3
 80050ac:	8bfb      	ldrh	r3, [r7, #30]
 80050ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050be:	b29b      	uxth	r3, r3
 80050c0:	8013      	strh	r3, [r2, #0]
 80050c2:	e1c9      	b.n	8005458 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	78db      	ldrb	r3, [r3, #3]
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d11e      	bne.n	800510a <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	4413      	add	r3, r2
 80050d6:	881b      	ldrh	r3, [r3, #0]
 80050d8:	b29b      	uxth	r3, r3
 80050da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050e2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	441a      	add	r2, r3
 80050f0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80050f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050fc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005104:	b29b      	uxth	r3, r3
 8005106:	8013      	strh	r3, [r2, #0]
 8005108:	e01d      	b.n	8005146 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	4413      	add	r3, r2
 8005114:	881b      	ldrh	r3, [r3, #0]
 8005116:	b29b      	uxth	r3, r3
 8005118:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800511c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005120:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	441a      	add	r2, r3
 800512e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005132:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005136:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800513a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800513e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005142:	b29b      	uxth	r3, r3
 8005144:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005150:	b29b      	uxth	r3, r3
 8005152:	461a      	mov	r2, r3
 8005154:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005156:	4413      	add	r3, r2
 8005158:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	011a      	lsls	r2, r3, #4
 8005160:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005162:	4413      	add	r3, r2
 8005164:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005168:	65bb      	str	r3, [r7, #88]	@ 0x58
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	891b      	ldrh	r3, [r3, #8]
 800516e:	085b      	lsrs	r3, r3, #1
 8005170:	b29b      	uxth	r3, r3
 8005172:	005b      	lsls	r3, r3, #1
 8005174:	b29a      	uxth	r2, r3
 8005176:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005178:	801a      	strh	r2, [r3, #0]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	657b      	str	r3, [r7, #84]	@ 0x54
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005184:	b29b      	uxth	r3, r3
 8005186:	461a      	mov	r2, r3
 8005188:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800518a:	4413      	add	r3, r2
 800518c:	657b      	str	r3, [r7, #84]	@ 0x54
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	011a      	lsls	r2, r3, #4
 8005194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005196:	4413      	add	r3, r2
 8005198:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800519c:	653b      	str	r3, [r7, #80]	@ 0x50
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	895b      	ldrh	r3, [r3, #10]
 80051a2:	085b      	lsrs	r3, r3, #1
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051ac:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	785b      	ldrb	r3, [r3, #1]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f040 8093 	bne.w	80052de <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	781b      	ldrb	r3, [r3, #0]
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	4413      	add	r3, r2
 80051c2:	881b      	ldrh	r3, [r3, #0]
 80051c4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80051c8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80051cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d01b      	beq.n	800520c <USB_ActivateEndpoint+0x524>
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4413      	add	r3, r2
 80051de:	881b      	ldrh	r3, [r3, #0]
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051ea:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	781b      	ldrb	r3, [r3, #0]
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	441a      	add	r2, r3
 80051f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80051f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005200:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005204:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005208:	b29b      	uxth	r3, r3
 800520a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	4413      	add	r3, r2
 8005216:	881b      	ldrh	r3, [r3, #0]
 8005218:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800521a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800521c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005220:	2b00      	cmp	r3, #0
 8005222:	d01b      	beq.n	800525c <USB_ActivateEndpoint+0x574>
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	4413      	add	r3, r2
 800522e:	881b      	ldrh	r3, [r3, #0]
 8005230:	b29b      	uxth	r3, r3
 8005232:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005236:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800523a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	441a      	add	r2, r3
 8005246:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005248:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800524c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005250:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005254:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005258:	b29b      	uxth	r3, r3
 800525a:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	4413      	add	r3, r2
 8005266:	881b      	ldrh	r3, [r3, #0]
 8005268:	b29b      	uxth	r3, r3
 800526a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800526e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005272:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005274:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005276:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800527a:	873b      	strh	r3, [r7, #56]	@ 0x38
 800527c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800527e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005282:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	441a      	add	r2, r3
 800528e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005290:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005294:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005298:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800529c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4413      	add	r3, r2
 80052ae:	881b      	ldrh	r3, [r3, #0]
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052ba:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	441a      	add	r2, r3
 80052c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80052c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052d8:	b29b      	uxth	r3, r3
 80052da:	8013      	strh	r3, [r2, #0]
 80052dc:	e0bc      	b.n	8005458 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	781b      	ldrb	r3, [r3, #0]
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	4413      	add	r3, r2
 80052e8:	881b      	ldrh	r3, [r3, #0]
 80052ea:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80052ee:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80052f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d01d      	beq.n	8005336 <USB_ActivateEndpoint+0x64e>
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	4413      	add	r3, r2
 8005304:	881b      	ldrh	r3, [r3, #0]
 8005306:	b29b      	uxth	r3, r3
 8005308:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800530c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005310:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	441a      	add	r2, r3
 800531e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005322:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005326:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800532a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800532e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005332:	b29b      	uxth	r3, r3
 8005334:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	4413      	add	r3, r2
 8005340:	881b      	ldrh	r3, [r3, #0]
 8005342:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8005346:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800534a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800534e:	2b00      	cmp	r3, #0
 8005350:	d01d      	beq.n	800538e <USB_ActivateEndpoint+0x6a6>
 8005352:	687a      	ldr	r2, [r7, #4]
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	4413      	add	r3, r2
 800535c:	881b      	ldrh	r3, [r3, #0]
 800535e:	b29b      	uxth	r3, r3
 8005360:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005364:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005368:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	441a      	add	r2, r3
 8005376:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800537a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800537e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005382:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005386:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800538a:	b29b      	uxth	r3, r3
 800538c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	78db      	ldrb	r3, [r3, #3]
 8005392:	2b01      	cmp	r3, #1
 8005394:	d024      	beq.n	80053e0 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	4413      	add	r3, r2
 80053a0:	881b      	ldrh	r3, [r3, #0]
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053ac:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80053b0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80053b4:	f083 0320 	eor.w	r3, r3, #32
 80053b8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	441a      	add	r2, r3
 80053c6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80053ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053da:	b29b      	uxth	r3, r3
 80053dc:	8013      	strh	r3, [r2, #0]
 80053de:	e01d      	b.n	800541c <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4413      	add	r3, r2
 80053ea:	881b      	ldrh	r3, [r3, #0]
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053f6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	441a      	add	r2, r3
 8005404:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005408:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800540c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005410:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005414:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005418:	b29b      	uxth	r3, r3
 800541a:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	4413      	add	r3, r2
 8005426:	881b      	ldrh	r3, [r3, #0]
 8005428:	b29b      	uxth	r3, r3
 800542a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800542e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005432:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005436:	687a      	ldr	r2, [r7, #4]
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	441a      	add	r2, r3
 8005440:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005444:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005448:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800544c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005450:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005454:	b29b      	uxth	r3, r3
 8005456:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005458:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800545c:	4618      	mov	r0, r3
 800545e:	3774      	adds	r7, #116	@ 0x74
 8005460:	46bd      	mov	sp, r7
 8005462:	bc80      	pop	{r7}
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop

08005468 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005468:	b480      	push	{r7}
 800546a:	b08d      	sub	sp, #52	@ 0x34
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	7b1b      	ldrb	r3, [r3, #12]
 8005476:	2b00      	cmp	r3, #0
 8005478:	f040 808e 	bne.w	8005598 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	785b      	ldrb	r3, [r3, #1]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d044      	beq.n	800550e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	4413      	add	r3, r2
 800548e:	881b      	ldrh	r3, [r3, #0]
 8005490:	81bb      	strh	r3, [r7, #12]
 8005492:	89bb      	ldrh	r3, [r7, #12]
 8005494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005498:	2b00      	cmp	r3, #0
 800549a:	d01b      	beq.n	80054d4 <USB_DeactivateEndpoint+0x6c>
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	781b      	ldrb	r3, [r3, #0]
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4413      	add	r3, r2
 80054a6:	881b      	ldrh	r3, [r3, #0]
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054b2:	817b      	strh	r3, [r7, #10]
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	441a      	add	r2, r3
 80054be:	897b      	ldrh	r3, [r7, #10]
 80054c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4413      	add	r3, r2
 80054de:	881b      	ldrh	r3, [r3, #0]
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054ea:	813b      	strh	r3, [r7, #8]
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	441a      	add	r2, r3
 80054f6:	893b      	ldrh	r3, [r7, #8]
 80054f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005500:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005508:	b29b      	uxth	r3, r3
 800550a:	8013      	strh	r3, [r2, #0]
 800550c:	e192      	b.n	8005834 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	4413      	add	r3, r2
 8005518:	881b      	ldrh	r3, [r3, #0]
 800551a:	827b      	strh	r3, [r7, #18]
 800551c:	8a7b      	ldrh	r3, [r7, #18]
 800551e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d01b      	beq.n	800555e <USB_DeactivateEndpoint+0xf6>
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	4413      	add	r3, r2
 8005530:	881b      	ldrh	r3, [r3, #0]
 8005532:	b29b      	uxth	r3, r3
 8005534:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005538:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800553c:	823b      	strh	r3, [r7, #16]
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	441a      	add	r2, r3
 8005548:	8a3b      	ldrh	r3, [r7, #16]
 800554a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800554e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005552:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800555a:	b29b      	uxth	r3, r3
 800555c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4413      	add	r3, r2
 8005568:	881b      	ldrh	r3, [r3, #0]
 800556a:	b29b      	uxth	r3, r3
 800556c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005570:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005574:	81fb      	strh	r3, [r7, #14]
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	441a      	add	r2, r3
 8005580:	89fb      	ldrh	r3, [r7, #14]
 8005582:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005586:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800558a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800558e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005592:	b29b      	uxth	r3, r3
 8005594:	8013      	strh	r3, [r2, #0]
 8005596:	e14d      	b.n	8005834 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	785b      	ldrb	r3, [r3, #1]
 800559c:	2b00      	cmp	r3, #0
 800559e:	f040 80a5 	bne.w	80056ec <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4413      	add	r3, r2
 80055ac:	881b      	ldrh	r3, [r3, #0]
 80055ae:	843b      	strh	r3, [r7, #32]
 80055b0:	8c3b      	ldrh	r3, [r7, #32]
 80055b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d01b      	beq.n	80055f2 <USB_DeactivateEndpoint+0x18a>
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4413      	add	r3, r2
 80055c4:	881b      	ldrh	r3, [r3, #0]
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055d0:	83fb      	strh	r3, [r7, #30]
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	441a      	add	r2, r3
 80055dc:	8bfb      	ldrh	r3, [r7, #30]
 80055de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80055ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	4413      	add	r3, r2
 80055fc:	881b      	ldrh	r3, [r3, #0]
 80055fe:	83bb      	strh	r3, [r7, #28]
 8005600:	8bbb      	ldrh	r3, [r7, #28]
 8005602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005606:	2b00      	cmp	r3, #0
 8005608:	d01b      	beq.n	8005642 <USB_DeactivateEndpoint+0x1da>
 800560a:	687a      	ldr	r2, [r7, #4]
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	4413      	add	r3, r2
 8005614:	881b      	ldrh	r3, [r3, #0]
 8005616:	b29b      	uxth	r3, r3
 8005618:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800561c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005620:	837b      	strh	r3, [r7, #26]
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	441a      	add	r2, r3
 800562c:	8b7b      	ldrh	r3, [r7, #26]
 800562e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005632:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005636:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800563a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800563e:	b29b      	uxth	r3, r3
 8005640:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	4413      	add	r3, r2
 800564c:	881b      	ldrh	r3, [r3, #0]
 800564e:	b29b      	uxth	r3, r3
 8005650:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005654:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005658:	833b      	strh	r3, [r7, #24]
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	441a      	add	r2, r3
 8005664:	8b3b      	ldrh	r3, [r7, #24]
 8005666:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800566a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800566e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005672:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005676:	b29b      	uxth	r3, r3
 8005678:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	4413      	add	r3, r2
 8005684:	881b      	ldrh	r3, [r3, #0]
 8005686:	b29b      	uxth	r3, r3
 8005688:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800568c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005690:	82fb      	strh	r3, [r7, #22]
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	781b      	ldrb	r3, [r3, #0]
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	441a      	add	r2, r3
 800569c:	8afb      	ldrh	r3, [r7, #22]
 800569e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4413      	add	r3, r2
 80056bc:	881b      	ldrh	r3, [r3, #0]
 80056be:	b29b      	uxth	r3, r3
 80056c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056c8:	82bb      	strh	r3, [r7, #20]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	441a      	add	r2, r3
 80056d4:	8abb      	ldrh	r3, [r7, #20]
 80056d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	8013      	strh	r3, [r2, #0]
 80056ea:	e0a3      	b.n	8005834 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	4413      	add	r3, r2
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80056fa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80056fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d01b      	beq.n	800573c <USB_DeactivateEndpoint+0x2d4>
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4413      	add	r3, r2
 800570e:	881b      	ldrh	r3, [r3, #0]
 8005710:	b29b      	uxth	r3, r3
 8005712:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005716:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800571a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	441a      	add	r2, r3
 8005726:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005728:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800572c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005730:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005734:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005738:	b29b      	uxth	r3, r3
 800573a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	4413      	add	r3, r2
 8005746:	881b      	ldrh	r3, [r3, #0]
 8005748:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800574a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800574c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005750:	2b00      	cmp	r3, #0
 8005752:	d01b      	beq.n	800578c <USB_DeactivateEndpoint+0x324>
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	4413      	add	r3, r2
 800575e:	881b      	ldrh	r3, [r3, #0]
 8005760:	b29b      	uxth	r3, r3
 8005762:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005766:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800576a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	441a      	add	r2, r3
 8005776:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005778:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800577c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005780:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005784:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005788:	b29b      	uxth	r3, r3
 800578a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4413      	add	r3, r2
 8005796:	881b      	ldrh	r3, [r3, #0]
 8005798:	b29b      	uxth	r3, r3
 800579a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800579e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057a2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	781b      	ldrb	r3, [r3, #0]
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	441a      	add	r2, r3
 80057ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80057b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80057bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	4413      	add	r3, r2
 80057ce:	881b      	ldrh	r3, [r3, #0]
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057da:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	441a      	add	r2, r3
 80057e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80057e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	4413      	add	r3, r2
 8005806:	881b      	ldrh	r3, [r3, #0]
 8005808:	b29b      	uxth	r3, r3
 800580a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800580e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005812:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	441a      	add	r2, r3
 800581e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005820:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005824:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005828:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800582c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005830:	b29b      	uxth	r3, r3
 8005832:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3734      	adds	r7, #52	@ 0x34
 800583a:	46bd      	mov	sp, r7
 800583c:	bc80      	pop	{r7}
 800583e:	4770      	bx	lr

08005840 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b0c2      	sub	sp, #264	@ 0x108
 8005844:	af00      	add	r7, sp, #0
 8005846:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800584a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800584e:	6018      	str	r0, [r3, #0]
 8005850:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005854:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005858:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800585a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800585e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	785b      	ldrb	r3, [r3, #1]
 8005866:	2b01      	cmp	r3, #1
 8005868:	f040 86b7 	bne.w	80065da <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800586c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005870:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	699a      	ldr	r2, [r3, #24]
 8005878:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800587c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	429a      	cmp	r2, r3
 8005886:	d908      	bls.n	800589a <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005888:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800588c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005898:	e007      	b.n	80058aa <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800589a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800589e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80058aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	7b1b      	ldrb	r3, [r3, #12]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d13a      	bne.n	8005930 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80058ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	6959      	ldr	r1, [r3, #20]
 80058c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	88da      	ldrh	r2, [r3, #6]
 80058d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80058dc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80058e0:	6800      	ldr	r0, [r0, #0]
 80058e2:	f001 fc9c 	bl	800721e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80058e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	613b      	str	r3, [r7, #16]
 80058f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005900:	b29b      	uxth	r3, r3
 8005902:	461a      	mov	r2, r3
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	4413      	add	r3, r2
 8005908:	613b      	str	r3, [r7, #16]
 800590a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800590e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	011a      	lsls	r2, r3, #4
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	4413      	add	r3, r2
 800591c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005920:	60fb      	str	r3, [r7, #12]
 8005922:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005926:	b29a      	uxth	r2, r3
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	801a      	strh	r2, [r3, #0]
 800592c:	f000 be1f 	b.w	800656e <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005930:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005934:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	78db      	ldrb	r3, [r3, #3]
 800593c:	2b02      	cmp	r3, #2
 800593e:	f040 8462 	bne.w	8006206 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005942:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005946:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6a1a      	ldr	r2, [r3, #32]
 800594e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005952:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	429a      	cmp	r2, r3
 800595c:	f240 83df 	bls.w	800611e <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005960:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005964:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800596e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	4413      	add	r3, r2
 800597a:	881b      	ldrh	r3, [r3, #0]
 800597c:	b29b      	uxth	r3, r3
 800597e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005982:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005986:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800598a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800598e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005998:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	441a      	add	r2, r3
 80059a4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80059a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80059b0:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80059b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80059bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	6a1a      	ldr	r2, [r3, #32]
 80059c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059cc:	1ad2      	subs	r2, r2, r3
 80059ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80059da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	781b      	ldrb	r3, [r3, #0]
 80059f0:	009b      	lsls	r3, r3, #2
 80059f2:	4413      	add	r3, r2
 80059f4:	881b      	ldrh	r3, [r3, #0]
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 81c7 	beq.w	8005d90 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005a02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	785b      	ldrb	r3, [r3, #1]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d177      	bne.n	8005b0e <USB_EPStartXfer+0x2ce>
 8005a1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a3e:	4413      	add	r3, r2
 8005a40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	781b      	ldrb	r3, [r3, #0]
 8005a4e:	011a      	lsls	r2, r3, #4
 8005a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a52:	4413      	add	r3, r2
 8005a54:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	881b      	ldrh	r3, [r3, #0]
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a68:	801a      	strh	r2, [r3, #0]
 8005a6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a6e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005a70:	d921      	bls.n	8005ab6 <USB_EPStartXfer+0x276>
 8005a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a76:	095b      	lsrs	r3, r3, #5
 8005a78:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005a7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a80:	f003 031f 	and.w	r3, r3, #31
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d104      	bne.n	8005a92 <USB_EPStartXfer+0x252>
 8005a88:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a94:	881b      	ldrh	r3, [r3, #0]
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	029b      	lsls	r3, r3, #10
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005aaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005aae:	b29a      	uxth	r2, r3
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab2:	801a      	strh	r2, [r3, #0]
 8005ab4:	e050      	b.n	8005b58 <USB_EPStartXfer+0x318>
 8005ab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10a      	bne.n	8005ad4 <USB_EPStartXfer+0x294>
 8005abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac0:	881b      	ldrh	r3, [r3, #0]
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ac8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005acc:	b29a      	uxth	r2, r3
 8005ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad0:	801a      	strh	r2, [r3, #0]
 8005ad2:	e041      	b.n	8005b58 <USB_EPStartXfer+0x318>
 8005ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ad8:	085b      	lsrs	r3, r3, #1
 8005ada:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005ade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d004      	beq.n	8005af4 <USB_EPStartXfer+0x2b4>
 8005aea:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005aee:	3301      	adds	r3, #1
 8005af0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af6:	881b      	ldrh	r3, [r3, #0]
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	029b      	lsls	r3, r3, #10
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	4313      	orrs	r3, r2
 8005b06:	b29a      	uxth	r2, r3
 8005b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0a:	801a      	strh	r2, [r3, #0]
 8005b0c:	e024      	b.n	8005b58 <USB_EPStartXfer+0x318>
 8005b0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	785b      	ldrb	r3, [r3, #1]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d11c      	bne.n	8005b58 <USB_EPStartXfer+0x318>
 8005b1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b2c:	b29b      	uxth	r3, r3
 8005b2e:	461a      	mov	r2, r3
 8005b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b32:	4413      	add	r3, r2
 8005b34:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	781b      	ldrb	r3, [r3, #0]
 8005b42:	011a      	lsls	r2, r3, #4
 8005b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b46:	4413      	add	r3, r2
 8005b48:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b56:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005b58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	895b      	ldrh	r3, [r3, #10]
 8005b64:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005b68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	6959      	ldr	r1, [r3, #20]
 8005b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b78:	b29b      	uxth	r3, r3
 8005b7a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005b7e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005b82:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005b86:	6800      	ldr	r0, [r0, #0]
 8005b88:	f001 fb49 	bl	800721e <USB_WritePMA>
            ep->xfer_buff += len;
 8005b8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	695a      	ldr	r2, [r3, #20]
 8005b98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b9c:	441a      	add	r2, r3
 8005b9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ba2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005baa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	6a1a      	ldr	r2, [r3, #32]
 8005bb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d90f      	bls.n	8005be6 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005bc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6a1a      	ldr	r2, [r3, #32]
 8005bd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bd6:	1ad2      	subs	r2, r2, r3
 8005bd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	621a      	str	r2, [r3, #32]
 8005be4:	e00e      	b.n	8005c04 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8005be6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005bf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2200      	movs	r2, #0
 8005c02:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005c04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	785b      	ldrb	r3, [r3, #1]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d177      	bne.n	8005d04 <USB_EPStartXfer+0x4c4>
 8005c14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	61bb      	str	r3, [r7, #24]
 8005c20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	461a      	mov	r2, r3
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	4413      	add	r3, r2
 8005c36:	61bb      	str	r3, [r7, #24]
 8005c38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	011a      	lsls	r2, r3, #4
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	4413      	add	r3, r2
 8005c4a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005c4e:	617b      	str	r3, [r7, #20]
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	881b      	ldrh	r3, [r3, #0]
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	801a      	strh	r2, [r3, #0]
 8005c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c64:	2b3e      	cmp	r3, #62	@ 0x3e
 8005c66:	d921      	bls.n	8005cac <USB_EPStartXfer+0x46c>
 8005c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c6c:	095b      	lsrs	r3, r3, #5
 8005c6e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005c72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c76:	f003 031f 	and.w	r3, r3, #31
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d104      	bne.n	8005c88 <USB_EPStartXfer+0x448>
 8005c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c82:	3b01      	subs	r3, #1
 8005c84:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	881b      	ldrh	r3, [r3, #0]
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	029b      	lsls	r3, r3, #10
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ca0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ca4:	b29a      	uxth	r2, r3
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	801a      	strh	r2, [r3, #0]
 8005caa:	e056      	b.n	8005d5a <USB_EPStartXfer+0x51a>
 8005cac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d10a      	bne.n	8005cca <USB_EPStartXfer+0x48a>
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	881b      	ldrh	r3, [r3, #0]
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005cbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	801a      	strh	r2, [r3, #0]
 8005cc8:	e047      	b.n	8005d5a <USB_EPStartXfer+0x51a>
 8005cca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cce:	085b      	lsrs	r3, r3, #1
 8005cd0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005cd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cd8:	f003 0301 	and.w	r3, r3, #1
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d004      	beq.n	8005cea <USB_EPStartXfer+0x4aa>
 8005ce0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	881b      	ldrh	r3, [r3, #0]
 8005cee:	b29a      	uxth	r2, r3
 8005cf0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	029b      	lsls	r3, r3, #10
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	b29a      	uxth	r2, r3
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	801a      	strh	r2, [r3, #0]
 8005d02:	e02a      	b.n	8005d5a <USB_EPStartXfer+0x51a>
 8005d04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	785b      	ldrb	r3, [r3, #1]
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d122      	bne.n	8005d5a <USB_EPStartXfer+0x51a>
 8005d14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	623b      	str	r3, [r7, #32]
 8005d20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	461a      	mov	r2, r3
 8005d32:	6a3b      	ldr	r3, [r7, #32]
 8005d34:	4413      	add	r3, r2
 8005d36:	623b      	str	r3, [r7, #32]
 8005d38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	011a      	lsls	r2, r3, #4
 8005d46:	6a3b      	ldr	r3, [r7, #32]
 8005d48:	4413      	add	r3, r2
 8005d4a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005d4e:	61fb      	str	r3, [r7, #28]
 8005d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d54:	b29a      	uxth	r2, r3
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005d5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	891b      	ldrh	r3, [r3, #8]
 8005d66:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	6959      	ldr	r1, [r3, #20]
 8005d76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005d80:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005d84:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005d88:	6800      	ldr	r0, [r0, #0]
 8005d8a:	f001 fa48 	bl	800721e <USB_WritePMA>
 8005d8e:	e3ee      	b.n	800656e <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005d90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	785b      	ldrb	r3, [r3, #1]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d177      	bne.n	8005e90 <USB_EPStartXfer+0x650>
 8005da0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005da4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005db0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dc0:	4413      	add	r3, r2
 8005dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	011a      	lsls	r2, r3, #4
 8005dd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005dd4:	4413      	add	r3, r2
 8005dd6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005dda:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dde:	881b      	ldrh	r3, [r3, #0]
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005de6:	b29a      	uxth	r2, r3
 8005de8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dea:	801a      	strh	r2, [r3, #0]
 8005dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005df0:	2b3e      	cmp	r3, #62	@ 0x3e
 8005df2:	d921      	bls.n	8005e38 <USB_EPStartXfer+0x5f8>
 8005df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005df8:	095b      	lsrs	r3, r3, #5
 8005dfa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e02:	f003 031f 	and.w	r3, r3, #31
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d104      	bne.n	8005e14 <USB_EPStartXfer+0x5d4>
 8005e0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005e14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e16:	881b      	ldrh	r3, [r3, #0]
 8005e18:	b29a      	uxth	r2, r3
 8005e1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	029b      	lsls	r3, r3, #10
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	4313      	orrs	r3, r2
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e34:	801a      	strh	r2, [r3, #0]
 8005e36:	e056      	b.n	8005ee6 <USB_EPStartXfer+0x6a6>
 8005e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d10a      	bne.n	8005e56 <USB_EPStartXfer+0x616>
 8005e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e42:	881b      	ldrh	r3, [r3, #0]
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e4e:	b29a      	uxth	r2, r3
 8005e50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e52:	801a      	strh	r2, [r3, #0]
 8005e54:	e047      	b.n	8005ee6 <USB_EPStartXfer+0x6a6>
 8005e56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e5a:	085b      	lsrs	r3, r3, #1
 8005e5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e64:	f003 0301 	and.w	r3, r3, #1
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d004      	beq.n	8005e76 <USB_EPStartXfer+0x636>
 8005e6c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e70:	3301      	adds	r3, #1
 8005e72:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005e76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e78:	881b      	ldrh	r3, [r3, #0]
 8005e7a:	b29a      	uxth	r2, r3
 8005e7c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	029b      	lsls	r3, r3, #10
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	4313      	orrs	r3, r2
 8005e88:	b29a      	uxth	r2, r3
 8005e8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e8c:	801a      	strh	r2, [r3, #0]
 8005e8e:	e02a      	b.n	8005ee6 <USB_EPStartXfer+0x6a6>
 8005e90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	785b      	ldrb	r3, [r3, #1]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d122      	bne.n	8005ee6 <USB_EPStartXfer+0x6a6>
 8005ea0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ea4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	653b      	str	r3, [r7, #80]	@ 0x50
 8005eac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eb0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ec0:	4413      	add	r3, r2
 8005ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ec4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ec8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	011a      	lsls	r2, r3, #4
 8005ed2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ed4:	4413      	add	r3, r2
 8005ed6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005edc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ee4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005ee6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	891b      	ldrh	r3, [r3, #8]
 8005ef2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005ef6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005efa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6959      	ldr	r1, [r3, #20]
 8005f02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f06:	b29b      	uxth	r3, r3
 8005f08:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005f0c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005f10:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005f14:	6800      	ldr	r0, [r0, #0]
 8005f16:	f001 f982 	bl	800721e <USB_WritePMA>
            ep->xfer_buff += len;
 8005f1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	695a      	ldr	r2, [r3, #20]
 8005f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f2a:	441a      	add	r2, r3
 8005f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005f38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6a1a      	ldr	r2, [r3, #32]
 8005f44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d90f      	bls.n	8005f74 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005f54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6a1a      	ldr	r2, [r3, #32]
 8005f60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f64:	1ad2      	subs	r2, r2, r3
 8005f66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	621a      	str	r2, [r3, #32]
 8005f72:	e00e      	b.n	8005f92 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005f74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	6a1b      	ldr	r3, [r3, #32]
 8005f80:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005f84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005f92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fa2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	785b      	ldrb	r3, [r3, #1]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d177      	bne.n	800609e <USB_EPStartXfer+0x85e>
 8005fae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fb2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fbe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	461a      	mov	r2, r3
 8005fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fce:	4413      	add	r3, r2
 8005fd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	781b      	ldrb	r3, [r3, #0]
 8005fde:	011a      	lsls	r2, r3, #4
 8005fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe2:	4413      	add	r3, r2
 8005fe4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005fe8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fec:	881b      	ldrh	r3, [r3, #0]
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ff8:	801a      	strh	r2, [r3, #0]
 8005ffa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ffe:	2b3e      	cmp	r3, #62	@ 0x3e
 8006000:	d921      	bls.n	8006046 <USB_EPStartXfer+0x806>
 8006002:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800600c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006010:	f003 031f 	and.w	r3, r3, #31
 8006014:	2b00      	cmp	r3, #0
 8006016:	d104      	bne.n	8006022 <USB_EPStartXfer+0x7e2>
 8006018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800601c:	3b01      	subs	r3, #1
 800601e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006024:	881b      	ldrh	r3, [r3, #0]
 8006026:	b29a      	uxth	r2, r3
 8006028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800602c:	b29b      	uxth	r3, r3
 800602e:	029b      	lsls	r3, r3, #10
 8006030:	b29b      	uxth	r3, r3
 8006032:	4313      	orrs	r3, r2
 8006034:	b29b      	uxth	r3, r3
 8006036:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800603a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800603e:	b29a      	uxth	r2, r3
 8006040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006042:	801a      	strh	r2, [r3, #0]
 8006044:	e050      	b.n	80060e8 <USB_EPStartXfer+0x8a8>
 8006046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10a      	bne.n	8006064 <USB_EPStartXfer+0x824>
 800604e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006050:	881b      	ldrh	r3, [r3, #0]
 8006052:	b29b      	uxth	r3, r3
 8006054:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006058:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800605c:	b29a      	uxth	r2, r3
 800605e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006060:	801a      	strh	r2, [r3, #0]
 8006062:	e041      	b.n	80060e8 <USB_EPStartXfer+0x8a8>
 8006064:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006068:	085b      	lsrs	r3, r3, #1
 800606a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800606e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b00      	cmp	r3, #0
 8006078:	d004      	beq.n	8006084 <USB_EPStartXfer+0x844>
 800607a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800607e:	3301      	adds	r3, #1
 8006080:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006086:	881b      	ldrh	r3, [r3, #0]
 8006088:	b29a      	uxth	r2, r3
 800608a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800608e:	b29b      	uxth	r3, r3
 8006090:	029b      	lsls	r3, r3, #10
 8006092:	b29b      	uxth	r3, r3
 8006094:	4313      	orrs	r3, r2
 8006096:	b29a      	uxth	r2, r3
 8006098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800609a:	801a      	strh	r2, [r3, #0]
 800609c:	e024      	b.n	80060e8 <USB_EPStartXfer+0x8a8>
 800609e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	785b      	ldrb	r3, [r3, #1]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d11c      	bne.n	80060e8 <USB_EPStartXfer+0x8a8>
 80060ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060bc:	b29b      	uxth	r3, r3
 80060be:	461a      	mov	r2, r3
 80060c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060c2:	4413      	add	r3, r2
 80060c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80060c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	011a      	lsls	r2, r3, #4
 80060d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060d6:	4413      	add	r3, r2
 80060d8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80060dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060e2:	b29a      	uxth	r2, r3
 80060e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060e6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80060e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	895b      	ldrh	r3, [r3, #10]
 80060f4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80060f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6959      	ldr	r1, [r3, #20]
 8006104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006108:	b29b      	uxth	r3, r3
 800610a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800610e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006112:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006116:	6800      	ldr	r0, [r0, #0]
 8006118:	f001 f881 	bl	800721e <USB_WritePMA>
 800611c:	e227      	b.n	800656e <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800611e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006122:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	6a1b      	ldr	r3, [r3, #32]
 800612a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800612e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006132:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800613c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4413      	add	r3, r2
 8006148:	881b      	ldrh	r3, [r3, #0]
 800614a:	b29b      	uxth	r3, r3
 800614c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006150:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006154:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006158:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800615c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006166:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	441a      	add	r2, r3
 8006172:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006176:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800617a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800617e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006186:	b29b      	uxth	r3, r3
 8006188:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800618a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800618e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006196:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800619a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	461a      	mov	r2, r3
 80061a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061aa:	4413      	add	r3, r2
 80061ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80061ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	011a      	lsls	r2, r3, #4
 80061bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061be:	4413      	add	r3, r2
 80061c0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80061c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80061c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061ca:	b29a      	uxth	r2, r3
 80061cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061ce:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80061d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	891b      	ldrh	r3, [r3, #8]
 80061dc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80061e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	6959      	ldr	r1, [r3, #20]
 80061ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80061f6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80061fa:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80061fe:	6800      	ldr	r0, [r0, #0]
 8006200:	f001 f80d 	bl	800721e <USB_WritePMA>
 8006204:	e1b3      	b.n	800656e <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006206:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800620a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	6a1a      	ldr	r2, [r3, #32]
 8006212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006216:	1ad2      	subs	r2, r2, r3
 8006218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800621c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006228:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006232:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	881b      	ldrh	r3, [r3, #0]
 8006240:	b29b      	uxth	r3, r3
 8006242:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006246:	2b00      	cmp	r3, #0
 8006248:	f000 80c6 	beq.w	80063d8 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800624c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006250:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	673b      	str	r3, [r7, #112]	@ 0x70
 8006258:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800625c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	785b      	ldrb	r3, [r3, #1]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d177      	bne.n	8006358 <USB_EPStartXfer+0xb18>
 8006268:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800626c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006274:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006278:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006282:	b29b      	uxth	r3, r3
 8006284:	461a      	mov	r2, r3
 8006286:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006288:	4413      	add	r3, r2
 800628a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800628c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006290:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	011a      	lsls	r2, r3, #4
 800629a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800629c:	4413      	add	r3, r2
 800629e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80062a2:	667b      	str	r3, [r7, #100]	@ 0x64
 80062a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062a6:	881b      	ldrh	r3, [r3, #0]
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062b2:	801a      	strh	r2, [r3, #0]
 80062b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80062ba:	d921      	bls.n	8006300 <USB_EPStartXfer+0xac0>
 80062bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062c0:	095b      	lsrs	r3, r3, #5
 80062c2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80062c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062ca:	f003 031f 	and.w	r3, r3, #31
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d104      	bne.n	80062dc <USB_EPStartXfer+0xa9c>
 80062d2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80062d6:	3b01      	subs	r3, #1
 80062d8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80062dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062de:	881b      	ldrh	r3, [r3, #0]
 80062e0:	b29a      	uxth	r2, r3
 80062e2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	029b      	lsls	r3, r3, #10
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	4313      	orrs	r3, r2
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062f8:	b29a      	uxth	r2, r3
 80062fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062fc:	801a      	strh	r2, [r3, #0]
 80062fe:	e050      	b.n	80063a2 <USB_EPStartXfer+0xb62>
 8006300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10a      	bne.n	800631e <USB_EPStartXfer+0xade>
 8006308:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800630a:	881b      	ldrh	r3, [r3, #0]
 800630c:	b29b      	uxth	r3, r3
 800630e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006312:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006316:	b29a      	uxth	r2, r3
 8006318:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800631a:	801a      	strh	r2, [r3, #0]
 800631c:	e041      	b.n	80063a2 <USB_EPStartXfer+0xb62>
 800631e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006322:	085b      	lsrs	r3, r3, #1
 8006324:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800632c:	f003 0301 	and.w	r3, r3, #1
 8006330:	2b00      	cmp	r3, #0
 8006332:	d004      	beq.n	800633e <USB_EPStartXfer+0xafe>
 8006334:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006338:	3301      	adds	r3, #1
 800633a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800633e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006340:	881b      	ldrh	r3, [r3, #0]
 8006342:	b29a      	uxth	r2, r3
 8006344:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006348:	b29b      	uxth	r3, r3
 800634a:	029b      	lsls	r3, r3, #10
 800634c:	b29b      	uxth	r3, r3
 800634e:	4313      	orrs	r3, r2
 8006350:	b29a      	uxth	r2, r3
 8006352:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006354:	801a      	strh	r2, [r3, #0]
 8006356:	e024      	b.n	80063a2 <USB_EPStartXfer+0xb62>
 8006358:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800635c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	785b      	ldrb	r3, [r3, #1]
 8006364:	2b01      	cmp	r3, #1
 8006366:	d11c      	bne.n	80063a2 <USB_EPStartXfer+0xb62>
 8006368:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800636c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006376:	b29b      	uxth	r3, r3
 8006378:	461a      	mov	r2, r3
 800637a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800637c:	4413      	add	r3, r2
 800637e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006380:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006384:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	011a      	lsls	r2, r3, #4
 800638e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006390:	4413      	add	r3, r2
 8006392:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006396:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800639c:	b29a      	uxth	r2, r3
 800639e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063a0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80063a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	895b      	ldrh	r3, [r3, #10]
 80063ae:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80063b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	6959      	ldr	r1, [r3, #20]
 80063be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80063c8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80063cc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80063d0:	6800      	ldr	r0, [r0, #0]
 80063d2:	f000 ff24 	bl	800721e <USB_WritePMA>
 80063d6:	e0ca      	b.n	800656e <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80063d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	785b      	ldrb	r3, [r3, #1]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d177      	bne.n	80064d8 <USB_EPStartXfer+0xc98>
 80063e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80063f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006402:	b29b      	uxth	r3, r3
 8006404:	461a      	mov	r2, r3
 8006406:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006408:	4413      	add	r3, r2
 800640a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800640c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006410:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	011a      	lsls	r2, r3, #4
 800641a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800641c:	4413      	add	r3, r2
 800641e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006422:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006424:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006426:	881b      	ldrh	r3, [r3, #0]
 8006428:	b29b      	uxth	r3, r3
 800642a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800642e:	b29a      	uxth	r2, r3
 8006430:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006432:	801a      	strh	r2, [r3, #0]
 8006434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006438:	2b3e      	cmp	r3, #62	@ 0x3e
 800643a:	d921      	bls.n	8006480 <USB_EPStartXfer+0xc40>
 800643c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006440:	095b      	lsrs	r3, r3, #5
 8006442:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800644a:	f003 031f 	and.w	r3, r3, #31
 800644e:	2b00      	cmp	r3, #0
 8006450:	d104      	bne.n	800645c <USB_EPStartXfer+0xc1c>
 8006452:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006456:	3b01      	subs	r3, #1
 8006458:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800645c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800645e:	881b      	ldrh	r3, [r3, #0]
 8006460:	b29a      	uxth	r2, r3
 8006462:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006466:	b29b      	uxth	r3, r3
 8006468:	029b      	lsls	r3, r3, #10
 800646a:	b29b      	uxth	r3, r3
 800646c:	4313      	orrs	r3, r2
 800646e:	b29b      	uxth	r3, r3
 8006470:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006474:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006478:	b29a      	uxth	r2, r3
 800647a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800647c:	801a      	strh	r2, [r3, #0]
 800647e:	e05c      	b.n	800653a <USB_EPStartXfer+0xcfa>
 8006480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10a      	bne.n	800649e <USB_EPStartXfer+0xc5e>
 8006488:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800648a:	881b      	ldrh	r3, [r3, #0]
 800648c:	b29b      	uxth	r3, r3
 800648e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006492:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006496:	b29a      	uxth	r2, r3
 8006498:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800649a:	801a      	strh	r2, [r3, #0]
 800649c:	e04d      	b.n	800653a <USB_EPStartXfer+0xcfa>
 800649e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064a2:	085b      	lsrs	r3, r3, #1
 80064a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80064a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064ac:	f003 0301 	and.w	r3, r3, #1
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d004      	beq.n	80064be <USB_EPStartXfer+0xc7e>
 80064b4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80064b8:	3301      	adds	r3, #1
 80064ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80064be:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80064c0:	881b      	ldrh	r3, [r3, #0]
 80064c2:	b29a      	uxth	r2, r3
 80064c4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	029b      	lsls	r3, r3, #10
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	4313      	orrs	r3, r2
 80064d0:	b29a      	uxth	r2, r3
 80064d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80064d4:	801a      	strh	r2, [r3, #0]
 80064d6:	e030      	b.n	800653a <USB_EPStartXfer+0xcfa>
 80064d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	785b      	ldrb	r3, [r3, #1]
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d128      	bne.n	800653a <USB_EPStartXfer+0xcfa>
 80064e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80064f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006504:	b29b      	uxth	r3, r3
 8006506:	461a      	mov	r2, r3
 8006508:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800650c:	4413      	add	r3, r2
 800650e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006512:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006516:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	781b      	ldrb	r3, [r3, #0]
 800651e:	011a      	lsls	r2, r3, #4
 8006520:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006524:	4413      	add	r3, r2
 8006526:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800652a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800652e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006532:	b29a      	uxth	r2, r3
 8006534:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006538:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800653a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800653e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	891b      	ldrh	r3, [r3, #8]
 8006546:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800654a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800654e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6959      	ldr	r1, [r3, #20]
 8006556:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800655a:	b29b      	uxth	r3, r3
 800655c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006560:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006564:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006568:	6800      	ldr	r0, [r0, #0]
 800656a:	f000 fe58 	bl	800721e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800656e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006572:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800657c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	4413      	add	r3, r2
 8006588:	881b      	ldrh	r3, [r3, #0]
 800658a:	b29b      	uxth	r3, r3
 800658c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006590:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006594:	817b      	strh	r3, [r7, #10]
 8006596:	897b      	ldrh	r3, [r7, #10]
 8006598:	f083 0310 	eor.w	r3, r3, #16
 800659c:	817b      	strh	r3, [r7, #10]
 800659e:	897b      	ldrh	r3, [r7, #10]
 80065a0:	f083 0320 	eor.w	r3, r3, #32
 80065a4:	817b      	strh	r3, [r7, #10]
 80065a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	441a      	add	r2, r3
 80065c0:	897b      	ldrh	r3, [r7, #10]
 80065c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	8013      	strh	r3, [r2, #0]
 80065d6:	f000 bcde 	b.w	8006f96 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80065da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	7b1b      	ldrb	r3, [r3, #12]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	f040 80bb 	bne.w	8006762 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80065ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	699a      	ldr	r2, [r3, #24]
 80065f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	691b      	ldr	r3, [r3, #16]
 8006604:	429a      	cmp	r2, r3
 8006606:	d917      	bls.n	8006638 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006608:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800660c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8006618:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800661c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	699a      	ldr	r2, [r3, #24]
 8006624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006628:	1ad2      	subs	r2, r2, r3
 800662a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800662e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	619a      	str	r2, [r3, #24]
 8006636:	e00e      	b.n	8006656 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006638:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800663c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8006648:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800664c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2200      	movs	r2, #0
 8006654:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006656:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800665a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006664:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006668:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006672:	b29b      	uxth	r3, r3
 8006674:	461a      	mov	r2, r3
 8006676:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800667a:	4413      	add	r3, r2
 800667c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006680:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006684:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	011a      	lsls	r2, r3, #4
 800668e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006692:	4413      	add	r3, r2
 8006694:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006698:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800669c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066a0:	881b      	ldrh	r3, [r3, #0]
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066ae:	801a      	strh	r2, [r3, #0]
 80066b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80066b6:	d924      	bls.n	8006702 <USB_EPStartXfer+0xec2>
 80066b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066bc:	095b      	lsrs	r3, r3, #5
 80066be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80066c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066c6:	f003 031f 	and.w	r3, r3, #31
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d104      	bne.n	80066d8 <USB_EPStartXfer+0xe98>
 80066ce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80066d2:	3b01      	subs	r3, #1
 80066d4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80066d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066dc:	881b      	ldrh	r3, [r3, #0]
 80066de:	b29a      	uxth	r2, r3
 80066e0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	029b      	lsls	r3, r3, #10
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	4313      	orrs	r3, r2
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066fc:	801a      	strh	r2, [r3, #0]
 80066fe:	f000 bc10 	b.w	8006f22 <USB_EPStartXfer+0x16e2>
 8006702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006706:	2b00      	cmp	r3, #0
 8006708:	d10c      	bne.n	8006724 <USB_EPStartXfer+0xee4>
 800670a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800670e:	881b      	ldrh	r3, [r3, #0]
 8006710:	b29b      	uxth	r3, r3
 8006712:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006716:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800671a:	b29a      	uxth	r2, r3
 800671c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006720:	801a      	strh	r2, [r3, #0]
 8006722:	e3fe      	b.n	8006f22 <USB_EPStartXfer+0x16e2>
 8006724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006728:	085b      	lsrs	r3, r3, #1
 800672a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800672e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006732:	f003 0301 	and.w	r3, r3, #1
 8006736:	2b00      	cmp	r3, #0
 8006738:	d004      	beq.n	8006744 <USB_EPStartXfer+0xf04>
 800673a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800673e:	3301      	adds	r3, #1
 8006740:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006744:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	b29a      	uxth	r2, r3
 800674c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006750:	b29b      	uxth	r3, r3
 8006752:	029b      	lsls	r3, r3, #10
 8006754:	b29b      	uxth	r3, r3
 8006756:	4313      	orrs	r3, r2
 8006758:	b29a      	uxth	r2, r3
 800675a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800675e:	801a      	strh	r2, [r3, #0]
 8006760:	e3df      	b.n	8006f22 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006762:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006766:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	78db      	ldrb	r3, [r3, #3]
 800676e:	2b02      	cmp	r3, #2
 8006770:	f040 8218 	bne.w	8006ba4 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006774:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006778:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	785b      	ldrb	r3, [r3, #1]
 8006780:	2b00      	cmp	r3, #0
 8006782:	f040 809d 	bne.w	80068c0 <USB_EPStartXfer+0x1080>
 8006786:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800678a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006794:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006798:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	461a      	mov	r2, r3
 80067a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067aa:	4413      	add	r3, r2
 80067ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80067b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	011a      	lsls	r2, r3, #4
 80067be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067c2:	4413      	add	r3, r2
 80067c4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80067c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80067cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80067d0:	881b      	ldrh	r3, [r3, #0]
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067d8:	b29a      	uxth	r2, r3
 80067da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80067de:	801a      	strh	r2, [r3, #0]
 80067e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	691b      	ldr	r3, [r3, #16]
 80067ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80067ee:	d92b      	bls.n	8006848 <USB_EPStartXfer+0x1008>
 80067f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	095b      	lsrs	r3, r3, #5
 80067fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006802:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006806:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	f003 031f 	and.w	r3, r3, #31
 8006812:	2b00      	cmp	r3, #0
 8006814:	d104      	bne.n	8006820 <USB_EPStartXfer+0xfe0>
 8006816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800681a:	3b01      	subs	r3, #1
 800681c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006820:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006824:	881b      	ldrh	r3, [r3, #0]
 8006826:	b29a      	uxth	r2, r3
 8006828:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800682c:	b29b      	uxth	r3, r3
 800682e:	029b      	lsls	r3, r3, #10
 8006830:	b29b      	uxth	r3, r3
 8006832:	4313      	orrs	r3, r2
 8006834:	b29b      	uxth	r3, r3
 8006836:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800683a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800683e:	b29a      	uxth	r2, r3
 8006840:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006844:	801a      	strh	r2, [r3, #0]
 8006846:	e070      	b.n	800692a <USB_EPStartXfer+0x10ea>
 8006848:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800684c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d10c      	bne.n	8006872 <USB_EPStartXfer+0x1032>
 8006858:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800685c:	881b      	ldrh	r3, [r3, #0]
 800685e:	b29b      	uxth	r3, r3
 8006860:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006864:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006868:	b29a      	uxth	r2, r3
 800686a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800686e:	801a      	strh	r2, [r3, #0]
 8006870:	e05b      	b.n	800692a <USB_EPStartXfer+0x10ea>
 8006872:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006876:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	085b      	lsrs	r3, r3, #1
 8006880:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006884:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006888:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	f003 0301 	and.w	r3, r3, #1
 8006894:	2b00      	cmp	r3, #0
 8006896:	d004      	beq.n	80068a2 <USB_EPStartXfer+0x1062>
 8006898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800689c:	3301      	adds	r3, #1
 800689e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80068a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068a6:	881b      	ldrh	r3, [r3, #0]
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	029b      	lsls	r3, r3, #10
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	4313      	orrs	r3, r2
 80068b6:	b29a      	uxth	r2, r3
 80068b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80068bc:	801a      	strh	r2, [r3, #0]
 80068be:	e034      	b.n	800692a <USB_EPStartXfer+0x10ea>
 80068c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	785b      	ldrb	r3, [r3, #1]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d12c      	bne.n	800692a <USB_EPStartXfer+0x10ea>
 80068d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	461a      	mov	r2, r3
 80068f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80068f4:	4413      	add	r3, r2
 80068f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	011a      	lsls	r2, r3, #4
 8006908:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800690c:	4413      	add	r3, r2
 800690e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006912:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006916:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800691a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	b29a      	uxth	r2, r3
 8006924:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006928:	801a      	strh	r2, [r3, #0]
 800692a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800692e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006938:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800693c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	785b      	ldrb	r3, [r3, #1]
 8006944:	2b00      	cmp	r3, #0
 8006946:	f040 809d 	bne.w	8006a84 <USB_EPStartXfer+0x1244>
 800694a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800694e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006958:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800695c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006966:	b29b      	uxth	r3, r3
 8006968:	461a      	mov	r2, r3
 800696a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800696e:	4413      	add	r3, r2
 8006970:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006974:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006978:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	011a      	lsls	r2, r3, #4
 8006982:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006986:	4413      	add	r3, r2
 8006988:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800698c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006990:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006994:	881b      	ldrh	r3, [r3, #0]
 8006996:	b29b      	uxth	r3, r3
 8006998:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800699c:	b29a      	uxth	r2, r3
 800699e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069a2:	801a      	strh	r2, [r3, #0]
 80069a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80069b2:	d92b      	bls.n	8006a0c <USB_EPStartXfer+0x11cc>
 80069b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	095b      	lsrs	r3, r3, #5
 80069c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80069c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	f003 031f 	and.w	r3, r3, #31
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d104      	bne.n	80069e4 <USB_EPStartXfer+0x11a4>
 80069da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069de:	3b01      	subs	r3, #1
 80069e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80069e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069e8:	881b      	ldrh	r3, [r3, #0]
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	029b      	lsls	r3, r3, #10
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	4313      	orrs	r3, r2
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a08:	801a      	strh	r2, [r3, #0]
 8006a0a:	e069      	b.n	8006ae0 <USB_EPStartXfer+0x12a0>
 8006a0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	691b      	ldr	r3, [r3, #16]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d10c      	bne.n	8006a36 <USB_EPStartXfer+0x11f6>
 8006a1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a20:	881b      	ldrh	r3, [r3, #0]
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a32:	801a      	strh	r2, [r3, #0]
 8006a34:	e054      	b.n	8006ae0 <USB_EPStartXfer+0x12a0>
 8006a36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	085b      	lsrs	r3, r3, #1
 8006a44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	f003 0301 	and.w	r3, r3, #1
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d004      	beq.n	8006a66 <USB_EPStartXfer+0x1226>
 8006a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a60:	3301      	adds	r3, #1
 8006a62:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006a66:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a6a:	881b      	ldrh	r3, [r3, #0]
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	029b      	lsls	r3, r3, #10
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	b29a      	uxth	r2, r3
 8006a7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a80:	801a      	strh	r2, [r3, #0]
 8006a82:	e02d      	b.n	8006ae0 <USB_EPStartXfer+0x12a0>
 8006a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	785b      	ldrb	r3, [r3, #1]
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d125      	bne.n	8006ae0 <USB_EPStartXfer+0x12a0>
 8006a94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a98:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006aaa:	4413      	add	r3, r2
 8006aac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006ab0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ab4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	781b      	ldrb	r3, [r3, #0]
 8006abc:	011a      	lsls	r2, r3, #4
 8006abe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006ac2:	4413      	add	r3, r2
 8006ac4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006ac8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006acc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ad0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	b29a      	uxth	r2, r3
 8006ada:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ade:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006ae0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ae4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	69db      	ldr	r3, [r3, #28]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f000 8218 	beq.w	8006f22 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006af2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006af6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	781b      	ldrb	r3, [r3, #0]
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	4413      	add	r3, r2
 8006b0c:	881b      	ldrh	r3, [r3, #0]
 8006b0e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006b12:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006b16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d005      	beq.n	8006b2a <USB_EPStartXfer+0x12ea>
 8006b1e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d10d      	bne.n	8006b46 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006b2a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006b2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f040 81f5 	bne.w	8006f22 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006b38:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f040 81ee 	bne.w	8006f22 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006b46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	4413      	add	r3, r2
 8006b60:	881b      	ldrh	r3, [r3, #0]
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b6c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006b70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	441a      	add	r2, r3
 8006b8a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006b8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b9a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	8013      	strh	r3, [r2, #0]
 8006ba2:	e1be      	b.n	8006f22 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006ba4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ba8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	78db      	ldrb	r3, [r3, #3]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	f040 81b4 	bne.w	8006f1e <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006bb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	699a      	ldr	r2, [r3, #24]
 8006bc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d917      	bls.n	8006c02 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8006bd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8006be2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006be6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	699a      	ldr	r2, [r3, #24]
 8006bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bf2:	1ad2      	subs	r2, r2, r3
 8006bf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	619a      	str	r2, [r3, #24]
 8006c00:	e00e      	b.n	8006c20 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8006c02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	699b      	ldr	r3, [r3, #24]
 8006c0e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8006c12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006c20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	785b      	ldrb	r3, [r3, #1]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	f040 8085 	bne.w	8006d3c <USB_EPStartXfer+0x14fc>
 8006c32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	461a      	mov	r2, r3
 8006c52:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006c56:	4413      	add	r3, r2
 8006c58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	011a      	lsls	r2, r3, #4
 8006c6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006c6e:	4413      	add	r3, r2
 8006c70:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006c74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c7c:	881b      	ldrh	r3, [r3, #0]
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c8a:	801a      	strh	r2, [r3, #0]
 8006c8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c90:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c92:	d923      	bls.n	8006cdc <USB_EPStartXfer+0x149c>
 8006c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c98:	095b      	lsrs	r3, r3, #5
 8006c9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006c9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ca2:	f003 031f 	and.w	r3, r3, #31
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d104      	bne.n	8006cb4 <USB_EPStartXfer+0x1474>
 8006caa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cae:	3b01      	subs	r3, #1
 8006cb0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006cb4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006cb8:	881b      	ldrh	r3, [r3, #0]
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	029b      	lsls	r3, r3, #10
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cd2:	b29a      	uxth	r2, r3
 8006cd4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006cd8:	801a      	strh	r2, [r3, #0]
 8006cda:	e060      	b.n	8006d9e <USB_EPStartXfer+0x155e>
 8006cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d10c      	bne.n	8006cfe <USB_EPStartXfer+0x14be>
 8006ce4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006ce8:	881b      	ldrh	r3, [r3, #0]
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cf4:	b29a      	uxth	r2, r3
 8006cf6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006cfa:	801a      	strh	r2, [r3, #0]
 8006cfc:	e04f      	b.n	8006d9e <USB_EPStartXfer+0x155e>
 8006cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d02:	085b      	lsrs	r3, r3, #1
 8006d04:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006d08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d004      	beq.n	8006d1e <USB_EPStartXfer+0x14de>
 8006d14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d18:	3301      	adds	r3, #1
 8006d1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006d1e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d22:	881b      	ldrh	r3, [r3, #0]
 8006d24:	b29a      	uxth	r2, r3
 8006d26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	029b      	lsls	r3, r3, #10
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	4313      	orrs	r3, r2
 8006d32:	b29a      	uxth	r2, r3
 8006d34:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d38:	801a      	strh	r2, [r3, #0]
 8006d3a:	e030      	b.n	8006d9e <USB_EPStartXfer+0x155e>
 8006d3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	785b      	ldrb	r3, [r3, #1]
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d128      	bne.n	8006d9e <USB_EPStartXfer+0x155e>
 8006d4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d50:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006d5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d70:	4413      	add	r3, r2
 8006d72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006d76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	011a      	lsls	r2, r3, #4
 8006d84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d88:	4413      	add	r3, r2
 8006d8a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006d8e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d96:	b29a      	uxth	r2, r3
 8006d98:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006d9c:	801a      	strh	r2, [r3, #0]
 8006d9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006da2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006dac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006db0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	785b      	ldrb	r3, [r3, #1]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f040 8085 	bne.w	8006ec8 <USB_EPStartXfer+0x1688>
 8006dbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006dcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dd0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	461a      	mov	r2, r3
 8006dde:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006de2:	4413      	add	r3, r2
 8006de4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006de8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	011a      	lsls	r2, r3, #4
 8006df6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006dfa:	4413      	add	r3, r2
 8006dfc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006e00:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e08:	881b      	ldrh	r3, [r3, #0]
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e16:	801a      	strh	r2, [r3, #0]
 8006e18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e1c:	2b3e      	cmp	r3, #62	@ 0x3e
 8006e1e:	d923      	bls.n	8006e68 <USB_EPStartXfer+0x1628>
 8006e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e24:	095b      	lsrs	r3, r3, #5
 8006e26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e2e:	f003 031f 	and.w	r3, r3, #31
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d104      	bne.n	8006e40 <USB_EPStartXfer+0x1600>
 8006e36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e40:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e44:	881b      	ldrh	r3, [r3, #0]
 8006e46:	b29a      	uxth	r2, r3
 8006e48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	029b      	lsls	r3, r3, #10
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	4313      	orrs	r3, r2
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e5e:	b29a      	uxth	r2, r3
 8006e60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e64:	801a      	strh	r2, [r3, #0]
 8006e66:	e05c      	b.n	8006f22 <USB_EPStartXfer+0x16e2>
 8006e68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d10c      	bne.n	8006e8a <USB_EPStartXfer+0x164a>
 8006e70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e74:	881b      	ldrh	r3, [r3, #0]
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e80:	b29a      	uxth	r2, r3
 8006e82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e86:	801a      	strh	r2, [r3, #0]
 8006e88:	e04b      	b.n	8006f22 <USB_EPStartXfer+0x16e2>
 8006e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e8e:	085b      	lsrs	r3, r3, #1
 8006e90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e98:	f003 0301 	and.w	r3, r3, #1
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d004      	beq.n	8006eaa <USB_EPStartXfer+0x166a>
 8006ea0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ea4:	3301      	adds	r3, #1
 8006ea6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006eaa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006eae:	881b      	ldrh	r3, [r3, #0]
 8006eb0:	b29a      	uxth	r2, r3
 8006eb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	029b      	lsls	r3, r3, #10
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006ec4:	801a      	strh	r2, [r3, #0]
 8006ec6:	e02c      	b.n	8006f22 <USB_EPStartXfer+0x16e2>
 8006ec8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ecc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	785b      	ldrb	r3, [r3, #1]
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d124      	bne.n	8006f22 <USB_EPStartXfer+0x16e2>
 8006ed8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006edc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	461a      	mov	r2, r3
 8006eea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006eee:	4413      	add	r3, r2
 8006ef0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006ef4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ef8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	781b      	ldrb	r3, [r3, #0]
 8006f00:	011a      	lsls	r2, r3, #4
 8006f02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006f06:	4413      	add	r3, r2
 8006f08:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006f0c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f14:	b29a      	uxth	r2, r3
 8006f16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006f1a:	801a      	strh	r2, [r3, #0]
 8006f1c:	e001      	b.n	8006f22 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e03a      	b.n	8006f98 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006f22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	4413      	add	r3, r2
 8006f3c:	881b      	ldrh	r3, [r3, #0]
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f48:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006f4c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006f50:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006f54:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006f58:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006f5c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006f60:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006f64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	441a      	add	r2, r3
 8006f7e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006f82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006f96:	2300      	movs	r3, #0
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}

08006fa2 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006fa2:	b480      	push	{r7}
 8006fa4:	b085      	sub	sp, #20
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
 8006faa:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	785b      	ldrb	r3, [r3, #1]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d020      	beq.n	8006ff6 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	4413      	add	r3, r2
 8006fbe:	881b      	ldrh	r3, [r3, #0]
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fca:	81bb      	strh	r3, [r7, #12]
 8006fcc:	89bb      	ldrh	r3, [r7, #12]
 8006fce:	f083 0310 	eor.w	r3, r3, #16
 8006fd2:	81bb      	strh	r3, [r7, #12]
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	441a      	add	r2, r3
 8006fde:	89bb      	ldrh	r3, [r7, #12]
 8006fe0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fe4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fe8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	8013      	strh	r3, [r2, #0]
 8006ff4:	e01f      	b.n	8007036 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	009b      	lsls	r3, r3, #2
 8006ffe:	4413      	add	r3, r2
 8007000:	881b      	ldrh	r3, [r3, #0]
 8007002:	b29b      	uxth	r3, r3
 8007004:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007008:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800700c:	81fb      	strh	r3, [r7, #14]
 800700e:	89fb      	ldrh	r3, [r7, #14]
 8007010:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007014:	81fb      	strh	r3, [r7, #14]
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	781b      	ldrb	r3, [r3, #0]
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	441a      	add	r2, r3
 8007020:	89fb      	ldrh	r3, [r7, #14]
 8007022:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007026:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800702a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800702e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007032:	b29b      	uxth	r3, r3
 8007034:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007036:	2300      	movs	r3, #0
}
 8007038:	4618      	mov	r0, r3
 800703a:	3714      	adds	r7, #20
 800703c:	46bd      	mov	sp, r7
 800703e:	bc80      	pop	{r7}
 8007040:	4770      	bx	lr

08007042 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007042:	b480      	push	{r7}
 8007044:	b087      	sub	sp, #28
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
 800704a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	7b1b      	ldrb	r3, [r3, #12]
 8007050:	2b00      	cmp	r3, #0
 8007052:	f040 809d 	bne.w	8007190 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	785b      	ldrb	r3, [r3, #1]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d04c      	beq.n	80070f8 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	781b      	ldrb	r3, [r3, #0]
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	881b      	ldrh	r3, [r3, #0]
 800706a:	823b      	strh	r3, [r7, #16]
 800706c:	8a3b      	ldrh	r3, [r7, #16]
 800706e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007072:	2b00      	cmp	r3, #0
 8007074:	d01b      	beq.n	80070ae <USB_EPClearStall+0x6c>
 8007076:	687a      	ldr	r2, [r7, #4]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	781b      	ldrb	r3, [r3, #0]
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	4413      	add	r3, r2
 8007080:	881b      	ldrh	r3, [r3, #0]
 8007082:	b29b      	uxth	r3, r3
 8007084:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007088:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800708c:	81fb      	strh	r3, [r7, #14]
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	781b      	ldrb	r3, [r3, #0]
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	441a      	add	r2, r3
 8007098:	89fb      	ldrh	r3, [r7, #14]
 800709a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800709e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	78db      	ldrb	r3, [r3, #3]
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d06c      	beq.n	8007190 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4413      	add	r3, r2
 80070c0:	881b      	ldrh	r3, [r3, #0]
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070cc:	81bb      	strh	r3, [r7, #12]
 80070ce:	89bb      	ldrh	r3, [r7, #12]
 80070d0:	f083 0320 	eor.w	r3, r3, #32
 80070d4:	81bb      	strh	r3, [r7, #12]
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	441a      	add	r2, r3
 80070e0:	89bb      	ldrh	r3, [r7, #12]
 80070e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	8013      	strh	r3, [r2, #0]
 80070f6:	e04b      	b.n	8007190 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	4413      	add	r3, r2
 8007102:	881b      	ldrh	r3, [r3, #0]
 8007104:	82fb      	strh	r3, [r7, #22]
 8007106:	8afb      	ldrh	r3, [r7, #22]
 8007108:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800710c:	2b00      	cmp	r3, #0
 800710e:	d01b      	beq.n	8007148 <USB_EPClearStall+0x106>
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	4413      	add	r3, r2
 800711a:	881b      	ldrh	r3, [r3, #0]
 800711c:	b29b      	uxth	r3, r3
 800711e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007122:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007126:	82bb      	strh	r3, [r7, #20]
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	781b      	ldrb	r3, [r3, #0]
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	441a      	add	r2, r3
 8007132:	8abb      	ldrh	r3, [r7, #20]
 8007134:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007138:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800713c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007140:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007144:	b29b      	uxth	r3, r3
 8007146:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	781b      	ldrb	r3, [r3, #0]
 800714e:	009b      	lsls	r3, r3, #2
 8007150:	4413      	add	r3, r2
 8007152:	881b      	ldrh	r3, [r3, #0]
 8007154:	b29b      	uxth	r3, r3
 8007156:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800715a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800715e:	827b      	strh	r3, [r7, #18]
 8007160:	8a7b      	ldrh	r3, [r7, #18]
 8007162:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007166:	827b      	strh	r3, [r7, #18]
 8007168:	8a7b      	ldrh	r3, [r7, #18]
 800716a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800716e:	827b      	strh	r3, [r7, #18]
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	441a      	add	r2, r3
 800717a:	8a7b      	ldrh	r3, [r7, #18]
 800717c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007180:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007184:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800718c:	b29b      	uxth	r3, r3
 800718e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	bc80      	pop	{r7}
 800719a:	4770      	bx	lr

0800719c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800719c:	b480      	push	{r7}
 800719e:	b083      	sub	sp, #12
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	460b      	mov	r3, r1
 80071a6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80071a8:	78fb      	ldrb	r3, [r7, #3]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d103      	bne.n	80071b6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2280      	movs	r2, #128	@ 0x80
 80071b2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	bc80      	pop	{r7}
 80071c0:	4770      	bx	lr

080071c2 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b083      	sub	sp, #12
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bc80      	pop	{r7}
 80071d4:	4770      	bx	lr

080071d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b083      	sub	sp, #12
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	370c      	adds	r7, #12
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bc80      	pop	{r7}
 80071e8:	4770      	bx	lr

080071ea <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b085      	sub	sp, #20
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80071fc:	68fb      	ldr	r3, [r7, #12]
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3714      	adds	r7, #20
 8007202:	46bd      	mov	sp, r7
 8007204:	bc80      	pop	{r7}
 8007206:	4770      	bx	lr

08007208 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	bc80      	pop	{r7}
 800721c:	4770      	bx	lr

0800721e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800721e:	b480      	push	{r7}
 8007220:	b08b      	sub	sp, #44	@ 0x2c
 8007222:	af00      	add	r7, sp, #0
 8007224:	60f8      	str	r0, [r7, #12]
 8007226:	60b9      	str	r1, [r7, #8]
 8007228:	4611      	mov	r1, r2
 800722a:	461a      	mov	r2, r3
 800722c:	460b      	mov	r3, r1
 800722e:	80fb      	strh	r3, [r7, #6]
 8007230:	4613      	mov	r3, r2
 8007232:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007234:	88bb      	ldrh	r3, [r7, #4]
 8007236:	3301      	adds	r3, #1
 8007238:	085b      	lsrs	r3, r3, #1
 800723a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007244:	88fb      	ldrh	r3, [r7, #6]
 8007246:	005a      	lsls	r2, r3, #1
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	4413      	add	r3, r2
 800724c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007250:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	627b      	str	r3, [r7, #36]	@ 0x24
 8007256:	e01e      	b.n	8007296 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	3301      	adds	r3, #1
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	021b      	lsls	r3, r3, #8
 8007266:	b21a      	sxth	r2, r3
 8007268:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800726c:	4313      	orrs	r3, r2
 800726e:	b21b      	sxth	r3, r3
 8007270:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007272:	6a3b      	ldr	r3, [r7, #32]
 8007274:	8a7a      	ldrh	r2, [r7, #18]
 8007276:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007278:	6a3b      	ldr	r3, [r7, #32]
 800727a:	3302      	adds	r3, #2
 800727c:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800727e:	6a3b      	ldr	r3, [r7, #32]
 8007280:	3302      	adds	r3, #2
 8007282:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8007284:	69fb      	ldr	r3, [r7, #28]
 8007286:	3301      	adds	r3, #1
 8007288:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	3301      	adds	r3, #1
 800728e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007292:	3b01      	subs	r3, #1
 8007294:	627b      	str	r3, [r7, #36]	@ 0x24
 8007296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1dd      	bne.n	8007258 <USB_WritePMA+0x3a>
  }
}
 800729c:	bf00      	nop
 800729e:	bf00      	nop
 80072a0:	372c      	adds	r7, #44	@ 0x2c
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bc80      	pop	{r7}
 80072a6:	4770      	bx	lr

080072a8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b08b      	sub	sp, #44	@ 0x2c
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	4611      	mov	r1, r2
 80072b4:	461a      	mov	r2, r3
 80072b6:	460b      	mov	r3, r1
 80072b8:	80fb      	strh	r3, [r7, #6]
 80072ba:	4613      	mov	r3, r2
 80072bc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80072be:	88bb      	ldrh	r3, [r7, #4]
 80072c0:	085b      	lsrs	r3, r3, #1
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80072ce:	88fb      	ldrh	r3, [r7, #6]
 80072d0:	005a      	lsls	r2, r3, #1
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	4413      	add	r3, r2
 80072d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072da:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	627b      	str	r3, [r7, #36]	@ 0x24
 80072e0:	e01b      	b.n	800731a <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80072e2:	6a3b      	ldr	r3, [r7, #32]
 80072e4:	881b      	ldrh	r3, [r3, #0]
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80072ea:	6a3b      	ldr	r3, [r7, #32]
 80072ec:	3302      	adds	r3, #2
 80072ee:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	b2da      	uxtb	r2, r3
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80072f8:	69fb      	ldr	r3, [r7, #28]
 80072fa:	3301      	adds	r3, #1
 80072fc:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	0a1b      	lsrs	r3, r3, #8
 8007302:	b2da      	uxtb	r2, r3
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007308:	69fb      	ldr	r3, [r7, #28]
 800730a:	3301      	adds	r3, #1
 800730c:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800730e:	6a3b      	ldr	r3, [r7, #32]
 8007310:	3302      	adds	r3, #2
 8007312:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8007314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007316:	3b01      	subs	r3, #1
 8007318:	627b      	str	r3, [r7, #36]	@ 0x24
 800731a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800731c:	2b00      	cmp	r3, #0
 800731e:	d1e0      	bne.n	80072e2 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007320:	88bb      	ldrh	r3, [r7, #4]
 8007322:	f003 0301 	and.w	r3, r3, #1
 8007326:	b29b      	uxth	r3, r3
 8007328:	2b00      	cmp	r3, #0
 800732a:	d007      	beq.n	800733c <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	881b      	ldrh	r3, [r3, #0]
 8007330:	b29b      	uxth	r3, r3
 8007332:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	b2da      	uxtb	r2, r3
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	701a      	strb	r2, [r3, #0]
  }
}
 800733c:	bf00      	nop
 800733e:	372c      	adds	r7, #44	@ 0x2c
 8007340:	46bd      	mov	sp, r7
 8007342:	bc80      	pop	{r7}
 8007344:	4770      	bx	lr

08007346 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007346:	b580      	push	{r7, lr}
 8007348:	b084      	sub	sp, #16
 800734a:	af00      	add	r7, sp, #0
 800734c:	6078      	str	r0, [r7, #4]
 800734e:	460b      	mov	r3, r1
 8007350:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007352:	2300      	movs	r3, #0
 8007354:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	7c1b      	ldrb	r3, [r3, #16]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d115      	bne.n	800738a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800735e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007362:	2202      	movs	r2, #2
 8007364:	2181      	movs	r1, #129	@ 0x81
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f001 fe93 	bl	8009092 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007372:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007376:	2202      	movs	r2, #2
 8007378:	2101      	movs	r1, #1
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f001 fe89 	bl	8009092 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8007388:	e012      	b.n	80073b0 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800738a:	2340      	movs	r3, #64	@ 0x40
 800738c:	2202      	movs	r2, #2
 800738e:	2181      	movs	r1, #129	@ 0x81
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f001 fe7e 	bl	8009092 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2201      	movs	r2, #1
 800739a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800739c:	2340      	movs	r3, #64	@ 0x40
 800739e:	2202      	movs	r2, #2
 80073a0:	2101      	movs	r1, #1
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f001 fe75 	bl	8009092 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80073b0:	2308      	movs	r3, #8
 80073b2:	2203      	movs	r2, #3
 80073b4:	2182      	movs	r1, #130	@ 0x82
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f001 fe6b 	bl	8009092 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80073c2:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80073c6:	f001 ff8b 	bl	80092e0 <USBD_static_malloc>
 80073ca:	4602      	mov	r2, r0
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d102      	bne.n	80073e2 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80073dc:	2301      	movs	r3, #1
 80073de:	73fb      	strb	r3, [r7, #15]
 80073e0:	e026      	b.n	8007430 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073e8:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	2200      	movs	r2, #0
 80073f8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	2200      	movs	r2, #0
 8007400:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	7c1b      	ldrb	r3, [r3, #16]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d109      	bne.n	8007420 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007412:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007416:	2101      	movs	r1, #1
 8007418:	6878      	ldr	r0, [r7, #4]
 800741a:	f001 ff2a 	bl	8009272 <USBD_LL_PrepareReceive>
 800741e:	e007      	b.n	8007430 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007426:	2340      	movs	r3, #64	@ 0x40
 8007428:	2101      	movs	r1, #1
 800742a:	6878      	ldr	r0, [r7, #4]
 800742c:	f001 ff21 	bl	8009272 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007430:	7bfb      	ldrb	r3, [r7, #15]
}
 8007432:	4618      	mov	r0, r3
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}

0800743a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800743a:	b580      	push	{r7, lr}
 800743c:	b084      	sub	sp, #16
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
 8007442:	460b      	mov	r3, r1
 8007444:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007446:	2300      	movs	r3, #0
 8007448:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800744a:	2181      	movs	r1, #129	@ 0x81
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f001 fe46 	bl	80090de <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007458:	2101      	movs	r1, #1
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f001 fe3f 	bl	80090de <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007468:	2182      	movs	r1, #130	@ 0x82
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f001 fe37 	bl	80090de <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800747c:	2b00      	cmp	r3, #0
 800747e:	d00e      	beq.n	800749e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007490:	4618      	mov	r0, r3
 8007492:	f001 ff31 	bl	80092f8 <USBD_static_free>
    pdev->pClassData = NULL;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2200      	movs	r2, #0
 800749a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800749e:	7bfb      	ldrb	r3, [r7, #15]
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3710      	adds	r7, #16
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b086      	sub	sp, #24
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074b8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80074ba:	2300      	movs	r3, #0
 80074bc:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80074be:	2300      	movs	r3, #0
 80074c0:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80074c2:	2300      	movs	r3, #0
 80074c4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	781b      	ldrb	r3, [r3, #0]
 80074ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d039      	beq.n	8007546 <USBD_CDC_Setup+0x9e>
 80074d2:	2b20      	cmp	r3, #32
 80074d4:	d17f      	bne.n	80075d6 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	88db      	ldrh	r3, [r3, #6]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d029      	beq.n	8007532 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	781b      	ldrb	r3, [r3, #0]
 80074e2:	b25b      	sxtb	r3, r3
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	da11      	bge.n	800750c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	683a      	ldr	r2, [r7, #0]
 80074f2:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80074f4:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80074f6:	683a      	ldr	r2, [r7, #0]
 80074f8:	88d2      	ldrh	r2, [r2, #6]
 80074fa:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80074fc:	6939      	ldr	r1, [r7, #16]
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	88db      	ldrh	r3, [r3, #6]
 8007502:	461a      	mov	r2, r3
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f001 fa05 	bl	8008914 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800750a:	e06b      	b.n	80075e4 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	785a      	ldrb	r2, [r3, #1]
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	88db      	ldrh	r3, [r3, #6]
 800751a:	b2da      	uxtb	r2, r3
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007522:	6939      	ldr	r1, [r7, #16]
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	88db      	ldrh	r3, [r3, #6]
 8007528:	461a      	mov	r2, r3
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f001 fa20 	bl	8008970 <USBD_CtlPrepareRx>
      break;
 8007530:	e058      	b.n	80075e4 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	683a      	ldr	r2, [r7, #0]
 800753c:	7850      	ldrb	r0, [r2, #1]
 800753e:	2200      	movs	r2, #0
 8007540:	6839      	ldr	r1, [r7, #0]
 8007542:	4798      	blx	r3
      break;
 8007544:	e04e      	b.n	80075e4 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	785b      	ldrb	r3, [r3, #1]
 800754a:	2b0b      	cmp	r3, #11
 800754c:	d02e      	beq.n	80075ac <USBD_CDC_Setup+0x104>
 800754e:	2b0b      	cmp	r3, #11
 8007550:	dc38      	bgt.n	80075c4 <USBD_CDC_Setup+0x11c>
 8007552:	2b00      	cmp	r3, #0
 8007554:	d002      	beq.n	800755c <USBD_CDC_Setup+0xb4>
 8007556:	2b0a      	cmp	r3, #10
 8007558:	d014      	beq.n	8007584 <USBD_CDC_Setup+0xdc>
 800755a:	e033      	b.n	80075c4 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007562:	2b03      	cmp	r3, #3
 8007564:	d107      	bne.n	8007576 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007566:	f107 030c 	add.w	r3, r7, #12
 800756a:	2202      	movs	r2, #2
 800756c:	4619      	mov	r1, r3
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f001 f9d0 	bl	8008914 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007574:	e02e      	b.n	80075d4 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007576:	6839      	ldr	r1, [r7, #0]
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f001 f961 	bl	8008840 <USBD_CtlError>
            ret = USBD_FAIL;
 800757e:	2302      	movs	r3, #2
 8007580:	75fb      	strb	r3, [r7, #23]
          break;
 8007582:	e027      	b.n	80075d4 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800758a:	2b03      	cmp	r3, #3
 800758c:	d107      	bne.n	800759e <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800758e:	f107 030f 	add.w	r3, r7, #15
 8007592:	2201      	movs	r2, #1
 8007594:	4619      	mov	r1, r3
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f001 f9bc 	bl	8008914 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800759c:	e01a      	b.n	80075d4 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800759e:	6839      	ldr	r1, [r7, #0]
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f001 f94d 	bl	8008840 <USBD_CtlError>
            ret = USBD_FAIL;
 80075a6:	2302      	movs	r3, #2
 80075a8:	75fb      	strb	r3, [r7, #23]
          break;
 80075aa:	e013      	b.n	80075d4 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075b2:	2b03      	cmp	r3, #3
 80075b4:	d00d      	beq.n	80075d2 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80075b6:	6839      	ldr	r1, [r7, #0]
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f001 f941 	bl	8008840 <USBD_CtlError>
            ret = USBD_FAIL;
 80075be:	2302      	movs	r3, #2
 80075c0:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80075c2:	e006      	b.n	80075d2 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80075c4:	6839      	ldr	r1, [r7, #0]
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f001 f93a 	bl	8008840 <USBD_CtlError>
          ret = USBD_FAIL;
 80075cc:	2302      	movs	r3, #2
 80075ce:	75fb      	strb	r3, [r7, #23]
          break;
 80075d0:	e000      	b.n	80075d4 <USBD_CDC_Setup+0x12c>
          break;
 80075d2:	bf00      	nop
      }
      break;
 80075d4:	e006      	b.n	80075e4 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80075d6:	6839      	ldr	r1, [r7, #0]
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f001 f931 	bl	8008840 <USBD_CtlError>
      ret = USBD_FAIL;
 80075de:	2302      	movs	r3, #2
 80075e0:	75fb      	strb	r3, [r7, #23]
      break;
 80075e2:	bf00      	nop
  }

  return ret;
 80075e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3718      	adds	r7, #24
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}

080075ee <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075ee:	b580      	push	{r7, lr}
 80075f0:	b084      	sub	sp, #16
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	6078      	str	r0, [r7, #4]
 80075f6:	460b      	mov	r3, r1
 80075f8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007600:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007608:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007610:	2b00      	cmp	r3, #0
 8007612:	d03a      	beq.n	800768a <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007614:	78fa      	ldrb	r2, [r7, #3]
 8007616:	6879      	ldr	r1, [r7, #4]
 8007618:	4613      	mov	r3, r2
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	4413      	add	r3, r2
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	440b      	add	r3, r1
 8007622:	331c      	adds	r3, #28
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d029      	beq.n	800767e <USBD_CDC_DataIn+0x90>
 800762a:	78fa      	ldrb	r2, [r7, #3]
 800762c:	6879      	ldr	r1, [r7, #4]
 800762e:	4613      	mov	r3, r2
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	4413      	add	r3, r2
 8007634:	009b      	lsls	r3, r3, #2
 8007636:	440b      	add	r3, r1
 8007638:	331c      	adds	r3, #28
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	78f9      	ldrb	r1, [r7, #3]
 800763e:	68b8      	ldr	r0, [r7, #8]
 8007640:	460b      	mov	r3, r1
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	440b      	add	r3, r1
 8007646:	00db      	lsls	r3, r3, #3
 8007648:	4403      	add	r3, r0
 800764a:	3320      	adds	r3, #32
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	fbb2 f1f3 	udiv	r1, r2, r3
 8007652:	fb01 f303 	mul.w	r3, r1, r3
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	2b00      	cmp	r3, #0
 800765a:	d110      	bne.n	800767e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800765c:	78fa      	ldrb	r2, [r7, #3]
 800765e:	6879      	ldr	r1, [r7, #4]
 8007660:	4613      	mov	r3, r2
 8007662:	009b      	lsls	r3, r3, #2
 8007664:	4413      	add	r3, r2
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	440b      	add	r3, r1
 800766a:	331c      	adds	r3, #28
 800766c:	2200      	movs	r2, #0
 800766e:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007670:	78f9      	ldrb	r1, [r7, #3]
 8007672:	2300      	movs	r3, #0
 8007674:	2200      	movs	r2, #0
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f001 fdd8 	bl	800922c <USBD_LL_Transmit>
 800767c:	e003      	b.n	8007686 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007686:	2300      	movs	r3, #0
 8007688:	e000      	b.n	800768c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800768a:	2302      	movs	r3, #2
  }
}
 800768c:	4618      	mov	r0, r3
 800768e:	3710      	adds	r7, #16
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	460b      	mov	r3, r1
 800769e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076a6:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80076a8:	78fb      	ldrb	r3, [r7, #3]
 80076aa:	4619      	mov	r1, r3
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f001 fe03 	bl	80092b8 <USBD_LL_GetRxDataSize>
 80076b2:	4602      	mov	r2, r0
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00d      	beq.n	80076e0 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80076d2:	68fa      	ldr	r2, [r7, #12]
 80076d4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80076d8:	4611      	mov	r1, r2
 80076da:	4798      	blx	r3

    return USBD_OK;
 80076dc:	2300      	movs	r3, #0
 80076de:	e000      	b.n	80076e2 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80076e0:	2302      	movs	r3, #2
  }
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80076ea:	b580      	push	{r7, lr}
 80076ec:	b084      	sub	sp, #16
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076f8:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007700:	2b00      	cmp	r3, #0
 8007702:	d014      	beq.n	800772e <USBD_CDC_EP0_RxReady+0x44>
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800770a:	2bff      	cmp	r3, #255	@ 0xff
 800770c:	d00f      	beq.n	800772e <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800771c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007724:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	22ff      	movs	r2, #255	@ 0xff
 800772a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800772e:	2300      	movs	r3, #0
}
 8007730:	4618      	mov	r0, r3
 8007732:	3710      	adds	r7, #16
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2243      	movs	r2, #67	@ 0x43
 8007744:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007746:	4b03      	ldr	r3, [pc, #12]	@ (8007754 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007748:	4618      	mov	r0, r3
 800774a:	370c      	adds	r7, #12
 800774c:	46bd      	mov	sp, r7
 800774e:	bc80      	pop	{r7}
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	200000b8 	.word	0x200000b8

08007758 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2243      	movs	r2, #67	@ 0x43
 8007764:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007766:	4b03      	ldr	r3, [pc, #12]	@ (8007774 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007768:	4618      	mov	r0, r3
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	bc80      	pop	{r7}
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop
 8007774:	20000074 	.word	0x20000074

08007778 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2243      	movs	r2, #67	@ 0x43
 8007784:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007786:	4b03      	ldr	r3, [pc, #12]	@ (8007794 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007788:	4618      	mov	r0, r3
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	bc80      	pop	{r7}
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	200000fc 	.word	0x200000fc

08007798 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	220a      	movs	r2, #10
 80077a4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80077a6:	4b03      	ldr	r3, [pc, #12]	@ (80077b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bc80      	pop	{r7}
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	20000030 	.word	0x20000030

080077b8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80077c2:	2302      	movs	r3, #2
 80077c4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d005      	beq.n	80077d8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	683a      	ldr	r2, [r7, #0]
 80077d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 80077d4:	2300      	movs	r3, #0
 80077d6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80077d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3714      	adds	r7, #20
 80077de:	46bd      	mov	sp, r7
 80077e0:	bc80      	pop	{r7}
 80077e2:	4770      	bx	lr

080077e4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b087      	sub	sp, #28
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	60f8      	str	r0, [r7, #12]
 80077ec:	60b9      	str	r1, [r7, #8]
 80077ee:	4613      	mov	r3, r2
 80077f0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077f8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	68ba      	ldr	r2, [r7, #8]
 80077fe:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007802:	88fa      	ldrh	r2, [r7, #6]
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800780a:	2300      	movs	r3, #0
}
 800780c:	4618      	mov	r0, r3
 800780e:	371c      	adds	r7, #28
 8007810:	46bd      	mov	sp, r7
 8007812:	bc80      	pop	{r7}
 8007814:	4770      	bx	lr

08007816 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007816:	b480      	push	{r7}
 8007818:	b085      	sub	sp, #20
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
 800781e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007826:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	3714      	adds	r7, #20
 8007836:	46bd      	mov	sp, r7
 8007838:	bc80      	pop	{r7}
 800783a:	4770      	bx	lr

0800783c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800784a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007852:	2b00      	cmp	r3, #0
 8007854:	d01c      	beq.n	8007890 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800785c:	2b00      	cmp	r3, #0
 800785e:	d115      	bne.n	800788c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2201      	movs	r2, #1
 8007864:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800787e:	b29b      	uxth	r3, r3
 8007880:	2181      	movs	r1, #129	@ 0x81
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f001 fcd2 	bl	800922c <USBD_LL_Transmit>

      return USBD_OK;
 8007888:	2300      	movs	r3, #0
 800788a:	e002      	b.n	8007892 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800788c:	2301      	movs	r3, #1
 800788e:	e000      	b.n	8007892 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007890:	2302      	movs	r3, #2
  }
}
 8007892:	4618      	mov	r0, r3
 8007894:	3710      	adds	r7, #16
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}

0800789a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800789a:	b580      	push	{r7, lr}
 800789c:	b084      	sub	sp, #16
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078a8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d017      	beq.n	80078e4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	7c1b      	ldrb	r3, [r3, #16]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d109      	bne.n	80078d0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078c6:	2101      	movs	r1, #1
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f001 fcd2 	bl	8009272 <USBD_LL_PrepareReceive>
 80078ce:	e007      	b.n	80078e0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80078d6:	2340      	movs	r3, #64	@ 0x40
 80078d8:	2101      	movs	r1, #1
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f001 fcc9 	bl	8009272 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80078e0:	2300      	movs	r3, #0
 80078e2:	e000      	b.n	80078e6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80078e4:	2302      	movs	r3, #2
  }
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b084      	sub	sp, #16
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	60f8      	str	r0, [r7, #12]
 80078f6:	60b9      	str	r1, [r7, #8]
 80078f8:	4613      	mov	r3, r2
 80078fa:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d101      	bne.n	8007906 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007902:	2302      	movs	r3, #2
 8007904:	e01a      	b.n	800793c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800790c:	2b00      	cmp	r3, #0
 800790e:	d003      	beq.n	8007918 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d003      	beq.n	8007926 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	79fa      	ldrb	r2, [r7, #7]
 8007932:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f001 fb37 	bl	8008fa8 <USBD_LL_Init>

  return USBD_OK;
 800793a:	2300      	movs	r3, #0
}
 800793c:	4618      	mov	r0, r3
 800793e:	3710      	adds	r7, #16
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007944:	b480      	push	{r7}
 8007946:	b085      	sub	sp, #20
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800794e:	2300      	movs	r3, #0
 8007950:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d006      	beq.n	8007966 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	683a      	ldr	r2, [r7, #0]
 800795c:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007960:	2300      	movs	r3, #0
 8007962:	73fb      	strb	r3, [r7, #15]
 8007964:	e001      	b.n	800796a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007966:	2302      	movs	r3, #2
 8007968:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800796a:	7bfb      	ldrb	r3, [r7, #15]
}
 800796c:	4618      	mov	r0, r3
 800796e:	3714      	adds	r7, #20
 8007970:	46bd      	mov	sp, r7
 8007972:	bc80      	pop	{r7}
 8007974:	4770      	bx	lr

08007976 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007976:	b580      	push	{r7, lr}
 8007978:	b082      	sub	sp, #8
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f001 fb6c 	bl	800905c <USBD_LL_Start>

  return USBD_OK;
 8007984:	2300      	movs	r3, #0
}
 8007986:	4618      	mov	r0, r3
 8007988:	3708      	adds	r7, #8
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}

0800798e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007996:	2300      	movs	r3, #0
}
 8007998:	4618      	mov	r0, r3
 800799a:	370c      	adds	r7, #12
 800799c:	46bd      	mov	sp, r7
 800799e:	bc80      	pop	{r7}
 80079a0:	4770      	bx	lr

080079a2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	b084      	sub	sp, #16
 80079a6:	af00      	add	r7, sp, #0
 80079a8:	6078      	str	r0, [r7, #4]
 80079aa:	460b      	mov	r3, r1
 80079ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80079ae:	2302      	movs	r3, #2
 80079b0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00c      	beq.n	80079d6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	78fa      	ldrb	r2, [r7, #3]
 80079c6:	4611      	mov	r1, r2
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	4798      	blx	r3
 80079cc:	4603      	mov	r3, r0
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d101      	bne.n	80079d6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80079d2:	2300      	movs	r3, #0
 80079d4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80079d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3710      	adds	r7, #16
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
 80079e8:	460b      	mov	r3, r1
 80079ea:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	78fa      	ldrb	r2, [r7, #3]
 80079f6:	4611      	mov	r1, r2
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	4798      	blx	r3

  return USBD_OK;
 80079fc:	2300      	movs	r3, #0
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3708      	adds	r7, #8
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b082      	sub	sp, #8
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
 8007a0e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007a16:	6839      	ldr	r1, [r7, #0]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f000 fed8 	bl	80087ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2201      	movs	r2, #1
 8007a22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007a3a:	f003 031f 	and.w	r3, r3, #31
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	d016      	beq.n	8007a70 <USBD_LL_SetupStage+0x6a>
 8007a42:	2b02      	cmp	r3, #2
 8007a44:	d81c      	bhi.n	8007a80 <USBD_LL_SetupStage+0x7a>
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d002      	beq.n	8007a50 <USBD_LL_SetupStage+0x4a>
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d008      	beq.n	8007a60 <USBD_LL_SetupStage+0x5a>
 8007a4e:	e017      	b.n	8007a80 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007a56:	4619      	mov	r1, r3
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 f9cb 	bl	8007df4 <USBD_StdDevReq>
      break;
 8007a5e:	e01a      	b.n	8007a96 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007a66:	4619      	mov	r1, r3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 fa2d 	bl	8007ec8 <USBD_StdItfReq>
      break;
 8007a6e:	e012      	b.n	8007a96 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007a76:	4619      	mov	r1, r3
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f000 fa6d 	bl	8007f58 <USBD_StdEPReq>
      break;
 8007a7e:	e00a      	b.n	8007a96 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007a86:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f001 fb44 	bl	800911c <USBD_LL_StallEP>
      break;
 8007a94:	bf00      	nop
  }

  return USBD_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3708      	adds	r7, #8
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b086      	sub	sp, #24
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	460b      	mov	r3, r1
 8007aaa:	607a      	str	r2, [r7, #4]
 8007aac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007aae:	7afb      	ldrb	r3, [r7, #11]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d14b      	bne.n	8007b4c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007aba:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007ac2:	2b03      	cmp	r3, #3
 8007ac4:	d134      	bne.n	8007b30 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	68da      	ldr	r2, [r3, #12]
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d919      	bls.n	8007b06 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	68da      	ldr	r2, [r3, #12]
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	1ad2      	subs	r2, r2, r3
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	68da      	ldr	r2, [r3, #12]
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d203      	bcs.n	8007af4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	e002      	b.n	8007afa <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007af8:	b29b      	uxth	r3, r3
 8007afa:	461a      	mov	r2, r3
 8007afc:	6879      	ldr	r1, [r7, #4]
 8007afe:	68f8      	ldr	r0, [r7, #12]
 8007b00:	f000 ff54 	bl	80089ac <USBD_CtlContinueRx>
 8007b04:	e038      	b.n	8007b78 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b0c:	691b      	ldr	r3, [r3, #16]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d00a      	beq.n	8007b28 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007b18:	2b03      	cmp	r3, #3
 8007b1a:	d105      	bne.n	8007b28 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b22:	691b      	ldr	r3, [r3, #16]
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f000 ff51 	bl	80089d0 <USBD_CtlSendStatus>
 8007b2e:	e023      	b.n	8007b78 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b36:	2b05      	cmp	r3, #5
 8007b38:	d11e      	bne.n	8007b78 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007b42:	2100      	movs	r1, #0
 8007b44:	68f8      	ldr	r0, [r7, #12]
 8007b46:	f001 fae9 	bl	800911c <USBD_LL_StallEP>
 8007b4a:	e015      	b.n	8007b78 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b52:	699b      	ldr	r3, [r3, #24]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00d      	beq.n	8007b74 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007b5e:	2b03      	cmp	r3, #3
 8007b60:	d108      	bne.n	8007b74 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b68:	699b      	ldr	r3, [r3, #24]
 8007b6a:	7afa      	ldrb	r2, [r7, #11]
 8007b6c:	4611      	mov	r1, r2
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	4798      	blx	r3
 8007b72:	e001      	b.n	8007b78 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007b74:	2302      	movs	r3, #2
 8007b76:	e000      	b.n	8007b7a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3718      	adds	r7, #24
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}

08007b82 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007b82:	b580      	push	{r7, lr}
 8007b84:	b086      	sub	sp, #24
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	60f8      	str	r0, [r7, #12]
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	607a      	str	r2, [r7, #4]
 8007b8e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007b90:	7afb      	ldrb	r3, [r7, #11]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d17f      	bne.n	8007c96 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	3314      	adds	r3, #20
 8007b9a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007ba2:	2b02      	cmp	r3, #2
 8007ba4:	d15c      	bne.n	8007c60 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	68da      	ldr	r2, [r3, #12]
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d915      	bls.n	8007bde <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	68da      	ldr	r2, [r3, #12]
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	1ad2      	subs	r2, r2, r3
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	6879      	ldr	r1, [r7, #4]
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	f000 febe 	bl	800894c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	2100      	movs	r1, #0
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f001 fb4b 	bl	8009272 <USBD_LL_PrepareReceive>
 8007bdc:	e04e      	b.n	8007c7c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	6912      	ldr	r2, [r2, #16]
 8007be6:	fbb3 f1f2 	udiv	r1, r3, r2
 8007bea:	fb01 f202 	mul.w	r2, r1, r2
 8007bee:	1a9b      	subs	r3, r3, r2
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d11c      	bne.n	8007c2e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007bf4:	697b      	ldr	r3, [r7, #20]
 8007bf6:	689a      	ldr	r2, [r3, #8]
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007bfc:	429a      	cmp	r2, r3
 8007bfe:	d316      	bcc.n	8007c2e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	689a      	ldr	r2, [r3, #8]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d20f      	bcs.n	8007c2e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007c0e:	2200      	movs	r2, #0
 8007c10:	2100      	movs	r1, #0
 8007c12:	68f8      	ldr	r0, [r7, #12]
 8007c14:	f000 fe9a 	bl	800894c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c20:	2300      	movs	r3, #0
 8007c22:	2200      	movs	r2, #0
 8007c24:	2100      	movs	r1, #0
 8007c26:	68f8      	ldr	r0, [r7, #12]
 8007c28:	f001 fb23 	bl	8009272 <USBD_LL_PrepareReceive>
 8007c2c:	e026      	b.n	8007c7c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d00a      	beq.n	8007c50 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007c40:	2b03      	cmp	r3, #3
 8007c42:	d105      	bne.n	8007c50 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	68f8      	ldr	r0, [r7, #12]
 8007c4e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007c50:	2180      	movs	r1, #128	@ 0x80
 8007c52:	68f8      	ldr	r0, [r7, #12]
 8007c54:	f001 fa62 	bl	800911c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007c58:	68f8      	ldr	r0, [r7, #12]
 8007c5a:	f000 fecc 	bl	80089f6 <USBD_CtlReceiveStatus>
 8007c5e:	e00d      	b.n	8007c7c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007c66:	2b04      	cmp	r3, #4
 8007c68:	d004      	beq.n	8007c74 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d103      	bne.n	8007c7c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007c74:	2180      	movs	r1, #128	@ 0x80
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f001 fa50 	bl	800911c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d11d      	bne.n	8007cc2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007c86:	68f8      	ldr	r0, [r7, #12]
 8007c88:	f7ff fe81 	bl	800798e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007c94:	e015      	b.n	8007cc2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d00d      	beq.n	8007cbe <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007ca8:	2b03      	cmp	r3, #3
 8007caa:	d108      	bne.n	8007cbe <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cb2:	695b      	ldr	r3, [r3, #20]
 8007cb4:	7afa      	ldrb	r2, [r7, #11]
 8007cb6:	4611      	mov	r1, r2
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	4798      	blx	r3
 8007cbc:	e001      	b.n	8007cc2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007cbe:	2302      	movs	r3, #2
 8007cc0:	e000      	b.n	8007cc4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3718      	adds	r7, #24
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b082      	sub	sp, #8
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007cd4:	2340      	movs	r3, #64	@ 0x40
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	2100      	movs	r1, #0
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f001 f9d9 	bl	8009092 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2240      	movs	r2, #64	@ 0x40
 8007cec:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007cf0:	2340      	movs	r3, #64	@ 0x40
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	2180      	movs	r1, #128	@ 0x80
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f001 f9cb 	bl	8009092 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2240      	movs	r2, #64	@ 0x40
 8007d06:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d009      	beq.n	8007d44 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	6852      	ldr	r2, [r2, #4]
 8007d3c:	b2d2      	uxtb	r2, r2
 8007d3e:	4611      	mov	r1, r2
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	4798      	blx	r3
  }

  return USBD_OK;
 8007d44:	2300      	movs	r3, #0
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3708      	adds	r7, #8
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}

08007d4e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007d4e:	b480      	push	{r7}
 8007d50:	b083      	sub	sp, #12
 8007d52:	af00      	add	r7, sp, #0
 8007d54:	6078      	str	r0, [r7, #4]
 8007d56:	460b      	mov	r3, r1
 8007d58:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	78fa      	ldrb	r2, [r7, #3]
 8007d5e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007d60:	2300      	movs	r3, #0
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	370c      	adds	r7, #12
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bc80      	pop	{r7}
 8007d6a:	4770      	bx	lr

08007d6c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2204      	movs	r2, #4
 8007d84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007d88:	2300      	movs	r3, #0
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	370c      	adds	r7, #12
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bc80      	pop	{r7}
 8007d92:	4770      	bx	lr

08007d94 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b083      	sub	sp, #12
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007da2:	2b04      	cmp	r3, #4
 8007da4:	d105      	bne.n	8007db2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007db2:	2300      	movs	r3, #0
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bc80      	pop	{r7}
 8007dbc:	4770      	bx	lr

08007dbe <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007dbe:	b580      	push	{r7, lr}
 8007dc0:	b082      	sub	sp, #8
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dcc:	2b03      	cmp	r3, #3
 8007dce:	d10b      	bne.n	8007de8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dd6:	69db      	ldr	r3, [r3, #28]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d005      	beq.n	8007de8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007de2:	69db      	ldr	r3, [r3, #28]
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3708      	adds	r7, #8
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
	...

08007df4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e0a:	2b40      	cmp	r3, #64	@ 0x40
 8007e0c:	d005      	beq.n	8007e1a <USBD_StdDevReq+0x26>
 8007e0e:	2b40      	cmp	r3, #64	@ 0x40
 8007e10:	d84f      	bhi.n	8007eb2 <USBD_StdDevReq+0xbe>
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d009      	beq.n	8007e2a <USBD_StdDevReq+0x36>
 8007e16:	2b20      	cmp	r3, #32
 8007e18:	d14b      	bne.n	8007eb2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	6839      	ldr	r1, [r7, #0]
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	4798      	blx	r3
      break;
 8007e28:	e048      	b.n	8007ebc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	785b      	ldrb	r3, [r3, #1]
 8007e2e:	2b09      	cmp	r3, #9
 8007e30:	d839      	bhi.n	8007ea6 <USBD_StdDevReq+0xb2>
 8007e32:	a201      	add	r2, pc, #4	@ (adr r2, 8007e38 <USBD_StdDevReq+0x44>)
 8007e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e38:	08007e89 	.word	0x08007e89
 8007e3c:	08007e9d 	.word	0x08007e9d
 8007e40:	08007ea7 	.word	0x08007ea7
 8007e44:	08007e93 	.word	0x08007e93
 8007e48:	08007ea7 	.word	0x08007ea7
 8007e4c:	08007e6b 	.word	0x08007e6b
 8007e50:	08007e61 	.word	0x08007e61
 8007e54:	08007ea7 	.word	0x08007ea7
 8007e58:	08007e7f 	.word	0x08007e7f
 8007e5c:	08007e75 	.word	0x08007e75
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007e60:	6839      	ldr	r1, [r7, #0]
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 f9dc 	bl	8008220 <USBD_GetDescriptor>
          break;
 8007e68:	e022      	b.n	8007eb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007e6a:	6839      	ldr	r1, [r7, #0]
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 fb3f 	bl	80084f0 <USBD_SetAddress>
          break;
 8007e72:	e01d      	b.n	8007eb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007e74:	6839      	ldr	r1, [r7, #0]
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 fb7e 	bl	8008578 <USBD_SetConfig>
          break;
 8007e7c:	e018      	b.n	8007eb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007e7e:	6839      	ldr	r1, [r7, #0]
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f000 fc07 	bl	8008694 <USBD_GetConfig>
          break;
 8007e86:	e013      	b.n	8007eb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007e88:	6839      	ldr	r1, [r7, #0]
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 fc37 	bl	80086fe <USBD_GetStatus>
          break;
 8007e90:	e00e      	b.n	8007eb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007e92:	6839      	ldr	r1, [r7, #0]
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 fc65 	bl	8008764 <USBD_SetFeature>
          break;
 8007e9a:	e009      	b.n	8007eb0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007e9c:	6839      	ldr	r1, [r7, #0]
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 fc74 	bl	800878c <USBD_ClrFeature>
          break;
 8007ea4:	e004      	b.n	8007eb0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007ea6:	6839      	ldr	r1, [r7, #0]
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 fcc9 	bl	8008840 <USBD_CtlError>
          break;
 8007eae:	bf00      	nop
      }
      break;
 8007eb0:	e004      	b.n	8007ebc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007eb2:	6839      	ldr	r1, [r7, #0]
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f000 fcc3 	bl	8008840 <USBD_CtlError>
      break;
 8007eba:	bf00      	nop
  }

  return ret;
 8007ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop

08007ec8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ede:	2b40      	cmp	r3, #64	@ 0x40
 8007ee0:	d005      	beq.n	8007eee <USBD_StdItfReq+0x26>
 8007ee2:	2b40      	cmp	r3, #64	@ 0x40
 8007ee4:	d82e      	bhi.n	8007f44 <USBD_StdItfReq+0x7c>
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d001      	beq.n	8007eee <USBD_StdItfReq+0x26>
 8007eea:	2b20      	cmp	r3, #32
 8007eec:	d12a      	bne.n	8007f44 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ef4:	3b01      	subs	r3, #1
 8007ef6:	2b02      	cmp	r3, #2
 8007ef8:	d81d      	bhi.n	8007f36 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	889b      	ldrh	r3, [r3, #4]
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d813      	bhi.n	8007f2c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	6839      	ldr	r1, [r7, #0]
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	4798      	blx	r3
 8007f12:	4603      	mov	r3, r0
 8007f14:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	88db      	ldrh	r3, [r3, #6]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d110      	bne.n	8007f40 <USBD_StdItfReq+0x78>
 8007f1e:	7bfb      	ldrb	r3, [r7, #15]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d10d      	bne.n	8007f40 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f000 fd53 	bl	80089d0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007f2a:	e009      	b.n	8007f40 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007f2c:	6839      	ldr	r1, [r7, #0]
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 fc86 	bl	8008840 <USBD_CtlError>
          break;
 8007f34:	e004      	b.n	8007f40 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007f36:	6839      	ldr	r1, [r7, #0]
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 fc81 	bl	8008840 <USBD_CtlError>
          break;
 8007f3e:	e000      	b.n	8007f42 <USBD_StdItfReq+0x7a>
          break;
 8007f40:	bf00      	nop
      }
      break;
 8007f42:	e004      	b.n	8007f4e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007f44:	6839      	ldr	r1, [r7, #0]
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 fc7a 	bl	8008840 <USBD_CtlError>
      break;
 8007f4c:	bf00      	nop
  }

  return USBD_OK;
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3710      	adds	r7, #16
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007f62:	2300      	movs	r3, #0
 8007f64:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	889b      	ldrh	r3, [r3, #4]
 8007f6a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	781b      	ldrb	r3, [r3, #0]
 8007f70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f74:	2b40      	cmp	r3, #64	@ 0x40
 8007f76:	d007      	beq.n	8007f88 <USBD_StdEPReq+0x30>
 8007f78:	2b40      	cmp	r3, #64	@ 0x40
 8007f7a:	f200 8146 	bhi.w	800820a <USBD_StdEPReq+0x2b2>
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d00a      	beq.n	8007f98 <USBD_StdEPReq+0x40>
 8007f82:	2b20      	cmp	r3, #32
 8007f84:	f040 8141 	bne.w	800820a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	6839      	ldr	r1, [r7, #0]
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	4798      	blx	r3
      break;
 8007f96:	e13d      	b.n	8008214 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007fa0:	2b20      	cmp	r3, #32
 8007fa2:	d10a      	bne.n	8007fba <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	6839      	ldr	r1, [r7, #0]
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	4798      	blx	r3
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007fb6:	7bfb      	ldrb	r3, [r7, #15]
 8007fb8:	e12d      	b.n	8008216 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	785b      	ldrb	r3, [r3, #1]
 8007fbe:	2b03      	cmp	r3, #3
 8007fc0:	d007      	beq.n	8007fd2 <USBD_StdEPReq+0x7a>
 8007fc2:	2b03      	cmp	r3, #3
 8007fc4:	f300 811b 	bgt.w	80081fe <USBD_StdEPReq+0x2a6>
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d072      	beq.n	80080b2 <USBD_StdEPReq+0x15a>
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d03a      	beq.n	8008046 <USBD_StdEPReq+0xee>
 8007fd0:	e115      	b.n	80081fe <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d002      	beq.n	8007fe2 <USBD_StdEPReq+0x8a>
 8007fdc:	2b03      	cmp	r3, #3
 8007fde:	d015      	beq.n	800800c <USBD_StdEPReq+0xb4>
 8007fe0:	e02b      	b.n	800803a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007fe2:	7bbb      	ldrb	r3, [r7, #14]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00c      	beq.n	8008002 <USBD_StdEPReq+0xaa>
 8007fe8:	7bbb      	ldrb	r3, [r7, #14]
 8007fea:	2b80      	cmp	r3, #128	@ 0x80
 8007fec:	d009      	beq.n	8008002 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007fee:	7bbb      	ldrb	r3, [r7, #14]
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f001 f892 	bl	800911c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007ff8:	2180      	movs	r1, #128	@ 0x80
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f001 f88e 	bl	800911c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008000:	e020      	b.n	8008044 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008002:	6839      	ldr	r1, [r7, #0]
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fc1b 	bl	8008840 <USBD_CtlError>
              break;
 800800a:	e01b      	b.n	8008044 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	885b      	ldrh	r3, [r3, #2]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d10e      	bne.n	8008032 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008014:	7bbb      	ldrb	r3, [r7, #14]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00b      	beq.n	8008032 <USBD_StdEPReq+0xda>
 800801a:	7bbb      	ldrb	r3, [r7, #14]
 800801c:	2b80      	cmp	r3, #128	@ 0x80
 800801e:	d008      	beq.n	8008032 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	88db      	ldrh	r3, [r3, #6]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d104      	bne.n	8008032 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008028:	7bbb      	ldrb	r3, [r7, #14]
 800802a:	4619      	mov	r1, r3
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f001 f875 	bl	800911c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 fccc 	bl	80089d0 <USBD_CtlSendStatus>

              break;
 8008038:	e004      	b.n	8008044 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800803a:	6839      	ldr	r1, [r7, #0]
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f000 fbff 	bl	8008840 <USBD_CtlError>
              break;
 8008042:	bf00      	nop
          }
          break;
 8008044:	e0e0      	b.n	8008208 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800804c:	2b02      	cmp	r3, #2
 800804e:	d002      	beq.n	8008056 <USBD_StdEPReq+0xfe>
 8008050:	2b03      	cmp	r3, #3
 8008052:	d015      	beq.n	8008080 <USBD_StdEPReq+0x128>
 8008054:	e026      	b.n	80080a4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008056:	7bbb      	ldrb	r3, [r7, #14]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00c      	beq.n	8008076 <USBD_StdEPReq+0x11e>
 800805c:	7bbb      	ldrb	r3, [r7, #14]
 800805e:	2b80      	cmp	r3, #128	@ 0x80
 8008060:	d009      	beq.n	8008076 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008062:	7bbb      	ldrb	r3, [r7, #14]
 8008064:	4619      	mov	r1, r3
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f001 f858 	bl	800911c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800806c:	2180      	movs	r1, #128	@ 0x80
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f001 f854 	bl	800911c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008074:	e01c      	b.n	80080b0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008076:	6839      	ldr	r1, [r7, #0]
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 fbe1 	bl	8008840 <USBD_CtlError>
              break;
 800807e:	e017      	b.n	80080b0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	885b      	ldrh	r3, [r3, #2]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d112      	bne.n	80080ae <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008088:	7bbb      	ldrb	r3, [r7, #14]
 800808a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800808e:	2b00      	cmp	r3, #0
 8008090:	d004      	beq.n	800809c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008092:	7bbb      	ldrb	r3, [r7, #14]
 8008094:	4619      	mov	r1, r3
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f001 f85f 	bl	800915a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 fc97 	bl	80089d0 <USBD_CtlSendStatus>
              }
              break;
 80080a2:	e004      	b.n	80080ae <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80080a4:	6839      	ldr	r1, [r7, #0]
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 fbca 	bl	8008840 <USBD_CtlError>
              break;
 80080ac:	e000      	b.n	80080b0 <USBD_StdEPReq+0x158>
              break;
 80080ae:	bf00      	nop
          }
          break;
 80080b0:	e0aa      	b.n	8008208 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080b8:	2b02      	cmp	r3, #2
 80080ba:	d002      	beq.n	80080c2 <USBD_StdEPReq+0x16a>
 80080bc:	2b03      	cmp	r3, #3
 80080be:	d032      	beq.n	8008126 <USBD_StdEPReq+0x1ce>
 80080c0:	e097      	b.n	80081f2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80080c2:	7bbb      	ldrb	r3, [r7, #14]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d007      	beq.n	80080d8 <USBD_StdEPReq+0x180>
 80080c8:	7bbb      	ldrb	r3, [r7, #14]
 80080ca:	2b80      	cmp	r3, #128	@ 0x80
 80080cc:	d004      	beq.n	80080d8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80080ce:	6839      	ldr	r1, [r7, #0]
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 fbb5 	bl	8008840 <USBD_CtlError>
                break;
 80080d6:	e091      	b.n	80081fc <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	da0b      	bge.n	80080f8 <USBD_StdEPReq+0x1a0>
 80080e0:	7bbb      	ldrb	r3, [r7, #14]
 80080e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80080e6:	4613      	mov	r3, r2
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	4413      	add	r3, r2
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	3310      	adds	r3, #16
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	4413      	add	r3, r2
 80080f4:	3304      	adds	r3, #4
 80080f6:	e00b      	b.n	8008110 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80080f8:	7bbb      	ldrb	r3, [r7, #14]
 80080fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080fe:	4613      	mov	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	4413      	add	r3, r2
 8008104:	009b      	lsls	r3, r3, #2
 8008106:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	4413      	add	r3, r2
 800810e:	3304      	adds	r3, #4
 8008110:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	2200      	movs	r2, #0
 8008116:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	2202      	movs	r2, #2
 800811c:	4619      	mov	r1, r3
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 fbf8 	bl	8008914 <USBD_CtlSendData>
              break;
 8008124:	e06a      	b.n	80081fc <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008126:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800812a:	2b00      	cmp	r3, #0
 800812c:	da11      	bge.n	8008152 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800812e:	7bbb      	ldrb	r3, [r7, #14]
 8008130:	f003 020f 	and.w	r2, r3, #15
 8008134:	6879      	ldr	r1, [r7, #4]
 8008136:	4613      	mov	r3, r2
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	4413      	add	r3, r2
 800813c:	009b      	lsls	r3, r3, #2
 800813e:	440b      	add	r3, r1
 8008140:	3318      	adds	r3, #24
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d117      	bne.n	8008178 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008148:	6839      	ldr	r1, [r7, #0]
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 fb78 	bl	8008840 <USBD_CtlError>
                  break;
 8008150:	e054      	b.n	80081fc <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008152:	7bbb      	ldrb	r3, [r7, #14]
 8008154:	f003 020f 	and.w	r2, r3, #15
 8008158:	6879      	ldr	r1, [r7, #4]
 800815a:	4613      	mov	r3, r2
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	4413      	add	r3, r2
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	440b      	add	r3, r1
 8008164:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d104      	bne.n	8008178 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800816e:	6839      	ldr	r1, [r7, #0]
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f000 fb65 	bl	8008840 <USBD_CtlError>
                  break;
 8008176:	e041      	b.n	80081fc <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008178:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800817c:	2b00      	cmp	r3, #0
 800817e:	da0b      	bge.n	8008198 <USBD_StdEPReq+0x240>
 8008180:	7bbb      	ldrb	r3, [r7, #14]
 8008182:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008186:	4613      	mov	r3, r2
 8008188:	009b      	lsls	r3, r3, #2
 800818a:	4413      	add	r3, r2
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	3310      	adds	r3, #16
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	4413      	add	r3, r2
 8008194:	3304      	adds	r3, #4
 8008196:	e00b      	b.n	80081b0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008198:	7bbb      	ldrb	r3, [r7, #14]
 800819a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800819e:	4613      	mov	r3, r2
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	4413      	add	r3, r2
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	4413      	add	r3, r2
 80081ae:	3304      	adds	r3, #4
 80081b0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80081b2:	7bbb      	ldrb	r3, [r7, #14]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d002      	beq.n	80081be <USBD_StdEPReq+0x266>
 80081b8:	7bbb      	ldrb	r3, [r7, #14]
 80081ba:	2b80      	cmp	r3, #128	@ 0x80
 80081bc:	d103      	bne.n	80081c6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]
 80081c4:	e00e      	b.n	80081e4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80081c6:	7bbb      	ldrb	r3, [r7, #14]
 80081c8:	4619      	mov	r1, r3
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 ffe4 	bl	8009198 <USBD_LL_IsStallEP>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d003      	beq.n	80081de <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	2201      	movs	r2, #1
 80081da:	601a      	str	r2, [r3, #0]
 80081dc:	e002      	b.n	80081e4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	2200      	movs	r2, #0
 80081e2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	2202      	movs	r2, #2
 80081e8:	4619      	mov	r1, r3
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 fb92 	bl	8008914 <USBD_CtlSendData>
              break;
 80081f0:	e004      	b.n	80081fc <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80081f2:	6839      	ldr	r1, [r7, #0]
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 fb23 	bl	8008840 <USBD_CtlError>
              break;
 80081fa:	bf00      	nop
          }
          break;
 80081fc:	e004      	b.n	8008208 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80081fe:	6839      	ldr	r1, [r7, #0]
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f000 fb1d 	bl	8008840 <USBD_CtlError>
          break;
 8008206:	bf00      	nop
      }
      break;
 8008208:	e004      	b.n	8008214 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800820a:	6839      	ldr	r1, [r7, #0]
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fb17 	bl	8008840 <USBD_CtlError>
      break;
 8008212:	bf00      	nop
  }

  return ret;
 8008214:	7bfb      	ldrb	r3, [r7, #15]
}
 8008216:	4618      	mov	r0, r3
 8008218:	3710      	adds	r7, #16
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
	...

08008220 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b084      	sub	sp, #16
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
 8008228:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800822a:	2300      	movs	r3, #0
 800822c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800822e:	2300      	movs	r3, #0
 8008230:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008232:	2300      	movs	r3, #0
 8008234:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	885b      	ldrh	r3, [r3, #2]
 800823a:	0a1b      	lsrs	r3, r3, #8
 800823c:	b29b      	uxth	r3, r3
 800823e:	3b01      	subs	r3, #1
 8008240:	2b06      	cmp	r3, #6
 8008242:	f200 8128 	bhi.w	8008496 <USBD_GetDescriptor+0x276>
 8008246:	a201      	add	r2, pc, #4	@ (adr r2, 800824c <USBD_GetDescriptor+0x2c>)
 8008248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800824c:	08008269 	.word	0x08008269
 8008250:	08008281 	.word	0x08008281
 8008254:	080082c1 	.word	0x080082c1
 8008258:	08008497 	.word	0x08008497
 800825c:	08008497 	.word	0x08008497
 8008260:	08008437 	.word	0x08008437
 8008264:	08008463 	.word	0x08008463
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	7c12      	ldrb	r2, [r2, #16]
 8008274:	f107 0108 	add.w	r1, r7, #8
 8008278:	4610      	mov	r0, r2
 800827a:	4798      	blx	r3
 800827c:	60f8      	str	r0, [r7, #12]
      break;
 800827e:	e112      	b.n	80084a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	7c1b      	ldrb	r3, [r3, #16]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d10d      	bne.n	80082a4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800828e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008290:	f107 0208 	add.w	r2, r7, #8
 8008294:	4610      	mov	r0, r2
 8008296:	4798      	blx	r3
 8008298:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	3301      	adds	r3, #1
 800829e:	2202      	movs	r2, #2
 80082a0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80082a2:	e100      	b.n	80084a6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ac:	f107 0208 	add.w	r2, r7, #8
 80082b0:	4610      	mov	r0, r2
 80082b2:	4798      	blx	r3
 80082b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	3301      	adds	r3, #1
 80082ba:	2202      	movs	r2, #2
 80082bc:	701a      	strb	r2, [r3, #0]
      break;
 80082be:	e0f2      	b.n	80084a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	885b      	ldrh	r3, [r3, #2]
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	2b05      	cmp	r3, #5
 80082c8:	f200 80ac 	bhi.w	8008424 <USBD_GetDescriptor+0x204>
 80082cc:	a201      	add	r2, pc, #4	@ (adr r2, 80082d4 <USBD_GetDescriptor+0xb4>)
 80082ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082d2:	bf00      	nop
 80082d4:	080082ed 	.word	0x080082ed
 80082d8:	08008321 	.word	0x08008321
 80082dc:	08008355 	.word	0x08008355
 80082e0:	08008389 	.word	0x08008389
 80082e4:	080083bd 	.word	0x080083bd
 80082e8:	080083f1 	.word	0x080083f1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d00b      	beq.n	8008310 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	7c12      	ldrb	r2, [r2, #16]
 8008304:	f107 0108 	add.w	r1, r7, #8
 8008308:	4610      	mov	r0, r2
 800830a:	4798      	blx	r3
 800830c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800830e:	e091      	b.n	8008434 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008310:	6839      	ldr	r1, [r7, #0]
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fa94 	bl	8008840 <USBD_CtlError>
            err++;
 8008318:	7afb      	ldrb	r3, [r7, #11]
 800831a:	3301      	adds	r3, #1
 800831c:	72fb      	strb	r3, [r7, #11]
          break;
 800831e:	e089      	b.n	8008434 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d00b      	beq.n	8008344 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	7c12      	ldrb	r2, [r2, #16]
 8008338:	f107 0108 	add.w	r1, r7, #8
 800833c:	4610      	mov	r0, r2
 800833e:	4798      	blx	r3
 8008340:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008342:	e077      	b.n	8008434 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008344:	6839      	ldr	r1, [r7, #0]
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 fa7a 	bl	8008840 <USBD_CtlError>
            err++;
 800834c:	7afb      	ldrb	r3, [r7, #11]
 800834e:	3301      	adds	r3, #1
 8008350:	72fb      	strb	r3, [r7, #11]
          break;
 8008352:	e06f      	b.n	8008434 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d00b      	beq.n	8008378 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	7c12      	ldrb	r2, [r2, #16]
 800836c:	f107 0108 	add.w	r1, r7, #8
 8008370:	4610      	mov	r0, r2
 8008372:	4798      	blx	r3
 8008374:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008376:	e05d      	b.n	8008434 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008378:	6839      	ldr	r1, [r7, #0]
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fa60 	bl	8008840 <USBD_CtlError>
            err++;
 8008380:	7afb      	ldrb	r3, [r7, #11]
 8008382:	3301      	adds	r3, #1
 8008384:	72fb      	strb	r3, [r7, #11]
          break;
 8008386:	e055      	b.n	8008434 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800838e:	691b      	ldr	r3, [r3, #16]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d00b      	beq.n	80083ac <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800839a:	691b      	ldr	r3, [r3, #16]
 800839c:	687a      	ldr	r2, [r7, #4]
 800839e:	7c12      	ldrb	r2, [r2, #16]
 80083a0:	f107 0108 	add.w	r1, r7, #8
 80083a4:	4610      	mov	r0, r2
 80083a6:	4798      	blx	r3
 80083a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083aa:	e043      	b.n	8008434 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083ac:	6839      	ldr	r1, [r7, #0]
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 fa46 	bl	8008840 <USBD_CtlError>
            err++;
 80083b4:	7afb      	ldrb	r3, [r7, #11]
 80083b6:	3301      	adds	r3, #1
 80083b8:	72fb      	strb	r3, [r7, #11]
          break;
 80083ba:	e03b      	b.n	8008434 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80083c2:	695b      	ldr	r3, [r3, #20]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00b      	beq.n	80083e0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80083ce:	695b      	ldr	r3, [r3, #20]
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	7c12      	ldrb	r2, [r2, #16]
 80083d4:	f107 0108 	add.w	r1, r7, #8
 80083d8:	4610      	mov	r0, r2
 80083da:	4798      	blx	r3
 80083dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083de:	e029      	b.n	8008434 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083e0:	6839      	ldr	r1, [r7, #0]
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 fa2c 	bl	8008840 <USBD_CtlError>
            err++;
 80083e8:	7afb      	ldrb	r3, [r7, #11]
 80083ea:	3301      	adds	r3, #1
 80083ec:	72fb      	strb	r3, [r7, #11]
          break;
 80083ee:	e021      	b.n	8008434 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80083f6:	699b      	ldr	r3, [r3, #24]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00b      	beq.n	8008414 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008402:	699b      	ldr	r3, [r3, #24]
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	7c12      	ldrb	r2, [r2, #16]
 8008408:	f107 0108 	add.w	r1, r7, #8
 800840c:	4610      	mov	r0, r2
 800840e:	4798      	blx	r3
 8008410:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008412:	e00f      	b.n	8008434 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008414:	6839      	ldr	r1, [r7, #0]
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 fa12 	bl	8008840 <USBD_CtlError>
            err++;
 800841c:	7afb      	ldrb	r3, [r7, #11]
 800841e:	3301      	adds	r3, #1
 8008420:	72fb      	strb	r3, [r7, #11]
          break;
 8008422:	e007      	b.n	8008434 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008424:	6839      	ldr	r1, [r7, #0]
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 fa0a 	bl	8008840 <USBD_CtlError>
          err++;
 800842c:	7afb      	ldrb	r3, [r7, #11]
 800842e:	3301      	adds	r3, #1
 8008430:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008432:	e038      	b.n	80084a6 <USBD_GetDescriptor+0x286>
 8008434:	e037      	b.n	80084a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	7c1b      	ldrb	r3, [r3, #16]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d109      	bne.n	8008452 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008446:	f107 0208 	add.w	r2, r7, #8
 800844a:	4610      	mov	r0, r2
 800844c:	4798      	blx	r3
 800844e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008450:	e029      	b.n	80084a6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008452:	6839      	ldr	r1, [r7, #0]
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 f9f3 	bl	8008840 <USBD_CtlError>
        err++;
 800845a:	7afb      	ldrb	r3, [r7, #11]
 800845c:	3301      	adds	r3, #1
 800845e:	72fb      	strb	r3, [r7, #11]
      break;
 8008460:	e021      	b.n	80084a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	7c1b      	ldrb	r3, [r3, #16]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d10d      	bne.n	8008486 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008472:	f107 0208 	add.w	r2, r7, #8
 8008476:	4610      	mov	r0, r2
 8008478:	4798      	blx	r3
 800847a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	3301      	adds	r3, #1
 8008480:	2207      	movs	r2, #7
 8008482:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008484:	e00f      	b.n	80084a6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008486:	6839      	ldr	r1, [r7, #0]
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f000 f9d9 	bl	8008840 <USBD_CtlError>
        err++;
 800848e:	7afb      	ldrb	r3, [r7, #11]
 8008490:	3301      	adds	r3, #1
 8008492:	72fb      	strb	r3, [r7, #11]
      break;
 8008494:	e007      	b.n	80084a6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008496:	6839      	ldr	r1, [r7, #0]
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f000 f9d1 	bl	8008840 <USBD_CtlError>
      err++;
 800849e:	7afb      	ldrb	r3, [r7, #11]
 80084a0:	3301      	adds	r3, #1
 80084a2:	72fb      	strb	r3, [r7, #11]
      break;
 80084a4:	bf00      	nop
  }

  if (err != 0U)
 80084a6:	7afb      	ldrb	r3, [r7, #11]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d11c      	bne.n	80084e6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80084ac:	893b      	ldrh	r3, [r7, #8]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d011      	beq.n	80084d6 <USBD_GetDescriptor+0x2b6>
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	88db      	ldrh	r3, [r3, #6]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d00d      	beq.n	80084d6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	88da      	ldrh	r2, [r3, #6]
 80084be:	893b      	ldrh	r3, [r7, #8]
 80084c0:	4293      	cmp	r3, r2
 80084c2:	bf28      	it	cs
 80084c4:	4613      	movcs	r3, r2
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80084ca:	893b      	ldrh	r3, [r7, #8]
 80084cc:	461a      	mov	r2, r3
 80084ce:	68f9      	ldr	r1, [r7, #12]
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 fa1f 	bl	8008914 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	88db      	ldrh	r3, [r3, #6]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d104      	bne.n	80084e8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f000 fa76 	bl	80089d0 <USBD_CtlSendStatus>
 80084e4:	e000      	b.n	80084e8 <USBD_GetDescriptor+0x2c8>
    return;
 80084e6:	bf00      	nop
    }
  }
}
 80084e8:	3710      	adds	r7, #16
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop

080084f0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
 80084f8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	889b      	ldrh	r3, [r3, #4]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d130      	bne.n	8008564 <USBD_SetAddress+0x74>
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	88db      	ldrh	r3, [r3, #6]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d12c      	bne.n	8008564 <USBD_SetAddress+0x74>
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	885b      	ldrh	r3, [r3, #2]
 800850e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008510:	d828      	bhi.n	8008564 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	885b      	ldrh	r3, [r3, #2]
 8008516:	b2db      	uxtb	r3, r3
 8008518:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800851c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008524:	2b03      	cmp	r3, #3
 8008526:	d104      	bne.n	8008532 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008528:	6839      	ldr	r1, [r7, #0]
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 f988 	bl	8008840 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008530:	e01d      	b.n	800856e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	7bfa      	ldrb	r2, [r7, #15]
 8008536:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800853a:	7bfb      	ldrb	r3, [r7, #15]
 800853c:	4619      	mov	r1, r3
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 fe55 	bl	80091ee <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 fa43 	bl	80089d0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800854a:	7bfb      	ldrb	r3, [r7, #15]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d004      	beq.n	800855a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2202      	movs	r2, #2
 8008554:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008558:	e009      	b.n	800856e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2201      	movs	r2, #1
 800855e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008562:	e004      	b.n	800856e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008564:	6839      	ldr	r1, [r7, #0]
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 f96a 	bl	8008840 <USBD_CtlError>
  }
}
 800856c:	bf00      	nop
 800856e:	bf00      	nop
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
	...

08008578 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b082      	sub	sp, #8
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	885b      	ldrh	r3, [r3, #2]
 8008586:	b2da      	uxtb	r2, r3
 8008588:	4b41      	ldr	r3, [pc, #260]	@ (8008690 <USBD_SetConfig+0x118>)
 800858a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800858c:	4b40      	ldr	r3, [pc, #256]	@ (8008690 <USBD_SetConfig+0x118>)
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	2b01      	cmp	r3, #1
 8008592:	d904      	bls.n	800859e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008594:	6839      	ldr	r1, [r7, #0]
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f000 f952 	bl	8008840 <USBD_CtlError>
 800859c:	e075      	b.n	800868a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085a4:	2b02      	cmp	r3, #2
 80085a6:	d002      	beq.n	80085ae <USBD_SetConfig+0x36>
 80085a8:	2b03      	cmp	r3, #3
 80085aa:	d023      	beq.n	80085f4 <USBD_SetConfig+0x7c>
 80085ac:	e062      	b.n	8008674 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80085ae:	4b38      	ldr	r3, [pc, #224]	@ (8008690 <USBD_SetConfig+0x118>)
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d01a      	beq.n	80085ec <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80085b6:	4b36      	ldr	r3, [pc, #216]	@ (8008690 <USBD_SetConfig+0x118>)
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	461a      	mov	r2, r3
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2203      	movs	r2, #3
 80085c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80085c8:	4b31      	ldr	r3, [pc, #196]	@ (8008690 <USBD_SetConfig+0x118>)
 80085ca:	781b      	ldrb	r3, [r3, #0]
 80085cc:	4619      	mov	r1, r3
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f7ff f9e7 	bl	80079a2 <USBD_SetClassConfig>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b02      	cmp	r3, #2
 80085d8:	d104      	bne.n	80085e4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80085da:	6839      	ldr	r1, [r7, #0]
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f000 f92f 	bl	8008840 <USBD_CtlError>
            return;
 80085e2:	e052      	b.n	800868a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f000 f9f3 	bl	80089d0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80085ea:	e04e      	b.n	800868a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f000 f9ef 	bl	80089d0 <USBD_CtlSendStatus>
        break;
 80085f2:	e04a      	b.n	800868a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80085f4:	4b26      	ldr	r3, [pc, #152]	@ (8008690 <USBD_SetConfig+0x118>)
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d112      	bne.n	8008622 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2202      	movs	r2, #2
 8008600:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008604:	4b22      	ldr	r3, [pc, #136]	@ (8008690 <USBD_SetConfig+0x118>)
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	461a      	mov	r2, r3
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800860e:	4b20      	ldr	r3, [pc, #128]	@ (8008690 <USBD_SetConfig+0x118>)
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	4619      	mov	r1, r3
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f7ff f9e3 	bl	80079e0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f9d8 	bl	80089d0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008620:	e033      	b.n	800868a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008622:	4b1b      	ldr	r3, [pc, #108]	@ (8008690 <USBD_SetConfig+0x118>)
 8008624:	781b      	ldrb	r3, [r3, #0]
 8008626:	461a      	mov	r2, r3
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	429a      	cmp	r2, r3
 800862e:	d01d      	beq.n	800866c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	b2db      	uxtb	r3, r3
 8008636:	4619      	mov	r1, r3
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f7ff f9d1 	bl	80079e0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800863e:	4b14      	ldr	r3, [pc, #80]	@ (8008690 <USBD_SetConfig+0x118>)
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	461a      	mov	r2, r3
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008648:	4b11      	ldr	r3, [pc, #68]	@ (8008690 <USBD_SetConfig+0x118>)
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	4619      	mov	r1, r3
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f7ff f9a7 	bl	80079a2 <USBD_SetClassConfig>
 8008654:	4603      	mov	r3, r0
 8008656:	2b02      	cmp	r3, #2
 8008658:	d104      	bne.n	8008664 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800865a:	6839      	ldr	r1, [r7, #0]
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 f8ef 	bl	8008840 <USBD_CtlError>
            return;
 8008662:	e012      	b.n	800868a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 f9b3 	bl	80089d0 <USBD_CtlSendStatus>
        break;
 800866a:	e00e      	b.n	800868a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 f9af 	bl	80089d0 <USBD_CtlSendStatus>
        break;
 8008672:	e00a      	b.n	800868a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008674:	6839      	ldr	r1, [r7, #0]
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f000 f8e2 	bl	8008840 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800867c:	4b04      	ldr	r3, [pc, #16]	@ (8008690 <USBD_SetConfig+0x118>)
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	4619      	mov	r1, r3
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f7ff f9ac 	bl	80079e0 <USBD_ClrClassConfig>
        break;
 8008688:	bf00      	nop
    }
  }
}
 800868a:	3708      	adds	r7, #8
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}
 8008690:	200003a4 	.word	0x200003a4

08008694 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	88db      	ldrh	r3, [r3, #6]
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d004      	beq.n	80086b0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80086a6:	6839      	ldr	r1, [r7, #0]
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 f8c9 	bl	8008840 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80086ae:	e022      	b.n	80086f6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	dc02      	bgt.n	80086c0 <USBD_GetConfig+0x2c>
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	dc03      	bgt.n	80086c6 <USBD_GetConfig+0x32>
 80086be:	e015      	b.n	80086ec <USBD_GetConfig+0x58>
 80086c0:	2b03      	cmp	r3, #3
 80086c2:	d00b      	beq.n	80086dc <USBD_GetConfig+0x48>
 80086c4:	e012      	b.n	80086ec <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	3308      	adds	r3, #8
 80086d0:	2201      	movs	r2, #1
 80086d2:	4619      	mov	r1, r3
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 f91d 	bl	8008914 <USBD_CtlSendData>
        break;
 80086da:	e00c      	b.n	80086f6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	3304      	adds	r3, #4
 80086e0:	2201      	movs	r2, #1
 80086e2:	4619      	mov	r1, r3
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 f915 	bl	8008914 <USBD_CtlSendData>
        break;
 80086ea:	e004      	b.n	80086f6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80086ec:	6839      	ldr	r1, [r7, #0]
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 f8a6 	bl	8008840 <USBD_CtlError>
        break;
 80086f4:	bf00      	nop
}
 80086f6:	bf00      	nop
 80086f8:	3708      	adds	r7, #8
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b082      	sub	sp, #8
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
 8008706:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800870e:	3b01      	subs	r3, #1
 8008710:	2b02      	cmp	r3, #2
 8008712:	d81e      	bhi.n	8008752 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	88db      	ldrh	r3, [r3, #6]
 8008718:	2b02      	cmp	r3, #2
 800871a:	d004      	beq.n	8008726 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800871c:	6839      	ldr	r1, [r7, #0]
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 f88e 	bl	8008840 <USBD_CtlError>
        break;
 8008724:	e01a      	b.n	800875c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2201      	movs	r2, #1
 800872a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008732:	2b00      	cmp	r3, #0
 8008734:	d005      	beq.n	8008742 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	68db      	ldr	r3, [r3, #12]
 800873a:	f043 0202 	orr.w	r2, r3, #2
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	330c      	adds	r3, #12
 8008746:	2202      	movs	r2, #2
 8008748:	4619      	mov	r1, r3
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f000 f8e2 	bl	8008914 <USBD_CtlSendData>
      break;
 8008750:	e004      	b.n	800875c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008752:	6839      	ldr	r1, [r7, #0]
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f000 f873 	bl	8008840 <USBD_CtlError>
      break;
 800875a:	bf00      	nop
  }
}
 800875c:	bf00      	nop
 800875e:	3708      	adds	r7, #8
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}

08008764 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b082      	sub	sp, #8
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	885b      	ldrh	r3, [r3, #2]
 8008772:	2b01      	cmp	r3, #1
 8008774:	d106      	bne.n	8008784 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2201      	movs	r2, #1
 800877a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 f926 	bl	80089d0 <USBD_CtlSendStatus>
  }
}
 8008784:	bf00      	nop
 8008786:	3708      	adds	r7, #8
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800879c:	3b01      	subs	r3, #1
 800879e:	2b02      	cmp	r3, #2
 80087a0:	d80b      	bhi.n	80087ba <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	885b      	ldrh	r3, [r3, #2]
 80087a6:	2b01      	cmp	r3, #1
 80087a8:	d10c      	bne.n	80087c4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 f90c 	bl	80089d0 <USBD_CtlSendStatus>
      }
      break;
 80087b8:	e004      	b.n	80087c4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80087ba:	6839      	ldr	r1, [r7, #0]
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 f83f 	bl	8008840 <USBD_CtlError>
      break;
 80087c2:	e000      	b.n	80087c6 <USBD_ClrFeature+0x3a>
      break;
 80087c4:	bf00      	nop
  }
}
 80087c6:	bf00      	nop
 80087c8:	3708      	adds	r7, #8
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}

080087ce <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80087ce:	b480      	push	{r7}
 80087d0:	b083      	sub	sp, #12
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	6078      	str	r0, [r7, #4]
 80087d6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	781a      	ldrb	r2, [r3, #0]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	785a      	ldrb	r2, [r3, #1]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	3302      	adds	r3, #2
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	461a      	mov	r2, r3
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	3303      	adds	r3, #3
 80087f4:	781b      	ldrb	r3, [r3, #0]
 80087f6:	021b      	lsls	r3, r3, #8
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	4413      	add	r3, r2
 80087fc:	b29a      	uxth	r2, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	3304      	adds	r3, #4
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	461a      	mov	r2, r3
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	3305      	adds	r3, #5
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	021b      	lsls	r3, r3, #8
 8008812:	b29b      	uxth	r3, r3
 8008814:	4413      	add	r3, r2
 8008816:	b29a      	uxth	r2, r3
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	3306      	adds	r3, #6
 8008820:	781b      	ldrb	r3, [r3, #0]
 8008822:	461a      	mov	r2, r3
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	3307      	adds	r3, #7
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	021b      	lsls	r3, r3, #8
 800882c:	b29b      	uxth	r3, r3
 800882e:	4413      	add	r3, r2
 8008830:	b29a      	uxth	r2, r3
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	80da      	strh	r2, [r3, #6]

}
 8008836:	bf00      	nop
 8008838:	370c      	adds	r7, #12
 800883a:	46bd      	mov	sp, r7
 800883c:	bc80      	pop	{r7}
 800883e:	4770      	bx	lr

08008840 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b082      	sub	sp, #8
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800884a:	2180      	movs	r1, #128	@ 0x80
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f000 fc65 	bl	800911c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008852:	2100      	movs	r1, #0
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 fc61 	bl	800911c <USBD_LL_StallEP>
}
 800885a:	bf00      	nop
 800885c:	3708      	adds	r7, #8
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}

08008862 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008862:	b580      	push	{r7, lr}
 8008864:	b086      	sub	sp, #24
 8008866:	af00      	add	r7, sp, #0
 8008868:	60f8      	str	r0, [r7, #12]
 800886a:	60b9      	str	r1, [r7, #8]
 800886c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800886e:	2300      	movs	r3, #0
 8008870:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d032      	beq.n	80088de <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008878:	68f8      	ldr	r0, [r7, #12]
 800887a:	f000 f834 	bl	80088e6 <USBD_GetLen>
 800887e:	4603      	mov	r3, r0
 8008880:	3301      	adds	r3, #1
 8008882:	b29b      	uxth	r3, r3
 8008884:	005b      	lsls	r3, r3, #1
 8008886:	b29a      	uxth	r2, r3
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800888c:	7dfb      	ldrb	r3, [r7, #23]
 800888e:	1c5a      	adds	r2, r3, #1
 8008890:	75fa      	strb	r2, [r7, #23]
 8008892:	461a      	mov	r2, r3
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	4413      	add	r3, r2
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	7812      	ldrb	r2, [r2, #0]
 800889c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800889e:	7dfb      	ldrb	r3, [r7, #23]
 80088a0:	1c5a      	adds	r2, r3, #1
 80088a2:	75fa      	strb	r2, [r7, #23]
 80088a4:	461a      	mov	r2, r3
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	4413      	add	r3, r2
 80088aa:	2203      	movs	r2, #3
 80088ac:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80088ae:	e012      	b.n	80088d6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	1c5a      	adds	r2, r3, #1
 80088b4:	60fa      	str	r2, [r7, #12]
 80088b6:	7dfa      	ldrb	r2, [r7, #23]
 80088b8:	1c51      	adds	r1, r2, #1
 80088ba:	75f9      	strb	r1, [r7, #23]
 80088bc:	4611      	mov	r1, r2
 80088be:	68ba      	ldr	r2, [r7, #8]
 80088c0:	440a      	add	r2, r1
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80088c6:	7dfb      	ldrb	r3, [r7, #23]
 80088c8:	1c5a      	adds	r2, r3, #1
 80088ca:	75fa      	strb	r2, [r7, #23]
 80088cc:	461a      	mov	r2, r3
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	4413      	add	r3, r2
 80088d2:	2200      	movs	r2, #0
 80088d4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1e8      	bne.n	80088b0 <USBD_GetString+0x4e>
    }
  }
}
 80088de:	bf00      	nop
 80088e0:	3718      	adds	r7, #24
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80088e6:	b480      	push	{r7}
 80088e8:	b085      	sub	sp, #20
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80088ee:	2300      	movs	r3, #0
 80088f0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80088f2:	e005      	b.n	8008900 <USBD_GetLen+0x1a>
  {
    len++;
 80088f4:	7bfb      	ldrb	r3, [r7, #15]
 80088f6:	3301      	adds	r3, #1
 80088f8:	73fb      	strb	r3, [r7, #15]
    buf++;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	3301      	adds	r3, #1
 80088fe:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1f5      	bne.n	80088f4 <USBD_GetLen+0xe>
  }

  return len;
 8008908:	7bfb      	ldrb	r3, [r7, #15]
}
 800890a:	4618      	mov	r0, r3
 800890c:	3714      	adds	r7, #20
 800890e:	46bd      	mov	sp, r7
 8008910:	bc80      	pop	{r7}
 8008912:	4770      	bx	lr

08008914 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b084      	sub	sp, #16
 8008918:	af00      	add	r7, sp, #0
 800891a:	60f8      	str	r0, [r7, #12]
 800891c:	60b9      	str	r1, [r7, #8]
 800891e:	4613      	mov	r3, r2
 8008920:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2202      	movs	r2, #2
 8008926:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800892a:	88fa      	ldrh	r2, [r7, #6]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008930:	88fa      	ldrh	r2, [r7, #6]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008936:	88fb      	ldrh	r3, [r7, #6]
 8008938:	68ba      	ldr	r2, [r7, #8]
 800893a:	2100      	movs	r1, #0
 800893c:	68f8      	ldr	r0, [r7, #12]
 800893e:	f000 fc75 	bl	800922c <USBD_LL_Transmit>

  return USBD_OK;
 8008942:	2300      	movs	r3, #0
}
 8008944:	4618      	mov	r0, r3
 8008946:	3710      	adds	r7, #16
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}

0800894c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b084      	sub	sp, #16
 8008950:	af00      	add	r7, sp, #0
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	4613      	mov	r3, r2
 8008958:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800895a:	88fb      	ldrh	r3, [r7, #6]
 800895c:	68ba      	ldr	r2, [r7, #8]
 800895e:	2100      	movs	r1, #0
 8008960:	68f8      	ldr	r0, [r7, #12]
 8008962:	f000 fc63 	bl	800922c <USBD_LL_Transmit>

  return USBD_OK;
 8008966:	2300      	movs	r3, #0
}
 8008968:	4618      	mov	r0, r3
 800896a:	3710      	adds	r7, #16
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}

08008970 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b084      	sub	sp, #16
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	4613      	mov	r3, r2
 800897c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2203      	movs	r2, #3
 8008982:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008986:	88fa      	ldrh	r2, [r7, #6]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800898e:	88fa      	ldrh	r2, [r7, #6]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008996:	88fb      	ldrh	r3, [r7, #6]
 8008998:	68ba      	ldr	r2, [r7, #8]
 800899a:	2100      	movs	r1, #0
 800899c:	68f8      	ldr	r0, [r7, #12]
 800899e:	f000 fc68 	bl	8009272 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80089a2:	2300      	movs	r3, #0
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3710      	adds	r7, #16
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}

080089ac <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b084      	sub	sp, #16
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	60f8      	str	r0, [r7, #12]
 80089b4:	60b9      	str	r1, [r7, #8]
 80089b6:	4613      	mov	r3, r2
 80089b8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80089ba:	88fb      	ldrh	r3, [r7, #6]
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	2100      	movs	r1, #0
 80089c0:	68f8      	ldr	r0, [r7, #12]
 80089c2:	f000 fc56 	bl	8009272 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3710      	adds	r7, #16
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b082      	sub	sp, #8
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2204      	movs	r2, #4
 80089dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80089e0:	2300      	movs	r3, #0
 80089e2:	2200      	movs	r2, #0
 80089e4:	2100      	movs	r1, #0
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 fc20 	bl	800922c <USBD_LL_Transmit>

  return USBD_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3708      	adds	r7, #8
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80089f6:	b580      	push	{r7, lr}
 80089f8:	b082      	sub	sp, #8
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2205      	movs	r2, #5
 8008a02:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008a06:	2300      	movs	r3, #0
 8008a08:	2200      	movs	r2, #0
 8008a0a:	2100      	movs	r1, #0
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f000 fc30 	bl	8009272 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008a12:	2300      	movs	r3, #0
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3708      	adds	r7, #8
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}

08008a1c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008a20:	2200      	movs	r2, #0
 8008a22:	4912      	ldr	r1, [pc, #72]	@ (8008a6c <MX_USB_DEVICE_Init+0x50>)
 8008a24:	4812      	ldr	r0, [pc, #72]	@ (8008a70 <MX_USB_DEVICE_Init+0x54>)
 8008a26:	f7fe ff62 	bl	80078ee <USBD_Init>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d001      	beq.n	8008a34 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008a30:	f7f7 fe26 	bl	8000680 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008a34:	490f      	ldr	r1, [pc, #60]	@ (8008a74 <MX_USB_DEVICE_Init+0x58>)
 8008a36:	480e      	ldr	r0, [pc, #56]	@ (8008a70 <MX_USB_DEVICE_Init+0x54>)
 8008a38:	f7fe ff84 	bl	8007944 <USBD_RegisterClass>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d001      	beq.n	8008a46 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008a42:	f7f7 fe1d 	bl	8000680 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008a46:	490c      	ldr	r1, [pc, #48]	@ (8008a78 <MX_USB_DEVICE_Init+0x5c>)
 8008a48:	4809      	ldr	r0, [pc, #36]	@ (8008a70 <MX_USB_DEVICE_Init+0x54>)
 8008a4a:	f7fe feb5 	bl	80077b8 <USBD_CDC_RegisterInterface>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d001      	beq.n	8008a58 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008a54:	f7f7 fe14 	bl	8000680 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008a58:	4805      	ldr	r0, [pc, #20]	@ (8008a70 <MX_USB_DEVICE_Init+0x54>)
 8008a5a:	f7fe ff8c 	bl	8007976 <USBD_Start>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d001      	beq.n	8008a68 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008a64:	f7f7 fe0c 	bl	8000680 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008a68:	bf00      	nop
 8008a6a:	bd80      	pop	{r7, pc}
 8008a6c:	20000150 	.word	0x20000150
 8008a70:	200003a8 	.word	0x200003a8
 8008a74:	2000003c 	.word	0x2000003c
 8008a78:	20000140 	.word	0x20000140

08008a7c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008a80:	2200      	movs	r2, #0
 8008a82:	4905      	ldr	r1, [pc, #20]	@ (8008a98 <CDC_Init_FS+0x1c>)
 8008a84:	4805      	ldr	r0, [pc, #20]	@ (8008a9c <CDC_Init_FS+0x20>)
 8008a86:	f7fe fead 	bl	80077e4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008a8a:	4905      	ldr	r1, [pc, #20]	@ (8008aa0 <CDC_Init_FS+0x24>)
 8008a8c:	4803      	ldr	r0, [pc, #12]	@ (8008a9c <CDC_Init_FS+0x20>)
 8008a8e:	f7fe fec2 	bl	8007816 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008a92:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	bd80      	pop	{r7, pc}
 8008a98:	20000a6c 	.word	0x20000a6c
 8008a9c:	200003a8 	.word	0x200003a8
 8008aa0:	2000066c 	.word	0x2000066c

08008aa4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008aa8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bc80      	pop	{r7}
 8008ab0:	4770      	bx	lr
	...

08008ab4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	4603      	mov	r3, r0
 8008abc:	6039      	str	r1, [r7, #0]
 8008abe:	71fb      	strb	r3, [r7, #7]
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008ac4:	79fb      	ldrb	r3, [r7, #7]
 8008ac6:	2b23      	cmp	r3, #35	@ 0x23
 8008ac8:	d84a      	bhi.n	8008b60 <CDC_Control_FS+0xac>
 8008aca:	a201      	add	r2, pc, #4	@ (adr r2, 8008ad0 <CDC_Control_FS+0x1c>)
 8008acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad0:	08008b61 	.word	0x08008b61
 8008ad4:	08008b61 	.word	0x08008b61
 8008ad8:	08008b61 	.word	0x08008b61
 8008adc:	08008b61 	.word	0x08008b61
 8008ae0:	08008b61 	.word	0x08008b61
 8008ae4:	08008b61 	.word	0x08008b61
 8008ae8:	08008b61 	.word	0x08008b61
 8008aec:	08008b61 	.word	0x08008b61
 8008af0:	08008b61 	.word	0x08008b61
 8008af4:	08008b61 	.word	0x08008b61
 8008af8:	08008b61 	.word	0x08008b61
 8008afc:	08008b61 	.word	0x08008b61
 8008b00:	08008b61 	.word	0x08008b61
 8008b04:	08008b61 	.word	0x08008b61
 8008b08:	08008b61 	.word	0x08008b61
 8008b0c:	08008b61 	.word	0x08008b61
 8008b10:	08008b61 	.word	0x08008b61
 8008b14:	08008b61 	.word	0x08008b61
 8008b18:	08008b61 	.word	0x08008b61
 8008b1c:	08008b61 	.word	0x08008b61
 8008b20:	08008b61 	.word	0x08008b61
 8008b24:	08008b61 	.word	0x08008b61
 8008b28:	08008b61 	.word	0x08008b61
 8008b2c:	08008b61 	.word	0x08008b61
 8008b30:	08008b61 	.word	0x08008b61
 8008b34:	08008b61 	.word	0x08008b61
 8008b38:	08008b61 	.word	0x08008b61
 8008b3c:	08008b61 	.word	0x08008b61
 8008b40:	08008b61 	.word	0x08008b61
 8008b44:	08008b61 	.word	0x08008b61
 8008b48:	08008b61 	.word	0x08008b61
 8008b4c:	08008b61 	.word	0x08008b61
 8008b50:	08008b61 	.word	0x08008b61
 8008b54:	08008b61 	.word	0x08008b61
 8008b58:	08008b61 	.word	0x08008b61
 8008b5c:	08008b61 	.word	0x08008b61
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008b60:	bf00      	nop
  }

  return (USBD_OK);
 8008b62:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	370c      	adds	r7, #12
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bc80      	pop	{r7}
 8008b6c:	4770      	bx	lr
 8008b6e:	bf00      	nop

08008b70 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */


  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008b7a:	6879      	ldr	r1, [r7, #4]
 8008b7c:	480c      	ldr	r0, [pc, #48]	@ (8008bb0 <CDC_Receive_FS+0x40>)
 8008b7e:	f7fe fe4a 	bl	8007816 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008b82:	480b      	ldr	r0, [pc, #44]	@ (8008bb0 <CDC_Receive_FS+0x40>)
 8008b84:	f7fe fe89 	bl	800789a <USBD_CDC_ReceivePacket>

  memcpy(command, Buf, *Len);
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	461a      	mov	r2, r3
 8008b8e:	6879      	ldr	r1, [r7, #4]
 8008b90:	4808      	ldr	r0, [pc, #32]	@ (8008bb4 <CDC_Receive_FS+0x44>)
 8008b92:	f000 fc57 	bl	8009444 <memcpy>
  RxLen = strlen(command);
 8008b96:	4807      	ldr	r0, [pc, #28]	@ (8008bb4 <CDC_Receive_FS+0x44>)
 8008b98:	f7f7 fad8 	bl	800014c <strlen>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	b2da      	uxtb	r2, r3
 8008ba0:	4b05      	ldr	r3, [pc, #20]	@ (8008bb8 <CDC_Receive_FS+0x48>)
 8008ba2:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
 8008ba4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3708      	adds	r7, #8
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	200003a8 	.word	0x200003a8
 8008bb4:	20000314 	.word	0x20000314
 8008bb8:	20000394 	.word	0x20000394

08008bbc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b084      	sub	sp, #16
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8008c04 <CDC_Transmit_FS+0x48>)
 8008bce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bd2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d001      	beq.n	8008be2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008bde:	2301      	movs	r3, #1
 8008be0:	e00b      	b.n	8008bfa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008be2:	887b      	ldrh	r3, [r7, #2]
 8008be4:	461a      	mov	r2, r3
 8008be6:	6879      	ldr	r1, [r7, #4]
 8008be8:	4806      	ldr	r0, [pc, #24]	@ (8008c04 <CDC_Transmit_FS+0x48>)
 8008bea:	f7fe fdfb 	bl	80077e4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008bee:	4805      	ldr	r0, [pc, #20]	@ (8008c04 <CDC_Transmit_FS+0x48>)
 8008bf0:	f7fe fe24 	bl	800783c <USBD_CDC_TransmitPacket>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3710      	adds	r7, #16
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
 8008c02:	bf00      	nop
 8008c04:	200003a8 	.word	0x200003a8

08008c08 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b083      	sub	sp, #12
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	4603      	mov	r3, r0
 8008c10:	6039      	str	r1, [r7, #0]
 8008c12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	2212      	movs	r2, #18
 8008c18:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008c1a:	4b03      	ldr	r3, [pc, #12]	@ (8008c28 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	370c      	adds	r7, #12
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bc80      	pop	{r7}
 8008c24:	4770      	bx	lr
 8008c26:	bf00      	nop
 8008c28:	2000016c 	.word	0x2000016c

08008c2c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	4603      	mov	r3, r0
 8008c34:	6039      	str	r1, [r7, #0]
 8008c36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	2204      	movs	r2, #4
 8008c3c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008c3e:	4b03      	ldr	r3, [pc, #12]	@ (8008c4c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bc80      	pop	{r7}
 8008c48:	4770      	bx	lr
 8008c4a:	bf00      	nop
 8008c4c:	20000180 	.word	0x20000180

08008c50 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	4603      	mov	r3, r0
 8008c58:	6039      	str	r1, [r7, #0]
 8008c5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008c5c:	79fb      	ldrb	r3, [r7, #7]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d105      	bne.n	8008c6e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008c62:	683a      	ldr	r2, [r7, #0]
 8008c64:	4907      	ldr	r1, [pc, #28]	@ (8008c84 <USBD_FS_ProductStrDescriptor+0x34>)
 8008c66:	4808      	ldr	r0, [pc, #32]	@ (8008c88 <USBD_FS_ProductStrDescriptor+0x38>)
 8008c68:	f7ff fdfb 	bl	8008862 <USBD_GetString>
 8008c6c:	e004      	b.n	8008c78 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008c6e:	683a      	ldr	r2, [r7, #0]
 8008c70:	4904      	ldr	r1, [pc, #16]	@ (8008c84 <USBD_FS_ProductStrDescriptor+0x34>)
 8008c72:	4805      	ldr	r0, [pc, #20]	@ (8008c88 <USBD_FS_ProductStrDescriptor+0x38>)
 8008c74:	f7ff fdf5 	bl	8008862 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008c78:	4b02      	ldr	r3, [pc, #8]	@ (8008c84 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3708      	adds	r7, #8
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}
 8008c82:	bf00      	nop
 8008c84:	20000e6c 	.word	0x20000e6c
 8008c88:	08009d70 	.word	0x08009d70

08008c8c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b082      	sub	sp, #8
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	4603      	mov	r3, r0
 8008c94:	6039      	str	r1, [r7, #0]
 8008c96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008c98:	683a      	ldr	r2, [r7, #0]
 8008c9a:	4904      	ldr	r1, [pc, #16]	@ (8008cac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008c9c:	4804      	ldr	r0, [pc, #16]	@ (8008cb0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008c9e:	f7ff fde0 	bl	8008862 <USBD_GetString>
  return USBD_StrDesc;
 8008ca2:	4b02      	ldr	r3, [pc, #8]	@ (8008cac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3708      	adds	r7, #8
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}
 8008cac:	20000e6c 	.word	0x20000e6c
 8008cb0:	08009d88 	.word	0x08009d88

08008cb4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b082      	sub	sp, #8
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	4603      	mov	r3, r0
 8008cbc:	6039      	str	r1, [r7, #0]
 8008cbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	221a      	movs	r2, #26
 8008cc4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008cc6:	f000 f843 	bl	8008d50 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008cca:	4b02      	ldr	r3, [pc, #8]	@ (8008cd4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3708      	adds	r7, #8
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}
 8008cd4:	20000184 	.word	0x20000184

08008cd8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	4603      	mov	r3, r0
 8008ce0:	6039      	str	r1, [r7, #0]
 8008ce2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008ce4:	79fb      	ldrb	r3, [r7, #7]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d105      	bne.n	8008cf6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008cea:	683a      	ldr	r2, [r7, #0]
 8008cec:	4907      	ldr	r1, [pc, #28]	@ (8008d0c <USBD_FS_ConfigStrDescriptor+0x34>)
 8008cee:	4808      	ldr	r0, [pc, #32]	@ (8008d10 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008cf0:	f7ff fdb7 	bl	8008862 <USBD_GetString>
 8008cf4:	e004      	b.n	8008d00 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008cf6:	683a      	ldr	r2, [r7, #0]
 8008cf8:	4904      	ldr	r1, [pc, #16]	@ (8008d0c <USBD_FS_ConfigStrDescriptor+0x34>)
 8008cfa:	4805      	ldr	r0, [pc, #20]	@ (8008d10 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008cfc:	f7ff fdb1 	bl	8008862 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d00:	4b02      	ldr	r3, [pc, #8]	@ (8008d0c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3708      	adds	r7, #8
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	20000e6c 	.word	0x20000e6c
 8008d10:	08009d9c 	.word	0x08009d9c

08008d14 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	6039      	str	r1, [r7, #0]
 8008d1e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008d20:	79fb      	ldrb	r3, [r7, #7]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d105      	bne.n	8008d32 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d26:	683a      	ldr	r2, [r7, #0]
 8008d28:	4907      	ldr	r1, [pc, #28]	@ (8008d48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008d2a:	4808      	ldr	r0, [pc, #32]	@ (8008d4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008d2c:	f7ff fd99 	bl	8008862 <USBD_GetString>
 8008d30:	e004      	b.n	8008d3c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d32:	683a      	ldr	r2, [r7, #0]
 8008d34:	4904      	ldr	r1, [pc, #16]	@ (8008d48 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008d36:	4805      	ldr	r0, [pc, #20]	@ (8008d4c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008d38:	f7ff fd93 	bl	8008862 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d3c:	4b02      	ldr	r3, [pc, #8]	@ (8008d48 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3708      	adds	r7, #8
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}
 8008d46:	bf00      	nop
 8008d48:	20000e6c 	.word	0x20000e6c
 8008d4c:	08009da8 	.word	0x08009da8

08008d50 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008d56:	4b0f      	ldr	r3, [pc, #60]	@ (8008d94 <Get_SerialNum+0x44>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8008d98 <Get_SerialNum+0x48>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008d62:	4b0e      	ldr	r3, [pc, #56]	@ (8008d9c <Get_SerialNum+0x4c>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d009      	beq.n	8008d8a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008d76:	2208      	movs	r2, #8
 8008d78:	4909      	ldr	r1, [pc, #36]	@ (8008da0 <Get_SerialNum+0x50>)
 8008d7a:	68f8      	ldr	r0, [r7, #12]
 8008d7c:	f000 f814 	bl	8008da8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008d80:	2204      	movs	r2, #4
 8008d82:	4908      	ldr	r1, [pc, #32]	@ (8008da4 <Get_SerialNum+0x54>)
 8008d84:	68b8      	ldr	r0, [r7, #8]
 8008d86:	f000 f80f 	bl	8008da8 <IntToUnicode>
  }
}
 8008d8a:	bf00      	nop
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}
 8008d92:	bf00      	nop
 8008d94:	1ffff7e8 	.word	0x1ffff7e8
 8008d98:	1ffff7ec 	.word	0x1ffff7ec
 8008d9c:	1ffff7f0 	.word	0x1ffff7f0
 8008da0:	20000186 	.word	0x20000186
 8008da4:	20000196 	.word	0x20000196

08008da8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b087      	sub	sp, #28
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	4613      	mov	r3, r2
 8008db4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008db6:	2300      	movs	r3, #0
 8008db8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008dba:	2300      	movs	r3, #0
 8008dbc:	75fb      	strb	r3, [r7, #23]
 8008dbe:	e027      	b.n	8008e10 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	0f1b      	lsrs	r3, r3, #28
 8008dc4:	2b09      	cmp	r3, #9
 8008dc6:	d80b      	bhi.n	8008de0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	0f1b      	lsrs	r3, r3, #28
 8008dcc:	b2da      	uxtb	r2, r3
 8008dce:	7dfb      	ldrb	r3, [r7, #23]
 8008dd0:	005b      	lsls	r3, r3, #1
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	440b      	add	r3, r1
 8008dd8:	3230      	adds	r2, #48	@ 0x30
 8008dda:	b2d2      	uxtb	r2, r2
 8008ddc:	701a      	strb	r2, [r3, #0]
 8008dde:	e00a      	b.n	8008df6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	0f1b      	lsrs	r3, r3, #28
 8008de4:	b2da      	uxtb	r2, r3
 8008de6:	7dfb      	ldrb	r3, [r7, #23]
 8008de8:	005b      	lsls	r3, r3, #1
 8008dea:	4619      	mov	r1, r3
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	440b      	add	r3, r1
 8008df0:	3237      	adds	r2, #55	@ 0x37
 8008df2:	b2d2      	uxtb	r2, r2
 8008df4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	011b      	lsls	r3, r3, #4
 8008dfa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008dfc:	7dfb      	ldrb	r3, [r7, #23]
 8008dfe:	005b      	lsls	r3, r3, #1
 8008e00:	3301      	adds	r3, #1
 8008e02:	68ba      	ldr	r2, [r7, #8]
 8008e04:	4413      	add	r3, r2
 8008e06:	2200      	movs	r2, #0
 8008e08:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008e0a:	7dfb      	ldrb	r3, [r7, #23]
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	75fb      	strb	r3, [r7, #23]
 8008e10:	7dfa      	ldrb	r2, [r7, #23]
 8008e12:	79fb      	ldrb	r3, [r7, #7]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d3d3      	bcc.n	8008dc0 <IntToUnicode+0x18>
  }
}
 8008e18:	bf00      	nop
 8008e1a:	bf00      	nop
 8008e1c:	371c      	adds	r7, #28
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bc80      	pop	{r7}
 8008e22:	4770      	bx	lr

08008e24 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a0d      	ldr	r2, [pc, #52]	@ (8008e68 <HAL_PCD_MspInit+0x44>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d113      	bne.n	8008e5e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008e36:	4b0d      	ldr	r3, [pc, #52]	@ (8008e6c <HAL_PCD_MspInit+0x48>)
 8008e38:	69db      	ldr	r3, [r3, #28]
 8008e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8008e6c <HAL_PCD_MspInit+0x48>)
 8008e3c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008e40:	61d3      	str	r3, [r2, #28]
 8008e42:	4b0a      	ldr	r3, [pc, #40]	@ (8008e6c <HAL_PCD_MspInit+0x48>)
 8008e44:	69db      	ldr	r3, [r3, #28]
 8008e46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e4a:	60fb      	str	r3, [r7, #12]
 8008e4c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008e4e:	2200      	movs	r2, #0
 8008e50:	2100      	movs	r1, #0
 8008e52:	2014      	movs	r0, #20
 8008e54:	f7f8 fb8d 	bl	8001572 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008e58:	2014      	movs	r0, #20
 8008e5a:	f7f8 fba6 	bl	80015aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008e5e:	bf00      	nop
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	40005c00 	.word	0x40005c00
 8008e6c:	40021000 	.word	0x40021000

08008e70 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b082      	sub	sp, #8
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8008e84:	4619      	mov	r1, r3
 8008e86:	4610      	mov	r0, r2
 8008e88:	f7fe fdbd 	bl	8007a06 <USBD_LL_SetupStage>
}
 8008e8c:	bf00      	nop
 8008e8e:	3708      	adds	r7, #8
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}

08008e94 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b082      	sub	sp, #8
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8008ea6:	78fa      	ldrb	r2, [r7, #3]
 8008ea8:	6879      	ldr	r1, [r7, #4]
 8008eaa:	4613      	mov	r3, r2
 8008eac:	009b      	lsls	r3, r3, #2
 8008eae:	4413      	add	r3, r2
 8008eb0:	00db      	lsls	r3, r3, #3
 8008eb2:	440b      	add	r3, r1
 8008eb4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	78fb      	ldrb	r3, [r7, #3]
 8008ebc:	4619      	mov	r1, r3
 8008ebe:	f7fe fdef 	bl	8007aa0 <USBD_LL_DataOutStage>
}
 8008ec2:	bf00      	nop
 8008ec4:	3708      	adds	r7, #8
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}

08008eca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008eca:	b580      	push	{r7, lr}
 8008ecc:	b082      	sub	sp, #8
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	6078      	str	r0, [r7, #4]
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8008edc:	78fa      	ldrb	r2, [r7, #3]
 8008ede:	6879      	ldr	r1, [r7, #4]
 8008ee0:	4613      	mov	r3, r2
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	4413      	add	r3, r2
 8008ee6:	00db      	lsls	r3, r3, #3
 8008ee8:	440b      	add	r3, r1
 8008eea:	3324      	adds	r3, #36	@ 0x24
 8008eec:	681a      	ldr	r2, [r3, #0]
 8008eee:	78fb      	ldrb	r3, [r7, #3]
 8008ef0:	4619      	mov	r1, r3
 8008ef2:	f7fe fe46 	bl	8007b82 <USBD_LL_DataInStage>
}
 8008ef6:	bf00      	nop
 8008ef8:	3708      	adds	r7, #8
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}

08008efe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008efe:	b580      	push	{r7, lr}
 8008f00:	b082      	sub	sp, #8
 8008f02:	af00      	add	r7, sp, #0
 8008f04:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f7fe ff56 	bl	8007dbe <USBD_LL_SOF>
}
 8008f12:	bf00      	nop
 8008f14:	3708      	adds	r7, #8
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}

08008f1a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f1a:	b580      	push	{r7, lr}
 8008f1c:	b084      	sub	sp, #16
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008f22:	2301      	movs	r3, #1
 8008f24:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	799b      	ldrb	r3, [r3, #6]
 8008f2a:	2b02      	cmp	r3, #2
 8008f2c:	d001      	beq.n	8008f32 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008f2e:	f7f7 fba7 	bl	8000680 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f38:	7bfa      	ldrb	r2, [r7, #15]
 8008f3a:	4611      	mov	r1, r2
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f7fe ff06 	bl	8007d4e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f7fe febf 	bl	8007ccc <USBD_LL_Reset>
}
 8008f4e:	bf00      	nop
 8008f50:	3710      	adds	r7, #16
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}
	...

08008f58 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b082      	sub	sp, #8
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7fe ff00 	bl	8007d6c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	7a9b      	ldrb	r3, [r3, #10]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d005      	beq.n	8008f80 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008f74:	4b04      	ldr	r3, [pc, #16]	@ (8008f88 <HAL_PCD_SuspendCallback+0x30>)
 8008f76:	691b      	ldr	r3, [r3, #16]
 8008f78:	4a03      	ldr	r2, [pc, #12]	@ (8008f88 <HAL_PCD_SuspendCallback+0x30>)
 8008f7a:	f043 0306 	orr.w	r3, r3, #6
 8008f7e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008f80:	bf00      	nop
 8008f82:	3708      	adds	r7, #8
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}
 8008f88:	e000ed00 	.word	0xe000ed00

08008f8c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b082      	sub	sp, #8
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f7fe fefa 	bl	8007d94 <USBD_LL_Resume>
}
 8008fa0:	bf00      	nop
 8008fa2:	3708      	adds	r7, #8
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}

08008fa8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008fb0:	4a28      	ldr	r2, [pc, #160]	@ (8009054 <USBD_LL_Init+0xac>)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	4a26      	ldr	r2, [pc, #152]	@ (8009054 <USBD_LL_Init+0xac>)
 8008fbc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008fc0:	4b24      	ldr	r3, [pc, #144]	@ (8009054 <USBD_LL_Init+0xac>)
 8008fc2:	4a25      	ldr	r2, [pc, #148]	@ (8009058 <USBD_LL_Init+0xb0>)
 8008fc4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008fc6:	4b23      	ldr	r3, [pc, #140]	@ (8009054 <USBD_LL_Init+0xac>)
 8008fc8:	2208      	movs	r2, #8
 8008fca:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008fcc:	4b21      	ldr	r3, [pc, #132]	@ (8009054 <USBD_LL_Init+0xac>)
 8008fce:	2202      	movs	r2, #2
 8008fd0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008fd2:	4b20      	ldr	r3, [pc, #128]	@ (8009054 <USBD_LL_Init+0xac>)
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8008fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8009054 <USBD_LL_Init+0xac>)
 8008fda:	2200      	movs	r2, #0
 8008fdc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008fde:	4b1d      	ldr	r3, [pc, #116]	@ (8009054 <USBD_LL_Init+0xac>)
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008fe4:	481b      	ldr	r0, [pc, #108]	@ (8009054 <USBD_LL_Init+0xac>)
 8008fe6:	f7f8 fec1 	bl	8001d6c <HAL_PCD_Init>
 8008fea:	4603      	mov	r3, r0
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d001      	beq.n	8008ff4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008ff0:	f7f7 fb46 	bl	8000680 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008ffa:	2318      	movs	r3, #24
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	2100      	movs	r1, #0
 8009000:	f7fa fbd2 	bl	80037a8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800900a:	2358      	movs	r3, #88	@ 0x58
 800900c:	2200      	movs	r2, #0
 800900e:	2180      	movs	r1, #128	@ 0x80
 8009010:	f7fa fbca 	bl	80037a8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800901a:	23c0      	movs	r3, #192	@ 0xc0
 800901c:	2200      	movs	r2, #0
 800901e:	2181      	movs	r1, #129	@ 0x81
 8009020:	f7fa fbc2 	bl	80037a8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800902a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800902e:	2200      	movs	r2, #0
 8009030:	2101      	movs	r1, #1
 8009032:	f7fa fbb9 	bl	80037a8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800903c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009040:	2200      	movs	r2, #0
 8009042:	2182      	movs	r1, #130	@ 0x82
 8009044:	f7fa fbb0 	bl	80037a8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009048:	2300      	movs	r3, #0
}
 800904a:	4618      	mov	r0, r3
 800904c:	3708      	adds	r7, #8
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}
 8009052:	bf00      	nop
 8009054:	2000106c 	.word	0x2000106c
 8009058:	40005c00 	.word	0x40005c00

0800905c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b084      	sub	sp, #16
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009064:	2300      	movs	r3, #0
 8009066:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009068:	2300      	movs	r3, #0
 800906a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009072:	4618      	mov	r0, r3
 8009074:	f7f8 ff70 	bl	8001f58 <HAL_PCD_Start>
 8009078:	4603      	mov	r3, r0
 800907a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800907c:	7bfb      	ldrb	r3, [r7, #15]
 800907e:	4618      	mov	r0, r3
 8009080:	f000 f94e 	bl	8009320 <USBD_Get_USB_Status>
 8009084:	4603      	mov	r3, r0
 8009086:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009088:	7bbb      	ldrb	r3, [r7, #14]
}
 800908a:	4618      	mov	r0, r3
 800908c:	3710      	adds	r7, #16
 800908e:	46bd      	mov	sp, r7
 8009090:	bd80      	pop	{r7, pc}

08009092 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009092:	b580      	push	{r7, lr}
 8009094:	b084      	sub	sp, #16
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
 800909a:	4608      	mov	r0, r1
 800909c:	4611      	mov	r1, r2
 800909e:	461a      	mov	r2, r3
 80090a0:	4603      	mov	r3, r0
 80090a2:	70fb      	strb	r3, [r7, #3]
 80090a4:	460b      	mov	r3, r1
 80090a6:	70bb      	strb	r3, [r7, #2]
 80090a8:	4613      	mov	r3, r2
 80090aa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090ac:	2300      	movs	r3, #0
 80090ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090b0:	2300      	movs	r3, #0
 80090b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80090ba:	78bb      	ldrb	r3, [r7, #2]
 80090bc:	883a      	ldrh	r2, [r7, #0]
 80090be:	78f9      	ldrb	r1, [r7, #3]
 80090c0:	f7f9 f8c4 	bl	800224c <HAL_PCD_EP_Open>
 80090c4:	4603      	mov	r3, r0
 80090c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090c8:	7bfb      	ldrb	r3, [r7, #15]
 80090ca:	4618      	mov	r0, r3
 80090cc:	f000 f928 	bl	8009320 <USBD_Get_USB_Status>
 80090d0:	4603      	mov	r3, r0
 80090d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3710      	adds	r7, #16
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}

080090de <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090de:	b580      	push	{r7, lr}
 80090e0:	b084      	sub	sp, #16
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
 80090e6:	460b      	mov	r3, r1
 80090e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090ea:	2300      	movs	r3, #0
 80090ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090ee:	2300      	movs	r3, #0
 80090f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80090f8:	78fa      	ldrb	r2, [r7, #3]
 80090fa:	4611      	mov	r1, r2
 80090fc:	4618      	mov	r0, r3
 80090fe:	f7f9 f902 	bl	8002306 <HAL_PCD_EP_Close>
 8009102:	4603      	mov	r3, r0
 8009104:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009106:	7bfb      	ldrb	r3, [r7, #15]
 8009108:	4618      	mov	r0, r3
 800910a:	f000 f909 	bl	8009320 <USBD_Get_USB_Status>
 800910e:	4603      	mov	r3, r0
 8009110:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009112:	7bbb      	ldrb	r3, [r7, #14]
}
 8009114:	4618      	mov	r0, r3
 8009116:	3710      	adds	r7, #16
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}

0800911c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	460b      	mov	r3, r1
 8009126:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009128:	2300      	movs	r3, #0
 800912a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800912c:	2300      	movs	r3, #0
 800912e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009136:	78fa      	ldrb	r2, [r7, #3]
 8009138:	4611      	mov	r1, r2
 800913a:	4618      	mov	r0, r3
 800913c:	f7f9 f9aa 	bl	8002494 <HAL_PCD_EP_SetStall>
 8009140:	4603      	mov	r3, r0
 8009142:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009144:	7bfb      	ldrb	r3, [r7, #15]
 8009146:	4618      	mov	r0, r3
 8009148:	f000 f8ea 	bl	8009320 <USBD_Get_USB_Status>
 800914c:	4603      	mov	r3, r0
 800914e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009150:	7bbb      	ldrb	r3, [r7, #14]
}
 8009152:	4618      	mov	r0, r3
 8009154:	3710      	adds	r7, #16
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800915a:	b580      	push	{r7, lr}
 800915c:	b084      	sub	sp, #16
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
 8009162:	460b      	mov	r3, r1
 8009164:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009166:	2300      	movs	r3, #0
 8009168:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800916a:	2300      	movs	r3, #0
 800916c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009174:	78fa      	ldrb	r2, [r7, #3]
 8009176:	4611      	mov	r1, r2
 8009178:	4618      	mov	r0, r3
 800917a:	f7f9 f9eb 	bl	8002554 <HAL_PCD_EP_ClrStall>
 800917e:	4603      	mov	r3, r0
 8009180:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009182:	7bfb      	ldrb	r3, [r7, #15]
 8009184:	4618      	mov	r0, r3
 8009186:	f000 f8cb 	bl	8009320 <USBD_Get_USB_Status>
 800918a:	4603      	mov	r3, r0
 800918c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800918e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009190:	4618      	mov	r0, r3
 8009192:	3710      	adds	r7, #16
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009198:	b480      	push	{r7}
 800919a:	b085      	sub	sp, #20
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	460b      	mov	r3, r1
 80091a2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80091aa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80091ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	da0b      	bge.n	80091cc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80091b4:	78fb      	ldrb	r3, [r7, #3]
 80091b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80091ba:	68f9      	ldr	r1, [r7, #12]
 80091bc:	4613      	mov	r3, r2
 80091be:	009b      	lsls	r3, r3, #2
 80091c0:	4413      	add	r3, r2
 80091c2:	00db      	lsls	r3, r3, #3
 80091c4:	440b      	add	r3, r1
 80091c6:	3312      	adds	r3, #18
 80091c8:	781b      	ldrb	r3, [r3, #0]
 80091ca:	e00b      	b.n	80091e4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80091cc:	78fb      	ldrb	r3, [r7, #3]
 80091ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80091d2:	68f9      	ldr	r1, [r7, #12]
 80091d4:	4613      	mov	r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	4413      	add	r3, r2
 80091da:	00db      	lsls	r3, r3, #3
 80091dc:	440b      	add	r3, r1
 80091de:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80091e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3714      	adds	r7, #20
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bc80      	pop	{r7}
 80091ec:	4770      	bx	lr

080091ee <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b084      	sub	sp, #16
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
 80091f6:	460b      	mov	r3, r1
 80091f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091fa:	2300      	movs	r3, #0
 80091fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091fe:	2300      	movs	r3, #0
 8009200:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009208:	78fa      	ldrb	r2, [r7, #3]
 800920a:	4611      	mov	r1, r2
 800920c:	4618      	mov	r0, r3
 800920e:	f7f8 fff9 	bl	8002204 <HAL_PCD_SetAddress>
 8009212:	4603      	mov	r3, r0
 8009214:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009216:	7bfb      	ldrb	r3, [r7, #15]
 8009218:	4618      	mov	r0, r3
 800921a:	f000 f881 	bl	8009320 <USBD_Get_USB_Status>
 800921e:	4603      	mov	r3, r0
 8009220:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009222:	7bbb      	ldrb	r3, [r7, #14]
}
 8009224:	4618      	mov	r0, r3
 8009226:	3710      	adds	r7, #16
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b086      	sub	sp, #24
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	607a      	str	r2, [r7, #4]
 8009236:	461a      	mov	r2, r3
 8009238:	460b      	mov	r3, r1
 800923a:	72fb      	strb	r3, [r7, #11]
 800923c:	4613      	mov	r3, r2
 800923e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009240:	2300      	movs	r3, #0
 8009242:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009244:	2300      	movs	r3, #0
 8009246:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800924e:	893b      	ldrh	r3, [r7, #8]
 8009250:	7af9      	ldrb	r1, [r7, #11]
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	f7f9 f8e7 	bl	8002426 <HAL_PCD_EP_Transmit>
 8009258:	4603      	mov	r3, r0
 800925a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800925c:	7dfb      	ldrb	r3, [r7, #23]
 800925e:	4618      	mov	r0, r3
 8009260:	f000 f85e 	bl	8009320 <USBD_Get_USB_Status>
 8009264:	4603      	mov	r3, r0
 8009266:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009268:	7dbb      	ldrb	r3, [r7, #22]
}
 800926a:	4618      	mov	r0, r3
 800926c:	3718      	adds	r7, #24
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}

08009272 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009272:	b580      	push	{r7, lr}
 8009274:	b086      	sub	sp, #24
 8009276:	af00      	add	r7, sp, #0
 8009278:	60f8      	str	r0, [r7, #12]
 800927a:	607a      	str	r2, [r7, #4]
 800927c:	461a      	mov	r2, r3
 800927e:	460b      	mov	r3, r1
 8009280:	72fb      	strb	r3, [r7, #11]
 8009282:	4613      	mov	r3, r2
 8009284:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009286:	2300      	movs	r3, #0
 8009288:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800928a:	2300      	movs	r3, #0
 800928c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009294:	893b      	ldrh	r3, [r7, #8]
 8009296:	7af9      	ldrb	r1, [r7, #11]
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	f7f9 f87c 	bl	8002396 <HAL_PCD_EP_Receive>
 800929e:	4603      	mov	r3, r0
 80092a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092a2:	7dfb      	ldrb	r3, [r7, #23]
 80092a4:	4618      	mov	r0, r3
 80092a6:	f000 f83b 	bl	8009320 <USBD_Get_USB_Status>
 80092aa:	4603      	mov	r3, r0
 80092ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80092ae:	7dbb      	ldrb	r3, [r7, #22]
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3718      	adds	r7, #24
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
 80092c0:	460b      	mov	r3, r1
 80092c2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80092ca:	78fa      	ldrb	r2, [r7, #3]
 80092cc:	4611      	mov	r1, r2
 80092ce:	4618      	mov	r0, r3
 80092d0:	f7f9 f892 	bl	80023f8 <HAL_PCD_EP_GetRxCount>
 80092d4:	4603      	mov	r3, r0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3708      	adds	r7, #8
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
	...

080092e0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80092e0:	b480      	push	{r7}
 80092e2:	b083      	sub	sp, #12
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80092e8:	4b02      	ldr	r3, [pc, #8]	@ (80092f4 <USBD_static_malloc+0x14>)
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	370c      	adds	r7, #12
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bc80      	pop	{r7}
 80092f2:	4770      	bx	lr
 80092f4:	20001344 	.word	0x20001344

080092f8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]

}
 8009300:	bf00      	nop
 8009302:	370c      	adds	r7, #12
 8009304:	46bd      	mov	sp, r7
 8009306:	bc80      	pop	{r7}
 8009308:	4770      	bx	lr

0800930a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800930a:	b480      	push	{r7}
 800930c:	b083      	sub	sp, #12
 800930e:	af00      	add	r7, sp, #0
 8009310:	6078      	str	r0, [r7, #4]
 8009312:	460b      	mov	r3, r1
 8009314:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8009316:	bf00      	nop
 8009318:	370c      	adds	r7, #12
 800931a:	46bd      	mov	sp, r7
 800931c:	bc80      	pop	{r7}
 800931e:	4770      	bx	lr

08009320 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009320:	b480      	push	{r7}
 8009322:	b085      	sub	sp, #20
 8009324:	af00      	add	r7, sp, #0
 8009326:	4603      	mov	r3, r0
 8009328:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800932a:	2300      	movs	r3, #0
 800932c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800932e:	79fb      	ldrb	r3, [r7, #7]
 8009330:	2b03      	cmp	r3, #3
 8009332:	d817      	bhi.n	8009364 <USBD_Get_USB_Status+0x44>
 8009334:	a201      	add	r2, pc, #4	@ (adr r2, 800933c <USBD_Get_USB_Status+0x1c>)
 8009336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800933a:	bf00      	nop
 800933c:	0800934d 	.word	0x0800934d
 8009340:	08009353 	.word	0x08009353
 8009344:	08009359 	.word	0x08009359
 8009348:	0800935f 	.word	0x0800935f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800934c:	2300      	movs	r3, #0
 800934e:	73fb      	strb	r3, [r7, #15]
    break;
 8009350:	e00b      	b.n	800936a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009352:	2302      	movs	r3, #2
 8009354:	73fb      	strb	r3, [r7, #15]
    break;
 8009356:	e008      	b.n	800936a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009358:	2301      	movs	r3, #1
 800935a:	73fb      	strb	r3, [r7, #15]
    break;
 800935c:	e005      	b.n	800936a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800935e:	2302      	movs	r3, #2
 8009360:	73fb      	strb	r3, [r7, #15]
    break;
 8009362:	e002      	b.n	800936a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009364:	2302      	movs	r3, #2
 8009366:	73fb      	strb	r3, [r7, #15]
    break;
 8009368:	bf00      	nop
  }
  return usb_status;
 800936a:	7bfb      	ldrb	r3, [r7, #15]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3714      	adds	r7, #20
 8009370:	46bd      	mov	sp, r7
 8009372:	bc80      	pop	{r7}
 8009374:	4770      	bx	lr
 8009376:	bf00      	nop

08009378 <siprintf>:
 8009378:	b40e      	push	{r1, r2, r3}
 800937a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800937e:	b500      	push	{lr}
 8009380:	b09c      	sub	sp, #112	@ 0x70
 8009382:	ab1d      	add	r3, sp, #116	@ 0x74
 8009384:	9002      	str	r0, [sp, #8]
 8009386:	9006      	str	r0, [sp, #24]
 8009388:	9107      	str	r1, [sp, #28]
 800938a:	9104      	str	r1, [sp, #16]
 800938c:	4808      	ldr	r0, [pc, #32]	@ (80093b0 <siprintf+0x38>)
 800938e:	4909      	ldr	r1, [pc, #36]	@ (80093b4 <siprintf+0x3c>)
 8009390:	f853 2b04 	ldr.w	r2, [r3], #4
 8009394:	9105      	str	r1, [sp, #20]
 8009396:	6800      	ldr	r0, [r0, #0]
 8009398:	a902      	add	r1, sp, #8
 800939a:	9301      	str	r3, [sp, #4]
 800939c:	f000 f9b2 	bl	8009704 <_svfiprintf_r>
 80093a0:	2200      	movs	r2, #0
 80093a2:	9b02      	ldr	r3, [sp, #8]
 80093a4:	701a      	strb	r2, [r3, #0]
 80093a6:	b01c      	add	sp, #112	@ 0x70
 80093a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80093ac:	b003      	add	sp, #12
 80093ae:	4770      	bx	lr
 80093b0:	200001a0 	.word	0x200001a0
 80093b4:	ffff0208 	.word	0xffff0208

080093b8 <memset>:
 80093b8:	4603      	mov	r3, r0
 80093ba:	4402      	add	r2, r0
 80093bc:	4293      	cmp	r3, r2
 80093be:	d100      	bne.n	80093c2 <memset+0xa>
 80093c0:	4770      	bx	lr
 80093c2:	f803 1b01 	strb.w	r1, [r3], #1
 80093c6:	e7f9      	b.n	80093bc <memset+0x4>

080093c8 <strncmp>:
 80093c8:	b510      	push	{r4, lr}
 80093ca:	b16a      	cbz	r2, 80093e8 <strncmp+0x20>
 80093cc:	3901      	subs	r1, #1
 80093ce:	1884      	adds	r4, r0, r2
 80093d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093d4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80093d8:	429a      	cmp	r2, r3
 80093da:	d103      	bne.n	80093e4 <strncmp+0x1c>
 80093dc:	42a0      	cmp	r0, r4
 80093de:	d001      	beq.n	80093e4 <strncmp+0x1c>
 80093e0:	2a00      	cmp	r2, #0
 80093e2:	d1f5      	bne.n	80093d0 <strncmp+0x8>
 80093e4:	1ad0      	subs	r0, r2, r3
 80093e6:	bd10      	pop	{r4, pc}
 80093e8:	4610      	mov	r0, r2
 80093ea:	e7fc      	b.n	80093e6 <strncmp+0x1e>

080093ec <__errno>:
 80093ec:	4b01      	ldr	r3, [pc, #4]	@ (80093f4 <__errno+0x8>)
 80093ee:	6818      	ldr	r0, [r3, #0]
 80093f0:	4770      	bx	lr
 80093f2:	bf00      	nop
 80093f4:	200001a0 	.word	0x200001a0

080093f8 <__libc_init_array>:
 80093f8:	b570      	push	{r4, r5, r6, lr}
 80093fa:	2600      	movs	r6, #0
 80093fc:	4d0c      	ldr	r5, [pc, #48]	@ (8009430 <__libc_init_array+0x38>)
 80093fe:	4c0d      	ldr	r4, [pc, #52]	@ (8009434 <__libc_init_array+0x3c>)
 8009400:	1b64      	subs	r4, r4, r5
 8009402:	10a4      	asrs	r4, r4, #2
 8009404:	42a6      	cmp	r6, r4
 8009406:	d109      	bne.n	800941c <__libc_init_array+0x24>
 8009408:	f000 fc78 	bl	8009cfc <_init>
 800940c:	2600      	movs	r6, #0
 800940e:	4d0a      	ldr	r5, [pc, #40]	@ (8009438 <__libc_init_array+0x40>)
 8009410:	4c0a      	ldr	r4, [pc, #40]	@ (800943c <__libc_init_array+0x44>)
 8009412:	1b64      	subs	r4, r4, r5
 8009414:	10a4      	asrs	r4, r4, #2
 8009416:	42a6      	cmp	r6, r4
 8009418:	d105      	bne.n	8009426 <__libc_init_array+0x2e>
 800941a:	bd70      	pop	{r4, r5, r6, pc}
 800941c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009420:	4798      	blx	r3
 8009422:	3601      	adds	r6, #1
 8009424:	e7ee      	b.n	8009404 <__libc_init_array+0xc>
 8009426:	f855 3b04 	ldr.w	r3, [r5], #4
 800942a:	4798      	blx	r3
 800942c:	3601      	adds	r6, #1
 800942e:	e7f2      	b.n	8009416 <__libc_init_array+0x1e>
 8009430:	08009e34 	.word	0x08009e34
 8009434:	08009e34 	.word	0x08009e34
 8009438:	08009e34 	.word	0x08009e34
 800943c:	08009e38 	.word	0x08009e38

08009440 <__retarget_lock_acquire_recursive>:
 8009440:	4770      	bx	lr

08009442 <__retarget_lock_release_recursive>:
 8009442:	4770      	bx	lr

08009444 <memcpy>:
 8009444:	440a      	add	r2, r1
 8009446:	4291      	cmp	r1, r2
 8009448:	f100 33ff 	add.w	r3, r0, #4294967295
 800944c:	d100      	bne.n	8009450 <memcpy+0xc>
 800944e:	4770      	bx	lr
 8009450:	b510      	push	{r4, lr}
 8009452:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009456:	4291      	cmp	r1, r2
 8009458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800945c:	d1f9      	bne.n	8009452 <memcpy+0xe>
 800945e:	bd10      	pop	{r4, pc}

08009460 <_free_r>:
 8009460:	b538      	push	{r3, r4, r5, lr}
 8009462:	4605      	mov	r5, r0
 8009464:	2900      	cmp	r1, #0
 8009466:	d040      	beq.n	80094ea <_free_r+0x8a>
 8009468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800946c:	1f0c      	subs	r4, r1, #4
 800946e:	2b00      	cmp	r3, #0
 8009470:	bfb8      	it	lt
 8009472:	18e4      	addlt	r4, r4, r3
 8009474:	f000 f8de 	bl	8009634 <__malloc_lock>
 8009478:	4a1c      	ldr	r2, [pc, #112]	@ (80094ec <_free_r+0x8c>)
 800947a:	6813      	ldr	r3, [r2, #0]
 800947c:	b933      	cbnz	r3, 800948c <_free_r+0x2c>
 800947e:	6063      	str	r3, [r4, #4]
 8009480:	6014      	str	r4, [r2, #0]
 8009482:	4628      	mov	r0, r5
 8009484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009488:	f000 b8da 	b.w	8009640 <__malloc_unlock>
 800948c:	42a3      	cmp	r3, r4
 800948e:	d908      	bls.n	80094a2 <_free_r+0x42>
 8009490:	6820      	ldr	r0, [r4, #0]
 8009492:	1821      	adds	r1, r4, r0
 8009494:	428b      	cmp	r3, r1
 8009496:	bf01      	itttt	eq
 8009498:	6819      	ldreq	r1, [r3, #0]
 800949a:	685b      	ldreq	r3, [r3, #4]
 800949c:	1809      	addeq	r1, r1, r0
 800949e:	6021      	streq	r1, [r4, #0]
 80094a0:	e7ed      	b.n	800947e <_free_r+0x1e>
 80094a2:	461a      	mov	r2, r3
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	b10b      	cbz	r3, 80094ac <_free_r+0x4c>
 80094a8:	42a3      	cmp	r3, r4
 80094aa:	d9fa      	bls.n	80094a2 <_free_r+0x42>
 80094ac:	6811      	ldr	r1, [r2, #0]
 80094ae:	1850      	adds	r0, r2, r1
 80094b0:	42a0      	cmp	r0, r4
 80094b2:	d10b      	bne.n	80094cc <_free_r+0x6c>
 80094b4:	6820      	ldr	r0, [r4, #0]
 80094b6:	4401      	add	r1, r0
 80094b8:	1850      	adds	r0, r2, r1
 80094ba:	4283      	cmp	r3, r0
 80094bc:	6011      	str	r1, [r2, #0]
 80094be:	d1e0      	bne.n	8009482 <_free_r+0x22>
 80094c0:	6818      	ldr	r0, [r3, #0]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	4408      	add	r0, r1
 80094c6:	6010      	str	r0, [r2, #0]
 80094c8:	6053      	str	r3, [r2, #4]
 80094ca:	e7da      	b.n	8009482 <_free_r+0x22>
 80094cc:	d902      	bls.n	80094d4 <_free_r+0x74>
 80094ce:	230c      	movs	r3, #12
 80094d0:	602b      	str	r3, [r5, #0]
 80094d2:	e7d6      	b.n	8009482 <_free_r+0x22>
 80094d4:	6820      	ldr	r0, [r4, #0]
 80094d6:	1821      	adds	r1, r4, r0
 80094d8:	428b      	cmp	r3, r1
 80094da:	bf01      	itttt	eq
 80094dc:	6819      	ldreq	r1, [r3, #0]
 80094de:	685b      	ldreq	r3, [r3, #4]
 80094e0:	1809      	addeq	r1, r1, r0
 80094e2:	6021      	streq	r1, [r4, #0]
 80094e4:	6063      	str	r3, [r4, #4]
 80094e6:	6054      	str	r4, [r2, #4]
 80094e8:	e7cb      	b.n	8009482 <_free_r+0x22>
 80094ea:	bd38      	pop	{r3, r4, r5, pc}
 80094ec:	200016a8 	.word	0x200016a8

080094f0 <sbrk_aligned>:
 80094f0:	b570      	push	{r4, r5, r6, lr}
 80094f2:	4e0f      	ldr	r6, [pc, #60]	@ (8009530 <sbrk_aligned+0x40>)
 80094f4:	460c      	mov	r4, r1
 80094f6:	6831      	ldr	r1, [r6, #0]
 80094f8:	4605      	mov	r5, r0
 80094fa:	b911      	cbnz	r1, 8009502 <sbrk_aligned+0x12>
 80094fc:	f000 fbaa 	bl	8009c54 <_sbrk_r>
 8009500:	6030      	str	r0, [r6, #0]
 8009502:	4621      	mov	r1, r4
 8009504:	4628      	mov	r0, r5
 8009506:	f000 fba5 	bl	8009c54 <_sbrk_r>
 800950a:	1c43      	adds	r3, r0, #1
 800950c:	d103      	bne.n	8009516 <sbrk_aligned+0x26>
 800950e:	f04f 34ff 	mov.w	r4, #4294967295
 8009512:	4620      	mov	r0, r4
 8009514:	bd70      	pop	{r4, r5, r6, pc}
 8009516:	1cc4      	adds	r4, r0, #3
 8009518:	f024 0403 	bic.w	r4, r4, #3
 800951c:	42a0      	cmp	r0, r4
 800951e:	d0f8      	beq.n	8009512 <sbrk_aligned+0x22>
 8009520:	1a21      	subs	r1, r4, r0
 8009522:	4628      	mov	r0, r5
 8009524:	f000 fb96 	bl	8009c54 <_sbrk_r>
 8009528:	3001      	adds	r0, #1
 800952a:	d1f2      	bne.n	8009512 <sbrk_aligned+0x22>
 800952c:	e7ef      	b.n	800950e <sbrk_aligned+0x1e>
 800952e:	bf00      	nop
 8009530:	200016a4 	.word	0x200016a4

08009534 <_malloc_r>:
 8009534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009538:	1ccd      	adds	r5, r1, #3
 800953a:	f025 0503 	bic.w	r5, r5, #3
 800953e:	3508      	adds	r5, #8
 8009540:	2d0c      	cmp	r5, #12
 8009542:	bf38      	it	cc
 8009544:	250c      	movcc	r5, #12
 8009546:	2d00      	cmp	r5, #0
 8009548:	4606      	mov	r6, r0
 800954a:	db01      	blt.n	8009550 <_malloc_r+0x1c>
 800954c:	42a9      	cmp	r1, r5
 800954e:	d904      	bls.n	800955a <_malloc_r+0x26>
 8009550:	230c      	movs	r3, #12
 8009552:	6033      	str	r3, [r6, #0]
 8009554:	2000      	movs	r0, #0
 8009556:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800955a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009630 <_malloc_r+0xfc>
 800955e:	f000 f869 	bl	8009634 <__malloc_lock>
 8009562:	f8d8 3000 	ldr.w	r3, [r8]
 8009566:	461c      	mov	r4, r3
 8009568:	bb44      	cbnz	r4, 80095bc <_malloc_r+0x88>
 800956a:	4629      	mov	r1, r5
 800956c:	4630      	mov	r0, r6
 800956e:	f7ff ffbf 	bl	80094f0 <sbrk_aligned>
 8009572:	1c43      	adds	r3, r0, #1
 8009574:	4604      	mov	r4, r0
 8009576:	d158      	bne.n	800962a <_malloc_r+0xf6>
 8009578:	f8d8 4000 	ldr.w	r4, [r8]
 800957c:	4627      	mov	r7, r4
 800957e:	2f00      	cmp	r7, #0
 8009580:	d143      	bne.n	800960a <_malloc_r+0xd6>
 8009582:	2c00      	cmp	r4, #0
 8009584:	d04b      	beq.n	800961e <_malloc_r+0xea>
 8009586:	6823      	ldr	r3, [r4, #0]
 8009588:	4639      	mov	r1, r7
 800958a:	4630      	mov	r0, r6
 800958c:	eb04 0903 	add.w	r9, r4, r3
 8009590:	f000 fb60 	bl	8009c54 <_sbrk_r>
 8009594:	4581      	cmp	r9, r0
 8009596:	d142      	bne.n	800961e <_malloc_r+0xea>
 8009598:	6821      	ldr	r1, [r4, #0]
 800959a:	4630      	mov	r0, r6
 800959c:	1a6d      	subs	r5, r5, r1
 800959e:	4629      	mov	r1, r5
 80095a0:	f7ff ffa6 	bl	80094f0 <sbrk_aligned>
 80095a4:	3001      	adds	r0, #1
 80095a6:	d03a      	beq.n	800961e <_malloc_r+0xea>
 80095a8:	6823      	ldr	r3, [r4, #0]
 80095aa:	442b      	add	r3, r5
 80095ac:	6023      	str	r3, [r4, #0]
 80095ae:	f8d8 3000 	ldr.w	r3, [r8]
 80095b2:	685a      	ldr	r2, [r3, #4]
 80095b4:	bb62      	cbnz	r2, 8009610 <_malloc_r+0xdc>
 80095b6:	f8c8 7000 	str.w	r7, [r8]
 80095ba:	e00f      	b.n	80095dc <_malloc_r+0xa8>
 80095bc:	6822      	ldr	r2, [r4, #0]
 80095be:	1b52      	subs	r2, r2, r5
 80095c0:	d420      	bmi.n	8009604 <_malloc_r+0xd0>
 80095c2:	2a0b      	cmp	r2, #11
 80095c4:	d917      	bls.n	80095f6 <_malloc_r+0xc2>
 80095c6:	1961      	adds	r1, r4, r5
 80095c8:	42a3      	cmp	r3, r4
 80095ca:	6025      	str	r5, [r4, #0]
 80095cc:	bf18      	it	ne
 80095ce:	6059      	strne	r1, [r3, #4]
 80095d0:	6863      	ldr	r3, [r4, #4]
 80095d2:	bf08      	it	eq
 80095d4:	f8c8 1000 	streq.w	r1, [r8]
 80095d8:	5162      	str	r2, [r4, r5]
 80095da:	604b      	str	r3, [r1, #4]
 80095dc:	4630      	mov	r0, r6
 80095de:	f000 f82f 	bl	8009640 <__malloc_unlock>
 80095e2:	f104 000b 	add.w	r0, r4, #11
 80095e6:	1d23      	adds	r3, r4, #4
 80095e8:	f020 0007 	bic.w	r0, r0, #7
 80095ec:	1ac2      	subs	r2, r0, r3
 80095ee:	bf1c      	itt	ne
 80095f0:	1a1b      	subne	r3, r3, r0
 80095f2:	50a3      	strne	r3, [r4, r2]
 80095f4:	e7af      	b.n	8009556 <_malloc_r+0x22>
 80095f6:	6862      	ldr	r2, [r4, #4]
 80095f8:	42a3      	cmp	r3, r4
 80095fa:	bf0c      	ite	eq
 80095fc:	f8c8 2000 	streq.w	r2, [r8]
 8009600:	605a      	strne	r2, [r3, #4]
 8009602:	e7eb      	b.n	80095dc <_malloc_r+0xa8>
 8009604:	4623      	mov	r3, r4
 8009606:	6864      	ldr	r4, [r4, #4]
 8009608:	e7ae      	b.n	8009568 <_malloc_r+0x34>
 800960a:	463c      	mov	r4, r7
 800960c:	687f      	ldr	r7, [r7, #4]
 800960e:	e7b6      	b.n	800957e <_malloc_r+0x4a>
 8009610:	461a      	mov	r2, r3
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	42a3      	cmp	r3, r4
 8009616:	d1fb      	bne.n	8009610 <_malloc_r+0xdc>
 8009618:	2300      	movs	r3, #0
 800961a:	6053      	str	r3, [r2, #4]
 800961c:	e7de      	b.n	80095dc <_malloc_r+0xa8>
 800961e:	230c      	movs	r3, #12
 8009620:	4630      	mov	r0, r6
 8009622:	6033      	str	r3, [r6, #0]
 8009624:	f000 f80c 	bl	8009640 <__malloc_unlock>
 8009628:	e794      	b.n	8009554 <_malloc_r+0x20>
 800962a:	6005      	str	r5, [r0, #0]
 800962c:	e7d6      	b.n	80095dc <_malloc_r+0xa8>
 800962e:	bf00      	nop
 8009630:	200016a8 	.word	0x200016a8

08009634 <__malloc_lock>:
 8009634:	4801      	ldr	r0, [pc, #4]	@ (800963c <__malloc_lock+0x8>)
 8009636:	f7ff bf03 	b.w	8009440 <__retarget_lock_acquire_recursive>
 800963a:	bf00      	nop
 800963c:	200016a0 	.word	0x200016a0

08009640 <__malloc_unlock>:
 8009640:	4801      	ldr	r0, [pc, #4]	@ (8009648 <__malloc_unlock+0x8>)
 8009642:	f7ff befe 	b.w	8009442 <__retarget_lock_release_recursive>
 8009646:	bf00      	nop
 8009648:	200016a0 	.word	0x200016a0

0800964c <__ssputs_r>:
 800964c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009650:	461f      	mov	r7, r3
 8009652:	688e      	ldr	r6, [r1, #8]
 8009654:	4682      	mov	sl, r0
 8009656:	42be      	cmp	r6, r7
 8009658:	460c      	mov	r4, r1
 800965a:	4690      	mov	r8, r2
 800965c:	680b      	ldr	r3, [r1, #0]
 800965e:	d82d      	bhi.n	80096bc <__ssputs_r+0x70>
 8009660:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009664:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009668:	d026      	beq.n	80096b8 <__ssputs_r+0x6c>
 800966a:	6965      	ldr	r5, [r4, #20]
 800966c:	6909      	ldr	r1, [r1, #16]
 800966e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009672:	eba3 0901 	sub.w	r9, r3, r1
 8009676:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800967a:	1c7b      	adds	r3, r7, #1
 800967c:	444b      	add	r3, r9
 800967e:	106d      	asrs	r5, r5, #1
 8009680:	429d      	cmp	r5, r3
 8009682:	bf38      	it	cc
 8009684:	461d      	movcc	r5, r3
 8009686:	0553      	lsls	r3, r2, #21
 8009688:	d527      	bpl.n	80096da <__ssputs_r+0x8e>
 800968a:	4629      	mov	r1, r5
 800968c:	f7ff ff52 	bl	8009534 <_malloc_r>
 8009690:	4606      	mov	r6, r0
 8009692:	b360      	cbz	r0, 80096ee <__ssputs_r+0xa2>
 8009694:	464a      	mov	r2, r9
 8009696:	6921      	ldr	r1, [r4, #16]
 8009698:	f7ff fed4 	bl	8009444 <memcpy>
 800969c:	89a3      	ldrh	r3, [r4, #12]
 800969e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096a6:	81a3      	strh	r3, [r4, #12]
 80096a8:	6126      	str	r6, [r4, #16]
 80096aa:	444e      	add	r6, r9
 80096ac:	6026      	str	r6, [r4, #0]
 80096ae:	463e      	mov	r6, r7
 80096b0:	6165      	str	r5, [r4, #20]
 80096b2:	eba5 0509 	sub.w	r5, r5, r9
 80096b6:	60a5      	str	r5, [r4, #8]
 80096b8:	42be      	cmp	r6, r7
 80096ba:	d900      	bls.n	80096be <__ssputs_r+0x72>
 80096bc:	463e      	mov	r6, r7
 80096be:	4632      	mov	r2, r6
 80096c0:	4641      	mov	r1, r8
 80096c2:	6820      	ldr	r0, [r4, #0]
 80096c4:	f000 faac 	bl	8009c20 <memmove>
 80096c8:	2000      	movs	r0, #0
 80096ca:	68a3      	ldr	r3, [r4, #8]
 80096cc:	1b9b      	subs	r3, r3, r6
 80096ce:	60a3      	str	r3, [r4, #8]
 80096d0:	6823      	ldr	r3, [r4, #0]
 80096d2:	4433      	add	r3, r6
 80096d4:	6023      	str	r3, [r4, #0]
 80096d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096da:	462a      	mov	r2, r5
 80096dc:	f000 fad8 	bl	8009c90 <_realloc_r>
 80096e0:	4606      	mov	r6, r0
 80096e2:	2800      	cmp	r0, #0
 80096e4:	d1e0      	bne.n	80096a8 <__ssputs_r+0x5c>
 80096e6:	4650      	mov	r0, sl
 80096e8:	6921      	ldr	r1, [r4, #16]
 80096ea:	f7ff feb9 	bl	8009460 <_free_r>
 80096ee:	230c      	movs	r3, #12
 80096f0:	f8ca 3000 	str.w	r3, [sl]
 80096f4:	89a3      	ldrh	r3, [r4, #12]
 80096f6:	f04f 30ff 	mov.w	r0, #4294967295
 80096fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096fe:	81a3      	strh	r3, [r4, #12]
 8009700:	e7e9      	b.n	80096d6 <__ssputs_r+0x8a>
	...

08009704 <_svfiprintf_r>:
 8009704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009708:	4698      	mov	r8, r3
 800970a:	898b      	ldrh	r3, [r1, #12]
 800970c:	4607      	mov	r7, r0
 800970e:	061b      	lsls	r3, r3, #24
 8009710:	460d      	mov	r5, r1
 8009712:	4614      	mov	r4, r2
 8009714:	b09d      	sub	sp, #116	@ 0x74
 8009716:	d510      	bpl.n	800973a <_svfiprintf_r+0x36>
 8009718:	690b      	ldr	r3, [r1, #16]
 800971a:	b973      	cbnz	r3, 800973a <_svfiprintf_r+0x36>
 800971c:	2140      	movs	r1, #64	@ 0x40
 800971e:	f7ff ff09 	bl	8009534 <_malloc_r>
 8009722:	6028      	str	r0, [r5, #0]
 8009724:	6128      	str	r0, [r5, #16]
 8009726:	b930      	cbnz	r0, 8009736 <_svfiprintf_r+0x32>
 8009728:	230c      	movs	r3, #12
 800972a:	603b      	str	r3, [r7, #0]
 800972c:	f04f 30ff 	mov.w	r0, #4294967295
 8009730:	b01d      	add	sp, #116	@ 0x74
 8009732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009736:	2340      	movs	r3, #64	@ 0x40
 8009738:	616b      	str	r3, [r5, #20]
 800973a:	2300      	movs	r3, #0
 800973c:	9309      	str	r3, [sp, #36]	@ 0x24
 800973e:	2320      	movs	r3, #32
 8009740:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009744:	2330      	movs	r3, #48	@ 0x30
 8009746:	f04f 0901 	mov.w	r9, #1
 800974a:	f8cd 800c 	str.w	r8, [sp, #12]
 800974e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80098e8 <_svfiprintf_r+0x1e4>
 8009752:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009756:	4623      	mov	r3, r4
 8009758:	469a      	mov	sl, r3
 800975a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800975e:	b10a      	cbz	r2, 8009764 <_svfiprintf_r+0x60>
 8009760:	2a25      	cmp	r2, #37	@ 0x25
 8009762:	d1f9      	bne.n	8009758 <_svfiprintf_r+0x54>
 8009764:	ebba 0b04 	subs.w	fp, sl, r4
 8009768:	d00b      	beq.n	8009782 <_svfiprintf_r+0x7e>
 800976a:	465b      	mov	r3, fp
 800976c:	4622      	mov	r2, r4
 800976e:	4629      	mov	r1, r5
 8009770:	4638      	mov	r0, r7
 8009772:	f7ff ff6b 	bl	800964c <__ssputs_r>
 8009776:	3001      	adds	r0, #1
 8009778:	f000 80a7 	beq.w	80098ca <_svfiprintf_r+0x1c6>
 800977c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800977e:	445a      	add	r2, fp
 8009780:	9209      	str	r2, [sp, #36]	@ 0x24
 8009782:	f89a 3000 	ldrb.w	r3, [sl]
 8009786:	2b00      	cmp	r3, #0
 8009788:	f000 809f 	beq.w	80098ca <_svfiprintf_r+0x1c6>
 800978c:	2300      	movs	r3, #0
 800978e:	f04f 32ff 	mov.w	r2, #4294967295
 8009792:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009796:	f10a 0a01 	add.w	sl, sl, #1
 800979a:	9304      	str	r3, [sp, #16]
 800979c:	9307      	str	r3, [sp, #28]
 800979e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80097a4:	4654      	mov	r4, sl
 80097a6:	2205      	movs	r2, #5
 80097a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097ac:	484e      	ldr	r0, [pc, #312]	@ (80098e8 <_svfiprintf_r+0x1e4>)
 80097ae:	f000 fa61 	bl	8009c74 <memchr>
 80097b2:	9a04      	ldr	r2, [sp, #16]
 80097b4:	b9d8      	cbnz	r0, 80097ee <_svfiprintf_r+0xea>
 80097b6:	06d0      	lsls	r0, r2, #27
 80097b8:	bf44      	itt	mi
 80097ba:	2320      	movmi	r3, #32
 80097bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097c0:	0711      	lsls	r1, r2, #28
 80097c2:	bf44      	itt	mi
 80097c4:	232b      	movmi	r3, #43	@ 0x2b
 80097c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097ca:	f89a 3000 	ldrb.w	r3, [sl]
 80097ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80097d0:	d015      	beq.n	80097fe <_svfiprintf_r+0xfa>
 80097d2:	4654      	mov	r4, sl
 80097d4:	2000      	movs	r0, #0
 80097d6:	f04f 0c0a 	mov.w	ip, #10
 80097da:	9a07      	ldr	r2, [sp, #28]
 80097dc:	4621      	mov	r1, r4
 80097de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097e2:	3b30      	subs	r3, #48	@ 0x30
 80097e4:	2b09      	cmp	r3, #9
 80097e6:	d94b      	bls.n	8009880 <_svfiprintf_r+0x17c>
 80097e8:	b1b0      	cbz	r0, 8009818 <_svfiprintf_r+0x114>
 80097ea:	9207      	str	r2, [sp, #28]
 80097ec:	e014      	b.n	8009818 <_svfiprintf_r+0x114>
 80097ee:	eba0 0308 	sub.w	r3, r0, r8
 80097f2:	fa09 f303 	lsl.w	r3, r9, r3
 80097f6:	4313      	orrs	r3, r2
 80097f8:	46a2      	mov	sl, r4
 80097fa:	9304      	str	r3, [sp, #16]
 80097fc:	e7d2      	b.n	80097a4 <_svfiprintf_r+0xa0>
 80097fe:	9b03      	ldr	r3, [sp, #12]
 8009800:	1d19      	adds	r1, r3, #4
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	9103      	str	r1, [sp, #12]
 8009806:	2b00      	cmp	r3, #0
 8009808:	bfbb      	ittet	lt
 800980a:	425b      	neglt	r3, r3
 800980c:	f042 0202 	orrlt.w	r2, r2, #2
 8009810:	9307      	strge	r3, [sp, #28]
 8009812:	9307      	strlt	r3, [sp, #28]
 8009814:	bfb8      	it	lt
 8009816:	9204      	strlt	r2, [sp, #16]
 8009818:	7823      	ldrb	r3, [r4, #0]
 800981a:	2b2e      	cmp	r3, #46	@ 0x2e
 800981c:	d10a      	bne.n	8009834 <_svfiprintf_r+0x130>
 800981e:	7863      	ldrb	r3, [r4, #1]
 8009820:	2b2a      	cmp	r3, #42	@ 0x2a
 8009822:	d132      	bne.n	800988a <_svfiprintf_r+0x186>
 8009824:	9b03      	ldr	r3, [sp, #12]
 8009826:	3402      	adds	r4, #2
 8009828:	1d1a      	adds	r2, r3, #4
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	9203      	str	r2, [sp, #12]
 800982e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009832:	9305      	str	r3, [sp, #20]
 8009834:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80098ec <_svfiprintf_r+0x1e8>
 8009838:	2203      	movs	r2, #3
 800983a:	4650      	mov	r0, sl
 800983c:	7821      	ldrb	r1, [r4, #0]
 800983e:	f000 fa19 	bl	8009c74 <memchr>
 8009842:	b138      	cbz	r0, 8009854 <_svfiprintf_r+0x150>
 8009844:	2240      	movs	r2, #64	@ 0x40
 8009846:	9b04      	ldr	r3, [sp, #16]
 8009848:	eba0 000a 	sub.w	r0, r0, sl
 800984c:	4082      	lsls	r2, r0
 800984e:	4313      	orrs	r3, r2
 8009850:	3401      	adds	r4, #1
 8009852:	9304      	str	r3, [sp, #16]
 8009854:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009858:	2206      	movs	r2, #6
 800985a:	4825      	ldr	r0, [pc, #148]	@ (80098f0 <_svfiprintf_r+0x1ec>)
 800985c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009860:	f000 fa08 	bl	8009c74 <memchr>
 8009864:	2800      	cmp	r0, #0
 8009866:	d036      	beq.n	80098d6 <_svfiprintf_r+0x1d2>
 8009868:	4b22      	ldr	r3, [pc, #136]	@ (80098f4 <_svfiprintf_r+0x1f0>)
 800986a:	bb1b      	cbnz	r3, 80098b4 <_svfiprintf_r+0x1b0>
 800986c:	9b03      	ldr	r3, [sp, #12]
 800986e:	3307      	adds	r3, #7
 8009870:	f023 0307 	bic.w	r3, r3, #7
 8009874:	3308      	adds	r3, #8
 8009876:	9303      	str	r3, [sp, #12]
 8009878:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800987a:	4433      	add	r3, r6
 800987c:	9309      	str	r3, [sp, #36]	@ 0x24
 800987e:	e76a      	b.n	8009756 <_svfiprintf_r+0x52>
 8009880:	460c      	mov	r4, r1
 8009882:	2001      	movs	r0, #1
 8009884:	fb0c 3202 	mla	r2, ip, r2, r3
 8009888:	e7a8      	b.n	80097dc <_svfiprintf_r+0xd8>
 800988a:	2300      	movs	r3, #0
 800988c:	f04f 0c0a 	mov.w	ip, #10
 8009890:	4619      	mov	r1, r3
 8009892:	3401      	adds	r4, #1
 8009894:	9305      	str	r3, [sp, #20]
 8009896:	4620      	mov	r0, r4
 8009898:	f810 2b01 	ldrb.w	r2, [r0], #1
 800989c:	3a30      	subs	r2, #48	@ 0x30
 800989e:	2a09      	cmp	r2, #9
 80098a0:	d903      	bls.n	80098aa <_svfiprintf_r+0x1a6>
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d0c6      	beq.n	8009834 <_svfiprintf_r+0x130>
 80098a6:	9105      	str	r1, [sp, #20]
 80098a8:	e7c4      	b.n	8009834 <_svfiprintf_r+0x130>
 80098aa:	4604      	mov	r4, r0
 80098ac:	2301      	movs	r3, #1
 80098ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80098b2:	e7f0      	b.n	8009896 <_svfiprintf_r+0x192>
 80098b4:	ab03      	add	r3, sp, #12
 80098b6:	9300      	str	r3, [sp, #0]
 80098b8:	462a      	mov	r2, r5
 80098ba:	4638      	mov	r0, r7
 80098bc:	4b0e      	ldr	r3, [pc, #56]	@ (80098f8 <_svfiprintf_r+0x1f4>)
 80098be:	a904      	add	r1, sp, #16
 80098c0:	f3af 8000 	nop.w
 80098c4:	1c42      	adds	r2, r0, #1
 80098c6:	4606      	mov	r6, r0
 80098c8:	d1d6      	bne.n	8009878 <_svfiprintf_r+0x174>
 80098ca:	89ab      	ldrh	r3, [r5, #12]
 80098cc:	065b      	lsls	r3, r3, #25
 80098ce:	f53f af2d 	bmi.w	800972c <_svfiprintf_r+0x28>
 80098d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098d4:	e72c      	b.n	8009730 <_svfiprintf_r+0x2c>
 80098d6:	ab03      	add	r3, sp, #12
 80098d8:	9300      	str	r3, [sp, #0]
 80098da:	462a      	mov	r2, r5
 80098dc:	4638      	mov	r0, r7
 80098de:	4b06      	ldr	r3, [pc, #24]	@ (80098f8 <_svfiprintf_r+0x1f4>)
 80098e0:	a904      	add	r1, sp, #16
 80098e2:	f000 f87d 	bl	80099e0 <_printf_i>
 80098e6:	e7ed      	b.n	80098c4 <_svfiprintf_r+0x1c0>
 80098e8:	08009df6 	.word	0x08009df6
 80098ec:	08009dfc 	.word	0x08009dfc
 80098f0:	08009e00 	.word	0x08009e00
 80098f4:	00000000 	.word	0x00000000
 80098f8:	0800964d 	.word	0x0800964d

080098fc <_printf_common>:
 80098fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009900:	4616      	mov	r6, r2
 8009902:	4698      	mov	r8, r3
 8009904:	688a      	ldr	r2, [r1, #8]
 8009906:	690b      	ldr	r3, [r1, #16]
 8009908:	4607      	mov	r7, r0
 800990a:	4293      	cmp	r3, r2
 800990c:	bfb8      	it	lt
 800990e:	4613      	movlt	r3, r2
 8009910:	6033      	str	r3, [r6, #0]
 8009912:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009916:	460c      	mov	r4, r1
 8009918:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800991c:	b10a      	cbz	r2, 8009922 <_printf_common+0x26>
 800991e:	3301      	adds	r3, #1
 8009920:	6033      	str	r3, [r6, #0]
 8009922:	6823      	ldr	r3, [r4, #0]
 8009924:	0699      	lsls	r1, r3, #26
 8009926:	bf42      	ittt	mi
 8009928:	6833      	ldrmi	r3, [r6, #0]
 800992a:	3302      	addmi	r3, #2
 800992c:	6033      	strmi	r3, [r6, #0]
 800992e:	6825      	ldr	r5, [r4, #0]
 8009930:	f015 0506 	ands.w	r5, r5, #6
 8009934:	d106      	bne.n	8009944 <_printf_common+0x48>
 8009936:	f104 0a19 	add.w	sl, r4, #25
 800993a:	68e3      	ldr	r3, [r4, #12]
 800993c:	6832      	ldr	r2, [r6, #0]
 800993e:	1a9b      	subs	r3, r3, r2
 8009940:	42ab      	cmp	r3, r5
 8009942:	dc2b      	bgt.n	800999c <_printf_common+0xa0>
 8009944:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009948:	6822      	ldr	r2, [r4, #0]
 800994a:	3b00      	subs	r3, #0
 800994c:	bf18      	it	ne
 800994e:	2301      	movne	r3, #1
 8009950:	0692      	lsls	r2, r2, #26
 8009952:	d430      	bmi.n	80099b6 <_printf_common+0xba>
 8009954:	4641      	mov	r1, r8
 8009956:	4638      	mov	r0, r7
 8009958:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800995c:	47c8      	blx	r9
 800995e:	3001      	adds	r0, #1
 8009960:	d023      	beq.n	80099aa <_printf_common+0xae>
 8009962:	6823      	ldr	r3, [r4, #0]
 8009964:	6922      	ldr	r2, [r4, #16]
 8009966:	f003 0306 	and.w	r3, r3, #6
 800996a:	2b04      	cmp	r3, #4
 800996c:	bf14      	ite	ne
 800996e:	2500      	movne	r5, #0
 8009970:	6833      	ldreq	r3, [r6, #0]
 8009972:	f04f 0600 	mov.w	r6, #0
 8009976:	bf08      	it	eq
 8009978:	68e5      	ldreq	r5, [r4, #12]
 800997a:	f104 041a 	add.w	r4, r4, #26
 800997e:	bf08      	it	eq
 8009980:	1aed      	subeq	r5, r5, r3
 8009982:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009986:	bf08      	it	eq
 8009988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800998c:	4293      	cmp	r3, r2
 800998e:	bfc4      	itt	gt
 8009990:	1a9b      	subgt	r3, r3, r2
 8009992:	18ed      	addgt	r5, r5, r3
 8009994:	42b5      	cmp	r5, r6
 8009996:	d11a      	bne.n	80099ce <_printf_common+0xd2>
 8009998:	2000      	movs	r0, #0
 800999a:	e008      	b.n	80099ae <_printf_common+0xb2>
 800999c:	2301      	movs	r3, #1
 800999e:	4652      	mov	r2, sl
 80099a0:	4641      	mov	r1, r8
 80099a2:	4638      	mov	r0, r7
 80099a4:	47c8      	blx	r9
 80099a6:	3001      	adds	r0, #1
 80099a8:	d103      	bne.n	80099b2 <_printf_common+0xb6>
 80099aa:	f04f 30ff 	mov.w	r0, #4294967295
 80099ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099b2:	3501      	adds	r5, #1
 80099b4:	e7c1      	b.n	800993a <_printf_common+0x3e>
 80099b6:	2030      	movs	r0, #48	@ 0x30
 80099b8:	18e1      	adds	r1, r4, r3
 80099ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80099be:	1c5a      	adds	r2, r3, #1
 80099c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80099c4:	4422      	add	r2, r4
 80099c6:	3302      	adds	r3, #2
 80099c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80099cc:	e7c2      	b.n	8009954 <_printf_common+0x58>
 80099ce:	2301      	movs	r3, #1
 80099d0:	4622      	mov	r2, r4
 80099d2:	4641      	mov	r1, r8
 80099d4:	4638      	mov	r0, r7
 80099d6:	47c8      	blx	r9
 80099d8:	3001      	adds	r0, #1
 80099da:	d0e6      	beq.n	80099aa <_printf_common+0xae>
 80099dc:	3601      	adds	r6, #1
 80099de:	e7d9      	b.n	8009994 <_printf_common+0x98>

080099e0 <_printf_i>:
 80099e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099e4:	7e0f      	ldrb	r7, [r1, #24]
 80099e6:	4691      	mov	r9, r2
 80099e8:	2f78      	cmp	r7, #120	@ 0x78
 80099ea:	4680      	mov	r8, r0
 80099ec:	460c      	mov	r4, r1
 80099ee:	469a      	mov	sl, r3
 80099f0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80099f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80099f6:	d807      	bhi.n	8009a08 <_printf_i+0x28>
 80099f8:	2f62      	cmp	r7, #98	@ 0x62
 80099fa:	d80a      	bhi.n	8009a12 <_printf_i+0x32>
 80099fc:	2f00      	cmp	r7, #0
 80099fe:	f000 80d3 	beq.w	8009ba8 <_printf_i+0x1c8>
 8009a02:	2f58      	cmp	r7, #88	@ 0x58
 8009a04:	f000 80ba 	beq.w	8009b7c <_printf_i+0x19c>
 8009a08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009a10:	e03a      	b.n	8009a88 <_printf_i+0xa8>
 8009a12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009a16:	2b15      	cmp	r3, #21
 8009a18:	d8f6      	bhi.n	8009a08 <_printf_i+0x28>
 8009a1a:	a101      	add	r1, pc, #4	@ (adr r1, 8009a20 <_printf_i+0x40>)
 8009a1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a20:	08009a79 	.word	0x08009a79
 8009a24:	08009a8d 	.word	0x08009a8d
 8009a28:	08009a09 	.word	0x08009a09
 8009a2c:	08009a09 	.word	0x08009a09
 8009a30:	08009a09 	.word	0x08009a09
 8009a34:	08009a09 	.word	0x08009a09
 8009a38:	08009a8d 	.word	0x08009a8d
 8009a3c:	08009a09 	.word	0x08009a09
 8009a40:	08009a09 	.word	0x08009a09
 8009a44:	08009a09 	.word	0x08009a09
 8009a48:	08009a09 	.word	0x08009a09
 8009a4c:	08009b8f 	.word	0x08009b8f
 8009a50:	08009ab7 	.word	0x08009ab7
 8009a54:	08009b49 	.word	0x08009b49
 8009a58:	08009a09 	.word	0x08009a09
 8009a5c:	08009a09 	.word	0x08009a09
 8009a60:	08009bb1 	.word	0x08009bb1
 8009a64:	08009a09 	.word	0x08009a09
 8009a68:	08009ab7 	.word	0x08009ab7
 8009a6c:	08009a09 	.word	0x08009a09
 8009a70:	08009a09 	.word	0x08009a09
 8009a74:	08009b51 	.word	0x08009b51
 8009a78:	6833      	ldr	r3, [r6, #0]
 8009a7a:	1d1a      	adds	r2, r3, #4
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	6032      	str	r2, [r6, #0]
 8009a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009a84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009a88:	2301      	movs	r3, #1
 8009a8a:	e09e      	b.n	8009bca <_printf_i+0x1ea>
 8009a8c:	6833      	ldr	r3, [r6, #0]
 8009a8e:	6820      	ldr	r0, [r4, #0]
 8009a90:	1d19      	adds	r1, r3, #4
 8009a92:	6031      	str	r1, [r6, #0]
 8009a94:	0606      	lsls	r6, r0, #24
 8009a96:	d501      	bpl.n	8009a9c <_printf_i+0xbc>
 8009a98:	681d      	ldr	r5, [r3, #0]
 8009a9a:	e003      	b.n	8009aa4 <_printf_i+0xc4>
 8009a9c:	0645      	lsls	r5, r0, #25
 8009a9e:	d5fb      	bpl.n	8009a98 <_printf_i+0xb8>
 8009aa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009aa4:	2d00      	cmp	r5, #0
 8009aa6:	da03      	bge.n	8009ab0 <_printf_i+0xd0>
 8009aa8:	232d      	movs	r3, #45	@ 0x2d
 8009aaa:	426d      	negs	r5, r5
 8009aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ab0:	230a      	movs	r3, #10
 8009ab2:	4859      	ldr	r0, [pc, #356]	@ (8009c18 <_printf_i+0x238>)
 8009ab4:	e011      	b.n	8009ada <_printf_i+0xfa>
 8009ab6:	6821      	ldr	r1, [r4, #0]
 8009ab8:	6833      	ldr	r3, [r6, #0]
 8009aba:	0608      	lsls	r0, r1, #24
 8009abc:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ac0:	d402      	bmi.n	8009ac8 <_printf_i+0xe8>
 8009ac2:	0649      	lsls	r1, r1, #25
 8009ac4:	bf48      	it	mi
 8009ac6:	b2ad      	uxthmi	r5, r5
 8009ac8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009aca:	6033      	str	r3, [r6, #0]
 8009acc:	bf14      	ite	ne
 8009ace:	230a      	movne	r3, #10
 8009ad0:	2308      	moveq	r3, #8
 8009ad2:	4851      	ldr	r0, [pc, #324]	@ (8009c18 <_printf_i+0x238>)
 8009ad4:	2100      	movs	r1, #0
 8009ad6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009ada:	6866      	ldr	r6, [r4, #4]
 8009adc:	2e00      	cmp	r6, #0
 8009ade:	bfa8      	it	ge
 8009ae0:	6821      	ldrge	r1, [r4, #0]
 8009ae2:	60a6      	str	r6, [r4, #8]
 8009ae4:	bfa4      	itt	ge
 8009ae6:	f021 0104 	bicge.w	r1, r1, #4
 8009aea:	6021      	strge	r1, [r4, #0]
 8009aec:	b90d      	cbnz	r5, 8009af2 <_printf_i+0x112>
 8009aee:	2e00      	cmp	r6, #0
 8009af0:	d04b      	beq.n	8009b8a <_printf_i+0x1aa>
 8009af2:	4616      	mov	r6, r2
 8009af4:	fbb5 f1f3 	udiv	r1, r5, r3
 8009af8:	fb03 5711 	mls	r7, r3, r1, r5
 8009afc:	5dc7      	ldrb	r7, [r0, r7]
 8009afe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009b02:	462f      	mov	r7, r5
 8009b04:	42bb      	cmp	r3, r7
 8009b06:	460d      	mov	r5, r1
 8009b08:	d9f4      	bls.n	8009af4 <_printf_i+0x114>
 8009b0a:	2b08      	cmp	r3, #8
 8009b0c:	d10b      	bne.n	8009b26 <_printf_i+0x146>
 8009b0e:	6823      	ldr	r3, [r4, #0]
 8009b10:	07df      	lsls	r7, r3, #31
 8009b12:	d508      	bpl.n	8009b26 <_printf_i+0x146>
 8009b14:	6923      	ldr	r3, [r4, #16]
 8009b16:	6861      	ldr	r1, [r4, #4]
 8009b18:	4299      	cmp	r1, r3
 8009b1a:	bfde      	ittt	le
 8009b1c:	2330      	movle	r3, #48	@ 0x30
 8009b1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b26:	1b92      	subs	r2, r2, r6
 8009b28:	6122      	str	r2, [r4, #16]
 8009b2a:	464b      	mov	r3, r9
 8009b2c:	4621      	mov	r1, r4
 8009b2e:	4640      	mov	r0, r8
 8009b30:	f8cd a000 	str.w	sl, [sp]
 8009b34:	aa03      	add	r2, sp, #12
 8009b36:	f7ff fee1 	bl	80098fc <_printf_common>
 8009b3a:	3001      	adds	r0, #1
 8009b3c:	d14a      	bne.n	8009bd4 <_printf_i+0x1f4>
 8009b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b42:	b004      	add	sp, #16
 8009b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b48:	6823      	ldr	r3, [r4, #0]
 8009b4a:	f043 0320 	orr.w	r3, r3, #32
 8009b4e:	6023      	str	r3, [r4, #0]
 8009b50:	2778      	movs	r7, #120	@ 0x78
 8009b52:	4832      	ldr	r0, [pc, #200]	@ (8009c1c <_printf_i+0x23c>)
 8009b54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009b58:	6823      	ldr	r3, [r4, #0]
 8009b5a:	6831      	ldr	r1, [r6, #0]
 8009b5c:	061f      	lsls	r7, r3, #24
 8009b5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b62:	d402      	bmi.n	8009b6a <_printf_i+0x18a>
 8009b64:	065f      	lsls	r7, r3, #25
 8009b66:	bf48      	it	mi
 8009b68:	b2ad      	uxthmi	r5, r5
 8009b6a:	6031      	str	r1, [r6, #0]
 8009b6c:	07d9      	lsls	r1, r3, #31
 8009b6e:	bf44      	itt	mi
 8009b70:	f043 0320 	orrmi.w	r3, r3, #32
 8009b74:	6023      	strmi	r3, [r4, #0]
 8009b76:	b11d      	cbz	r5, 8009b80 <_printf_i+0x1a0>
 8009b78:	2310      	movs	r3, #16
 8009b7a:	e7ab      	b.n	8009ad4 <_printf_i+0xf4>
 8009b7c:	4826      	ldr	r0, [pc, #152]	@ (8009c18 <_printf_i+0x238>)
 8009b7e:	e7e9      	b.n	8009b54 <_printf_i+0x174>
 8009b80:	6823      	ldr	r3, [r4, #0]
 8009b82:	f023 0320 	bic.w	r3, r3, #32
 8009b86:	6023      	str	r3, [r4, #0]
 8009b88:	e7f6      	b.n	8009b78 <_printf_i+0x198>
 8009b8a:	4616      	mov	r6, r2
 8009b8c:	e7bd      	b.n	8009b0a <_printf_i+0x12a>
 8009b8e:	6833      	ldr	r3, [r6, #0]
 8009b90:	6825      	ldr	r5, [r4, #0]
 8009b92:	1d18      	adds	r0, r3, #4
 8009b94:	6961      	ldr	r1, [r4, #20]
 8009b96:	6030      	str	r0, [r6, #0]
 8009b98:	062e      	lsls	r6, r5, #24
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	d501      	bpl.n	8009ba2 <_printf_i+0x1c2>
 8009b9e:	6019      	str	r1, [r3, #0]
 8009ba0:	e002      	b.n	8009ba8 <_printf_i+0x1c8>
 8009ba2:	0668      	lsls	r0, r5, #25
 8009ba4:	d5fb      	bpl.n	8009b9e <_printf_i+0x1be>
 8009ba6:	8019      	strh	r1, [r3, #0]
 8009ba8:	2300      	movs	r3, #0
 8009baa:	4616      	mov	r6, r2
 8009bac:	6123      	str	r3, [r4, #16]
 8009bae:	e7bc      	b.n	8009b2a <_printf_i+0x14a>
 8009bb0:	6833      	ldr	r3, [r6, #0]
 8009bb2:	2100      	movs	r1, #0
 8009bb4:	1d1a      	adds	r2, r3, #4
 8009bb6:	6032      	str	r2, [r6, #0]
 8009bb8:	681e      	ldr	r6, [r3, #0]
 8009bba:	6862      	ldr	r2, [r4, #4]
 8009bbc:	4630      	mov	r0, r6
 8009bbe:	f000 f859 	bl	8009c74 <memchr>
 8009bc2:	b108      	cbz	r0, 8009bc8 <_printf_i+0x1e8>
 8009bc4:	1b80      	subs	r0, r0, r6
 8009bc6:	6060      	str	r0, [r4, #4]
 8009bc8:	6863      	ldr	r3, [r4, #4]
 8009bca:	6123      	str	r3, [r4, #16]
 8009bcc:	2300      	movs	r3, #0
 8009bce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bd2:	e7aa      	b.n	8009b2a <_printf_i+0x14a>
 8009bd4:	4632      	mov	r2, r6
 8009bd6:	4649      	mov	r1, r9
 8009bd8:	4640      	mov	r0, r8
 8009bda:	6923      	ldr	r3, [r4, #16]
 8009bdc:	47d0      	blx	sl
 8009bde:	3001      	adds	r0, #1
 8009be0:	d0ad      	beq.n	8009b3e <_printf_i+0x15e>
 8009be2:	6823      	ldr	r3, [r4, #0]
 8009be4:	079b      	lsls	r3, r3, #30
 8009be6:	d413      	bmi.n	8009c10 <_printf_i+0x230>
 8009be8:	68e0      	ldr	r0, [r4, #12]
 8009bea:	9b03      	ldr	r3, [sp, #12]
 8009bec:	4298      	cmp	r0, r3
 8009bee:	bfb8      	it	lt
 8009bf0:	4618      	movlt	r0, r3
 8009bf2:	e7a6      	b.n	8009b42 <_printf_i+0x162>
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	4632      	mov	r2, r6
 8009bf8:	4649      	mov	r1, r9
 8009bfa:	4640      	mov	r0, r8
 8009bfc:	47d0      	blx	sl
 8009bfe:	3001      	adds	r0, #1
 8009c00:	d09d      	beq.n	8009b3e <_printf_i+0x15e>
 8009c02:	3501      	adds	r5, #1
 8009c04:	68e3      	ldr	r3, [r4, #12]
 8009c06:	9903      	ldr	r1, [sp, #12]
 8009c08:	1a5b      	subs	r3, r3, r1
 8009c0a:	42ab      	cmp	r3, r5
 8009c0c:	dcf2      	bgt.n	8009bf4 <_printf_i+0x214>
 8009c0e:	e7eb      	b.n	8009be8 <_printf_i+0x208>
 8009c10:	2500      	movs	r5, #0
 8009c12:	f104 0619 	add.w	r6, r4, #25
 8009c16:	e7f5      	b.n	8009c04 <_printf_i+0x224>
 8009c18:	08009e07 	.word	0x08009e07
 8009c1c:	08009e18 	.word	0x08009e18

08009c20 <memmove>:
 8009c20:	4288      	cmp	r0, r1
 8009c22:	b510      	push	{r4, lr}
 8009c24:	eb01 0402 	add.w	r4, r1, r2
 8009c28:	d902      	bls.n	8009c30 <memmove+0x10>
 8009c2a:	4284      	cmp	r4, r0
 8009c2c:	4623      	mov	r3, r4
 8009c2e:	d807      	bhi.n	8009c40 <memmove+0x20>
 8009c30:	1e43      	subs	r3, r0, #1
 8009c32:	42a1      	cmp	r1, r4
 8009c34:	d008      	beq.n	8009c48 <memmove+0x28>
 8009c36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009c3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009c3e:	e7f8      	b.n	8009c32 <memmove+0x12>
 8009c40:	4601      	mov	r1, r0
 8009c42:	4402      	add	r2, r0
 8009c44:	428a      	cmp	r2, r1
 8009c46:	d100      	bne.n	8009c4a <memmove+0x2a>
 8009c48:	bd10      	pop	{r4, pc}
 8009c4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009c4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009c52:	e7f7      	b.n	8009c44 <memmove+0x24>

08009c54 <_sbrk_r>:
 8009c54:	b538      	push	{r3, r4, r5, lr}
 8009c56:	2300      	movs	r3, #0
 8009c58:	4d05      	ldr	r5, [pc, #20]	@ (8009c70 <_sbrk_r+0x1c>)
 8009c5a:	4604      	mov	r4, r0
 8009c5c:	4608      	mov	r0, r1
 8009c5e:	602b      	str	r3, [r5, #0]
 8009c60:	f7f6 fe30 	bl	80008c4 <_sbrk>
 8009c64:	1c43      	adds	r3, r0, #1
 8009c66:	d102      	bne.n	8009c6e <_sbrk_r+0x1a>
 8009c68:	682b      	ldr	r3, [r5, #0]
 8009c6a:	b103      	cbz	r3, 8009c6e <_sbrk_r+0x1a>
 8009c6c:	6023      	str	r3, [r4, #0]
 8009c6e:	bd38      	pop	{r3, r4, r5, pc}
 8009c70:	2000169c 	.word	0x2000169c

08009c74 <memchr>:
 8009c74:	4603      	mov	r3, r0
 8009c76:	b510      	push	{r4, lr}
 8009c78:	b2c9      	uxtb	r1, r1
 8009c7a:	4402      	add	r2, r0
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	4618      	mov	r0, r3
 8009c80:	d101      	bne.n	8009c86 <memchr+0x12>
 8009c82:	2000      	movs	r0, #0
 8009c84:	e003      	b.n	8009c8e <memchr+0x1a>
 8009c86:	7804      	ldrb	r4, [r0, #0]
 8009c88:	3301      	adds	r3, #1
 8009c8a:	428c      	cmp	r4, r1
 8009c8c:	d1f6      	bne.n	8009c7c <memchr+0x8>
 8009c8e:	bd10      	pop	{r4, pc}

08009c90 <_realloc_r>:
 8009c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c94:	4680      	mov	r8, r0
 8009c96:	4615      	mov	r5, r2
 8009c98:	460c      	mov	r4, r1
 8009c9a:	b921      	cbnz	r1, 8009ca6 <_realloc_r+0x16>
 8009c9c:	4611      	mov	r1, r2
 8009c9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca2:	f7ff bc47 	b.w	8009534 <_malloc_r>
 8009ca6:	b92a      	cbnz	r2, 8009cb4 <_realloc_r+0x24>
 8009ca8:	f7ff fbda 	bl	8009460 <_free_r>
 8009cac:	2400      	movs	r4, #0
 8009cae:	4620      	mov	r0, r4
 8009cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cb4:	f000 f81a 	bl	8009cec <_malloc_usable_size_r>
 8009cb8:	4285      	cmp	r5, r0
 8009cba:	4606      	mov	r6, r0
 8009cbc:	d802      	bhi.n	8009cc4 <_realloc_r+0x34>
 8009cbe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009cc2:	d8f4      	bhi.n	8009cae <_realloc_r+0x1e>
 8009cc4:	4629      	mov	r1, r5
 8009cc6:	4640      	mov	r0, r8
 8009cc8:	f7ff fc34 	bl	8009534 <_malloc_r>
 8009ccc:	4607      	mov	r7, r0
 8009cce:	2800      	cmp	r0, #0
 8009cd0:	d0ec      	beq.n	8009cac <_realloc_r+0x1c>
 8009cd2:	42b5      	cmp	r5, r6
 8009cd4:	462a      	mov	r2, r5
 8009cd6:	4621      	mov	r1, r4
 8009cd8:	bf28      	it	cs
 8009cda:	4632      	movcs	r2, r6
 8009cdc:	f7ff fbb2 	bl	8009444 <memcpy>
 8009ce0:	4621      	mov	r1, r4
 8009ce2:	4640      	mov	r0, r8
 8009ce4:	f7ff fbbc 	bl	8009460 <_free_r>
 8009ce8:	463c      	mov	r4, r7
 8009cea:	e7e0      	b.n	8009cae <_realloc_r+0x1e>

08009cec <_malloc_usable_size_r>:
 8009cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cf0:	1f18      	subs	r0, r3, #4
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	bfbc      	itt	lt
 8009cf6:	580b      	ldrlt	r3, [r1, r0]
 8009cf8:	18c0      	addlt	r0, r0, r3
 8009cfa:	4770      	bx	lr

08009cfc <_init>:
 8009cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cfe:	bf00      	nop
 8009d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d02:	bc08      	pop	{r3}
 8009d04:	469e      	mov	lr, r3
 8009d06:	4770      	bx	lr

08009d08 <_fini>:
 8009d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d0a:	bf00      	nop
 8009d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d0e:	bc08      	pop	{r3}
 8009d10:	469e      	mov	lr, r3
 8009d12:	4770      	bx	lr
