/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [27:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = _00_ ? celloutsig_1_8z[2] : celloutsig_1_5z;
  assign celloutsig_1_18z = ~((celloutsig_1_6z[1] | celloutsig_1_15z[3]) & celloutsig_1_11z);
  assign celloutsig_1_11z = celloutsig_1_0z[6] | _01_;
  reg [13:0] _06_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 14'h0000;
    else _06_ <= in_data[85:72];
  assign out_data[45:32] = _06_;
  reg [2:0] _07_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 3'h0;
    else _07_ <= celloutsig_1_2z[8:6];
  assign { _01_, _02_[1], _00_ } = _07_;
  assign celloutsig_1_12z = { _01_, _02_[1], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z } / { 1'h1, celloutsig_1_10z[10:1] };
  assign celloutsig_1_1z = in_data[133:127] === in_data[153:147];
  assign celloutsig_0_1z = { in_data[72:69], celloutsig_0_0z, celloutsig_0_0z } === in_data[83:78];
  assign celloutsig_1_19z = { in_data[170:167], celloutsig_1_14z, celloutsig_1_4z } > { celloutsig_1_10z[11:8], celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[135:102] && { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_2z = { in_data[18:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } && { in_data[57:44], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = ! celloutsig_1_2z[27:7];
  assign celloutsig_0_0z = in_data[39:34] || in_data[56:51];
  assign celloutsig_1_8z = celloutsig_1_4z * { celloutsig_1_4z[2], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_2z = - { in_data[168:142], celloutsig_1_1z };
  assign celloutsig_1_4z = - celloutsig_1_2z[7:5];
  assign celloutsig_1_10z = - { celloutsig_1_4z[2], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, _01_, _02_[1], _00_, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[129:120] | in_data[163:154];
  assign celloutsig_1_15z = { celloutsig_1_12z[7:6], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_1z } | { celloutsig_1_12z[6], celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_6z = | { celloutsig_0_4z, celloutsig_0_2z, in_data[15], celloutsig_0_0z };
  assign celloutsig_1_13z = | { celloutsig_1_10z, celloutsig_1_8z[2], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[21:12] >> { in_data[54:46], celloutsig_0_2z };
  assign celloutsig_1_6z = in_data[186:184] >> { celloutsig_1_0z[5:4], celloutsig_1_3z };
  assign celloutsig_1_5z = ~((celloutsig_1_0z[9] & celloutsig_1_1z) | (celloutsig_1_4z[1] & celloutsig_1_1z));
  assign { _02_[2], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z };
endmodule
