//-- Alex Grinshpun Apr 2017
//-- Dudy Nov 13 2017
// SystemVerilog version Alex Grinshpun May 2018
// coding convention dudy December 2018
// (c) Technion IIT, Department of Electrical Engineering 2019 

module	ballMux	(	
					input		logic	Xspeed,
					input		logic	Yspeed,
					
					//ball1
					output   logic Xspeed1,
			      output   logic Yspeed1,
					
					//ball2
					output   logic Xspeed2,
					output   logic Yspeed2,
					
);




always_comb
begin


endmodule


