# Simple-State-Machine
A verilog implementation of a simple state machine.

This state machine has 3 states and was implemented for its simplicity so that I could experiment with creating design constraints.

Targeted for Basysâ„¢3 Artix-7 FPGA Board.
