#! /opt/iverilog/2020-07-22-5ebd08c7/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-884-g5ebd08c7)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/iverilog/2020-07-22-5ebd08c7/lib/ivl/system.vpi";
:vpi_module "/opt/iverilog/2020-07-22-5ebd08c7/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/iverilog/2020-07-22-5ebd08c7/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/iverilog/2020-07-22-5ebd08c7/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/iverilog/2020-07-22-5ebd08c7/lib/ivl/va_math.vpi";
S_0x56308073efb0 .scope module, "tb" "tb" 2 2;
 .timescale -9 -12;
v0x563080793fe0_0 .net "clk_a", 0 0, v0x563080792d40_0;  1 drivers
v0x563080794080_0 .net "clk_b", 0 0, v0x5630807930a0_0;  1 drivers
o0x7f75aaa46078 .functor BUFZ 1, C4<z>; HiZ drive
v0x563080794140_0 .net "in_a", 0 0, o0x7f75aaa46078;  0 drivers
v0x563080794240_0 .net "out_b_r", 0 0, v0x563080792730_0;  1 drivers
v0x563080794310_0 .net "rst_a_n", 0 0, L_0x563080794630;  1 drivers
v0x563080794450_0 .var "rst_async", 0 0;
v0x563080794540_0 .net "rst_b_n", 0 0, L_0x5630807946a0;  1 drivers
S_0x563080777a00 .scope module, "U_CHIP" "chip" 2 7, 3 1 0, S_0x56308073efb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out_b_r";
    .port_info 1 /INPUT 1 "rst_a_n";
    .port_info 2 /INPUT 1 "rst_b_n";
    .port_info 3 /INPUT 1 "clk_a";
    .port_info 4 /INPUT 1 "clk_b";
    .port_info 5 /INPUT 1 "in_a";
v0x563080777c80_0 .net "clk_a", 0 0, v0x563080792d40_0;  alias, 1 drivers
v0x563080792510_0 .net "clk_b", 0 0, v0x5630807930a0_0;  alias, 1 drivers
v0x5630807925d0_0 .net "in_a", 0 0, o0x7f75aaa46078;  alias, 0 drivers
v0x563080792670_0 .var "in_a_r", 0 0;
v0x563080792730_0 .var "out_b_r", 0 0;
v0x563080792840_0 .net "rst_a_n", 0 0, L_0x563080794630;  alias, 1 drivers
v0x563080792900_0 .net "rst_b_n", 0 0, L_0x5630807946a0;  alias, 1 drivers
E_0x56308077bdd0/0 .event negedge, v0x563080792900_0;
E_0x56308077bdd0/1 .event posedge, v0x563080792510_0;
E_0x56308077bdd0 .event/or E_0x56308077bdd0/0, E_0x56308077bdd0/1;
E_0x56308075fef0/0 .event negedge, v0x563080792840_0;
E_0x56308075fef0/1 .event posedge, v0x563080777c80_0;
E_0x56308075fef0 .event/or E_0x56308075fef0/0, E_0x56308075fef0/1;
S_0x563080792a80 .scope module, "U_CLK_GEN_A" "clock_gen" 2 23, 4 33 0, S_0x56308073efb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
P_0x563080792c80 .param/l "period" 0 4 37, +C4<00000000000000000000000001100100>;
v0x563080792d40_0 .var "clk", 0 0;
S_0x563080792e20 .scope module, "U_CLK_GEN_B" "clock_gen" 2 32, 4 33 0, S_0x56308073efb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk";
P_0x563080793000 .param/l "period" 0 4 37, +C4<00000000000000000000000001100100>;
v0x5630807930a0_0 .var "clk", 0 0;
S_0x5630807931b0 .scope module, "U_RESET_GEN_A" "reset_generator" 2 45, 5 4 0, S_0x56308073efb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_async";
L_0x563080794630 .functor BUFZ 1, v0x563080793690_0, C4<0>, C4<0>, C4<0>;
v0x563080793420_0 .net "clk", 0 0, v0x563080792d40_0;  alias, 1 drivers
v0x563080793530_0 .net "rst_async", 0 0, v0x563080794450_0;  1 drivers
v0x5630807935f0_0 .var "rst_async_m", 0 0;
v0x563080793690_0 .var "rst_async_r", 0 0;
v0x563080793750_0 .net "rst_n", 0 0, L_0x563080794630;  alias, 1 drivers
E_0x56308077c810 .event negedge, v0x563080793530_0, v0x563080777c80_0;
S_0x5630807938a0 .scope module, "U_RESET_GEN_B" "reset_generator" 2 57, 5 4 0, S_0x56308073efb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_async";
L_0x5630807946a0 .functor BUFZ 1, v0x563080793e10_0, C4<0>, C4<0>, C4<0>;
v0x563080793ba0_0 .net "clk", 0 0, v0x5630807930a0_0;  alias, 1 drivers
v0x563080793cb0_0 .net "rst_async", 0 0, v0x563080794450_0;  alias, 1 drivers
v0x563080793d70_0 .var "rst_async_m", 0 0;
v0x563080793e10_0 .var "rst_async_r", 0 0;
v0x563080793eb0_0 .net "rst_n", 0 0, L_0x5630807946a0;  alias, 1 drivers
E_0x563080793b20 .event negedge, v0x563080793530_0, v0x563080792510_0;
    .scope S_0x563080777a00;
T_0 ;
    %wait E_0x56308075fef0;
    %load/vec4 v0x563080792840_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563080792670_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5630807925d0_0;
    %assign/vec4 v0x563080792670_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563080777a00;
T_1 ;
    %wait E_0x56308077bdd0;
    %load/vec4 v0x563080792900_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563080792730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563080792670_0;
    %assign/vec4 v0x563080792730_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563080792a80;
T_2 ;
    %delay 50000, 0;
    %load/vec4 v0x563080792d40_0;
    %nor/r;
    %store/vec4 v0x563080792d40_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563080792a80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563080792d40_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x563080792e20;
T_4 ;
    %delay 50000, 0;
    %load/vec4 v0x5630807930a0_0;
    %nor/r;
    %store/vec4 v0x5630807930a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563080792e20;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630807930a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5630807931b0;
T_6 ;
    %wait E_0x56308077c810;
    %load/vec4 v0x563080793530_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5630807935f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563080793690_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5630807935f0_0, 0;
    %load/vec4 v0x5630807935f0_0;
    %assign/vec4 v0x563080793690_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5630807938a0;
T_7 ;
    %wait E_0x563080793b20;
    %load/vec4 v0x563080793cb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563080793d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563080793e10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563080793d70_0, 0;
    %load/vec4 v0x563080793d70_0;
    %assign/vec4 v0x563080793e10_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56308073efb0;
T_8 ;
    %vpi_call 2 71 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56308073efb0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x56308073efb0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563080794450_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563080794450_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 81 "$display", "-I- Done !" {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb.v";
    "chip.v";
    "clock_gen.v";
    "reset_generator.v";
