{
	"PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"DESIGN_NAME": "present_gf180_wrapper",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/present_gf180_wrapper.v",
		"dir::../../verilog/rtl/present_wrapper/sbox.v",
		"dir::../../verilog/rtl/present_wrapper/inv_sbox.v",
		"dir::../../verilog/rtl/present_wrapper/pbox.v",
		"dir::../../verilog/rtl/present_wrapper/inv_pbox.v",
		"dir::../../verilog/rtl/present_wrapper/present_encrypt.v",
		"dir::../../verilog/rtl/present_wrapper/present_decrypt.v",
		"dir::../../verilog/rtl/present_wrapper/present_core.v",
		"dir::../../verilog/rtl/present_wrapper/present_wrapper.v",
		"dir::../../verilog/rtl/present_wrapper/dmpresent.v",
		"dir::../../verilog/rtl/present_wrapper/dmpresent_wrapper.v"
	],

	"DESIGN_IS_CORE": 0,
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_PERIOD": 25,

	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 1200 760",
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"PL_BASIC_PLACEMENT": 0,
	"PL_TARGET_DENSITY": 0.45,
	"FP_CORE_UTIL": 40,
	"MAX_FANOUT_CONSTRAINT": 4,
	"RT_MAX_LAYER": "Metal4",
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
    "BASE_SDC_FILE": "dir::base_present_gf180_wrapper.sdc",
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_CVC": 1,
	"QUIT_ON_LINTER_ERRORS": 0,

	"SYNTH_STRATEGY": "AREA 0",
	"ROUTING_CORES": 8,
	"KLAYOUT_XOR_THREADS":8
}