Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 15:05:09 2024
| Host         : ECE-PHO115-21 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    43          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.322        0.000                      0                   39        0.248        0.000                      0                   39        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.322        0.000                      0                   39        0.248        0.000                      0                   39        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.856ns (21.124%)  route 3.196ns (78.876%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     7.082    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     8.499    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     8.651 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.637     9.288    ltrD/letter2[4]_i_1_n_0
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X72Y93         FDSE (Setup_fdse_C_S)       -0.631    14.610    ltrD/letter2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.856ns (21.124%)  route 3.196ns (78.876%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     7.082    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     8.499    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     8.651 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.637     9.288    ltrD/letter2[4]_i_1_n_0
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X72Y93         FDSE (Setup_fdse_C_S)       -0.631    14.610    ltrD/letter2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.856ns (21.895%)  route 3.054ns (78.105%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     7.082    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     8.499    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     8.651 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.494     9.145    ltrD/letter2[4]_i_1_n_0
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    ltrD/clk_IBUF_BUFG
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X73Y92         FDSE (Setup_fdse_C_S)       -0.631    14.609    ltrD/letter2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.856ns (21.895%)  route 3.054ns (78.105%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     7.082    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     8.499    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     8.651 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.494     9.145    ltrD/letter2[4]_i_1_n_0
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    ltrD/clk_IBUF_BUFG
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[2]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X73Y92         FDSE (Setup_fdse_C_S)       -0.631    14.609    ltrD/letter2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.856ns (21.895%)  route 3.054ns (78.105%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     7.082    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.206 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     8.499    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     8.651 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.494     9.145    ltrD/letter2[4]_i_1_n_0
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    ltrD/clk_IBUF_BUFG
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[3]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X73Y92         FDSE (Setup_fdse_C_S)       -0.631    14.609    ltrD/letter2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.828ns (22.814%)  route 2.801ns (77.186%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     7.236    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.360 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     7.865    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     8.865    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[0]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X72Y92         FDSE (Setup_fdse_C_S)       -0.429    14.811    ltrD/letter1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.828ns (22.814%)  route 2.801ns (77.186%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     7.236    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.360 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     7.865    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     8.865    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X72Y92         FDSE (Setup_fdse_C_S)       -0.429    14.811    ltrD/letter1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.828ns (22.814%)  route 2.801ns (77.186%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     7.236    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.360 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     7.865    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     8.865    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[2]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X72Y92         FDSE (Setup_fdse_C_S)       -0.429    14.811    ltrD/letter1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.828ns (22.814%)  route 2.801ns (77.186%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     7.236    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.360 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     7.865    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     8.865    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[3]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X72Y92         FDSE (Setup_fdse_C_S)       -0.429    14.811    ltrD/letter1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.828ns (22.814%)  route 2.801ns (77.186%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.738     6.430    ltrD/flagDel
    SLICE_X71Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.554 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     7.236    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.360 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     7.865    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.989 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     8.865    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[4]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X72Y92         FDSE (Setup_fdse_C_S)       -0.429    14.811    ltrD/letter1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ltrD/last_inserted_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.139%)  route 0.171ns (47.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.567     1.486    ltrD/clk_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  ltrD/last_inserted_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  ltrD/last_inserted_position_reg[0]/Q
                         net (fo=12, routed)          0.171     1.798    ltrD/last_inserted_position[0]
    SLICE_X71Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  ltrD/letter2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.843    ltrD/letter2[5]_i_1_n_0
    SLICE_X71Y93         FDRE                                         r  ltrD/letter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X71Y93         FDRE                                         r  ltrD/letter2_reg[5]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.092     1.595    ltrD/letter2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ltrD/letter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X71Y93         FDRE                                         r  ltrD/letter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  ltrD/letter1_reg[5]/Q
                         net (fo=2, routed)           0.168     1.797    ltrD/letter1[5]
    SLICE_X71Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  ltrD/letter1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.842    ltrD/letter1[5]_i_1_n_0
    SLICE_X71Y93         FDRE                                         r  ltrD/letter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X71Y93         FDRE                                         r  ltrD/letter1_reg[5]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.091     1.578    ltrD/letter1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ltrD/last_inserted_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/last_inserted_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.567     1.486    ltrD/clk_IBUF_BUFG
    SLICE_X69Y92         FDRE                                         r  ltrD/last_inserted_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  ltrD/last_inserted_position_reg[1]/Q
                         net (fo=10, routed)          0.168     1.796    ltrD/last_inserted_position[1]
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  ltrD/last_inserted_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    ltrD/last_inserted_position[1]_i_1_n_0
    SLICE_X69Y92         FDRE                                         r  ltrD/last_inserted_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    ltrD/clk_IBUF_BUFG
    SLICE_X69Y92         FDRE                                         r  ltrD/last_inserted_position_reg[1]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X69Y92         FDRE (Hold_fdre_C_D)         0.091     1.577    ltrD/last_inserted_position_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ltrD/flagDel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/current_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.362%)  route 0.183ns (49.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  ltrD/flagDel_reg/Q
                         net (fo=9, routed)           0.183     1.812    ltrD/flagDel
    SLICE_X71Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  ltrD/current_position[0]_i_1/O
                         net (fo=1, routed)           0.000     1.857    ltrD/current_position[0]_i_1_n_0
    SLICE_X71Y92         FDRE                                         r  ltrD/current_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    ltrD/clk_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  ltrD/current_position_reg[0]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X71Y92         FDRE (Hold_fdre_C_D)         0.091     1.593    ltrD/current_position_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ltrD/current_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/last_inserted_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.874%)  route 0.195ns (51.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.567     1.486    ltrD/clk_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  ltrD/current_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  ltrD/current_position_reg[0]/Q
                         net (fo=9, routed)           0.195     1.822    ltrD/current_position[0]
    SLICE_X71Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  ltrD/last_inserted_position[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    ltrD/last_inserted_position[0]_i_1_n_0
    SLICE_X71Y92         FDRE                                         r  ltrD/last_inserted_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    ltrD/clk_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  ltrD/last_inserted_position_reg[0]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X71Y92         FDRE (Hold_fdre_C_D)         0.092     1.578    ltrD/last_inserted_position_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ltrD/current_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/current_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.189ns (44.534%)  route 0.235ns (55.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.567     1.486    ltrD/clk_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  ltrD/current_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  ltrD/current_position_reg[0]/Q
                         net (fo=9, routed)           0.235     1.863    ltrD/current_position[0]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.048     1.911 r  ltrD/current_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    ltrD/current_position[1]_i_1_n_0
    SLICE_X69Y93         FDRE                                         r  ltrD/current_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/current_position_reg[1]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.105     1.608    ltrD/current_position_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ltrD/letter3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.323%)  route 0.234ns (55.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.568     1.487    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/letter3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  ltrD/letter3_reg[5]/Q
                         net (fo=2, routed)           0.234     1.862    ltrD/letter3[5]
    SLICE_X69Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.907 r  ltrD/letter3[5]_i_1/O
                         net (fo=1, routed)           0.000     1.907    ltrD/letter3[5]_i_1_n_0
    SLICE_X69Y93         FDRE                                         r  ltrD/letter3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/letter3_reg[5]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X69Y93         FDRE (Hold_fdre_C_D)         0.092     1.579    ltrD/letter3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clkDiv/tempClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.779%)  route 0.302ns (55.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.565     1.484    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  clkDiv/tempClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.632 r  clkDiv/tempClk_reg/Q
                         net (fo=2, routed)           0.302     1.934    clkDiv/tempClk_reg_0
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.097     2.031 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     2.031    clkDiv/tempClk_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.000    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  clkDiv/tempClk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.131     1.615    clkDiv/tempClk_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 clkDiv/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.768%)  route 0.375ns (64.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.565     1.484    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  clkDiv/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  clkDiv/cnt_reg[0]/Q
                         net (fo=2, routed)           0.375     2.024    clkDiv/cnt
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.045     2.069 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.069    clkDiv/cnt[0]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.000    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  clkDiv/cnt_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120     1.604    clkDiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 ltrD/last_inserted_position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ltrD/letter3_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.653%)  route 0.441ns (70.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.567     1.486    ltrD/clk_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  ltrD/last_inserted_position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  ltrD/last_inserted_position_reg[0]/Q
                         net (fo=12, routed)          0.331     1.959    ltrD/last_inserted_position[0]
    SLICE_X72Y93         LUT5 (Prop_lut5_I0_O)        0.045     2.004 r  ltrD/letter3[4]_i_2/O
                         net (fo=5, routed)           0.110     2.114    ltrD/letter3[4]_i_2_n_0
    SLICE_X72Y94         FDSE                                         r  ltrD/letter3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     2.032    ltrD/clk_IBUF_BUFG
    SLICE_X72Y94         FDSE                                         r  ltrD/letter3_reg[0]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X72Y94         FDSE (Hold_fdse_C_CE)       -0.039     1.513    ltrD/letter3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.600    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    clkDiv/tempClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y92    ltrD/current_position_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y93    ltrD/current_position_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y93    ltrD/flagDel_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y92    ltrD/flagEN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y92    ltrD/last_inserted_position_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y92    ltrD/last_inserted_position_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X72Y92    ltrD/letter1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y92    ltrD/current_position_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y92    ltrD/current_position_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y93    ltrD/current_position_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y93    ltrD/current_position_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y93    ltrD/flagDel_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y93    ltrD/flagDel_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y92    ltrD/current_position_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y92    ltrD/current_position_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y93    ltrD/current_position_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y93    ltrD/current_position_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y93    ltrD/flagDel_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y93    ltrD/flagDel_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/heightPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/char_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.865ns  (logic 9.432ns (36.466%)  route 16.433ns (63.534%))
  Logic Levels:           26  (CARRY4=12 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y91         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[7]/C
    SLICE_X71Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_con/heightPos_reg[7]/Q
                         net (fo=126, routed)         2.553     3.009    vga_con/heightPos_reg[7]
    SLICE_X71Y94         LUT5 (Prop_lut5_I2_O)        0.152     3.161 r  vga_con/y0_carry__1_i_4/O
                         net (fo=6, routed)           1.308     4.469    vga_con/y0_carry__1_i_4_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.326     4.795 r  vga_con/y0__77_carry__1_i_7/O
                         net (fo=1, routed)           0.000     4.795    vga_con/y0__77_carry__1_i_7_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.327 r  vga_con/y0__77_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.327    vga_con/y0__77_carry__1_n_0
    SLICE_X63Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.484 r  vga_con/y0__77_carry__2/CO[1]
                         net (fo=28, routed)          1.222     6.707    vga_con/y0__77_carry__2_n_2
    SLICE_X67Y98         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797     7.504 r  vga_con/y0__188_carry__8_i_8/CO[2]
                         net (fo=4, routed)           0.513     8.016    vga_con/y0__188_carry__8_i_8_n_1
    SLICE_X69Y98         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     8.797 r  vga_con/y0__188_carry__8_i_9/CO[2]
                         net (fo=3, routed)           0.367     9.164    vga_con/y0__188_carry__8_i_9_n_1
    SLICE_X67Y99         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781     9.945 f  vga_con/y0__188_carry__9_i_9/CO[2]
                         net (fo=12, routed)          1.399    11.344    vga_con/y0__188_carry__9_i_9_n_1
    SLICE_X66Y100        LUT3 (Prop_lut3_I2_O)        0.342    11.686 r  vga_con/y0__188_carry__9_i_1/O
                         net (fo=19, routed)          0.926    12.612    vga_con/y0__188_carry__9_i_1_n_0
    SLICE_X66Y98         LUT4 (Prop_lut4_I0_O)        0.331    12.943 r  vga_con/y0__188_carry__9_i_5/O
                         net (fo=1, routed)           0.000    12.943    vga_con/y0__188_carry__9_i_5_n_0
    SLICE_X66Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.319 r  vga_con/y0__188_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.319    vga_con/y0__188_carry__9_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.538 r  vga_con/y0__188_carry__10/O[0]
                         net (fo=2, routed)           0.802    14.339    vga_con/y0__188_carry__10_n_7
    SLICE_X65Y99         LUT3 (Prop_lut3_I2_O)        0.323    14.662 r  vga_con/y0__324_carry__7_i_3/O
                         net (fo=2, routed)           0.668    15.330    vga_con/y0__324_carry__7_i_3_n_0
    SLICE_X65Y99         LUT4 (Prop_lut4_I3_O)        0.326    15.656 r  vga_con/y0__324_carry__7_i_7/O
                         net (fo=1, routed)           0.000    15.656    vga_con/y0__324_carry__7_i_7_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.206 r  vga_con/y0__324_carry__7/CO[3]
                         net (fo=1, routed)           0.001    16.207    vga_con/y0__324_carry__7_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.541 r  vga_con/y0__324_carry__8/O[1]
                         net (fo=3, routed)           0.824    17.364    vga_con/y0__324_carry__8_n_6
    SLICE_X68Y100        LUT2 (Prop_lut2_I0_O)        0.303    17.667 r  vga_con/y0__433_carry__5_i_4/O
                         net (fo=1, routed)           0.000    17.667    vga_con/y0__433_carry__5_i_4_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.091 r  vga_con/y0__433_carry__5/O[1]
                         net (fo=3, routed)           0.843    18.935    vga_con/y0__433_carry__5_n_6
    SLICE_X71Y99         LUT6 (Prop_lut6_I0_O)        0.303    19.238 r  vga_con/y0__519_carry__5_i_2/O
                         net (fo=1, routed)           0.779    20.017    vga_con/y0__519_carry__5_i_2_n_0
    SLICE_X70Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.421 r  vga_con/y0__519_carry__5/CO[3]
                         net (fo=1, routed)           0.001    20.421    vga_con/y0__519_carry__5_n_0
    SLICE_X70Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.578 r  vga_con/y0__519_carry__6/CO[1]
                         net (fo=8, routed)           1.357    21.935    vga_con/y0__519_carry__6_n_2
    SLICE_X73Y95         LUT5 (Prop_lut5_I1_O)        0.360    22.295 r  vga_con/char_i_48/O
                         net (fo=2, routed)           0.483    22.778    vga_con/char_i_48_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I3_O)        0.326    23.104 r  vga_con/char_i_32/O
                         net (fo=1, routed)           0.882    23.985    vga_con/char_i_32_n_0
    SLICE_X74Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.109 r  vga_con/char_i_13/O
                         net (fo=1, routed)           0.712    24.821    vga_con/char_i_13_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I2_O)        0.124    24.945 r  vga_con/char_i_3/O
                         net (fo=1, routed)           0.796    25.741    vga_con/char_i_3_n_0
    SLICE_X75Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.865 r  vga_con/char_i_1/O
                         net (fo=1, routed)           0.000    25.865    vga_con/char1_out
    SLICE_X75Y95         FDRE                                         r  vga_con/char_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/h_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.960ns  (logic 4.083ns (45.566%)  route 4.877ns (54.434%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y94         FDRE                         0.000     0.000 r  vga_con/h_sync_reg/C
    SLICE_X76Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_con/h_sync_reg/Q
                         net (fo=1, routed)           4.877     5.395    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.960 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.960    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/v_sync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.083ns (46.105%)  route 4.773ns (53.895%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDRE                         0.000     0.000 r  vga_con/v_sync_reg/C
    SLICE_X70Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_con/v_sync_reg/Q
                         net (fo=1, routed)           4.773     5.291    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.856 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.856    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.759ns  (logic 3.991ns (51.439%)  route 3.768ns (48.561%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_7/C
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_r_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           3.768     4.224    vga_r_reg[0]_lopt_replica_7_1
    C5                   OBUF (Prop_obuf_I_O)         3.535     7.759 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.759    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 4.056ns (52.912%)  route 3.610ns (47.088%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica/C
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.610     4.128    vga_r_reg[0]_lopt_replica_1
    C6                   OBUF (Prop_obuf_I_O)         3.538     7.666 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.666    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 4.064ns (53.216%)  route 3.573ns (46.784%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_3/C
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_r_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           3.573     4.091    vga_r_reg[0]_lopt_replica_3_1
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.637 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.637    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_r_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.063ns (53.357%)  route 3.551ns (46.643%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE                         0.000     0.000 r  vga_r_reg[0]_lopt_replica_2/C
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_r_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           3.551     4.069    vga_r_reg[0]_lopt_replica_2_1
    A5                   OBUF (Prop_obuf_I_O)         3.545     7.614 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.614    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 4.065ns (54.393%)  route 3.408ns (45.607%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE                         0.000     0.000 r  vga_b_reg[3]_lopt_replica/C
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.408     3.926    vga_b_reg[3]_lopt_replica_1
    B7                   OBUF (Prop_obuf_I_O)         3.547     7.473 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.473    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.453ns  (logic 4.069ns (54.602%)  route 3.383ns (45.398%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE                         0.000     0.000 r  vga_b_reg[3]_lopt_replica_2/C
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.383     3.901    vga_b_reg[3]_lopt_replica_2_1
    C7                   OBUF (Prop_obuf_I_O)         3.551     7.453 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.453    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_b_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 4.041ns (54.924%)  route 3.317ns (45.076%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE                         0.000     0.000 r  vga_b_reg[3]_lopt_replica_3/C
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_b_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           3.317     3.835    vga_b_reg[3]_lopt_replica_3_1
    D7                   OBUF (Prop_obuf_I_O)         3.523     7.358 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.358    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y91         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[0]/C
    SLICE_X77Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[0]/Q
                         net (fo=11, routed)          0.110     0.251    vga_con/widthPos_reg[0]
    SLICE_X76Y91         LUT2 (Prop_lut2_I0_O)        0.048     0.299 r  vga_con/widthPos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    vga_con/p_0_in[1]
    SLICE_X76Y91         FDRE                                         r  vga_con/widthPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.386%)  route 0.156ns (45.614%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[9]/C
    SLICE_X77Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[9]/Q
                         net (fo=7, routed)           0.156     0.297    vga_con/widthPos_reg[9]
    SLICE_X77Y94         LUT4 (Prop_lut4_I0_O)        0.045     0.342 r  vga_con/widthPos[9]_i_2/O
                         net (fo=1, routed)           0.000     0.342    vga_con/p_0_in[9]
    SLICE_X77Y94         FDRE                                         r  vga_con/widthPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[2]/C
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[2]/Q
                         net (fo=38, routed)          0.157     0.298    vga_con/heightPos_reg[2]
    SLICE_X70Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.343 r  vga_con/heightPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.343    vga_con/p_0_in__0[6]
    SLICE_X70Y89         FDRE                                         r  vga_con/heightPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y92         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[3]/C
    SLICE_X76Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_con/widthPos_reg[3]/Q
                         net (fo=23, routed)          0.141     0.305    vga_con/widthPos_reg[3]
    SLICE_X77Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  vga_con/widthPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.350    vga_con/p_0_in[5]
    SLICE_X77Y92         FDRE                                         r  vga_con/widthPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y91         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[0]/C
    SLICE_X77Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vga_con/widthPos_reg[0]/Q
                         net (fo=11, routed)          0.179     0.320    vga_con/widthPos_reg[0]
    SLICE_X77Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  vga_con/widthPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    vga_con/p_0_in[0]
    SLICE_X77Y91         FDRE                                         r  vga_con/widthPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/char_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.141ns (38.120%)  route 0.229ns (61.880%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE                         0.000     0.000 r  vga_con/char_reg/C
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/char_reg/Q
                         net (fo=9, routed)           0.229     0.370    char
    SLICE_X80Y97         FDRE                                         r  vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/char_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.141ns (38.120%)  route 0.229ns (61.880%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE                         0.000     0.000 r  vga_con/char_reg/C
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/char_reg/Q
                         net (fo=9, routed)           0.229     0.370    char
    SLICE_X80Y97         FDRE                                         r  vga_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.382%)  route 0.191ns (50.618%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[1]/C
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[1]/Q
                         net (fo=36, routed)          0.191     0.332    vga_con/heightPos_reg[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.377 r  vga_con/heightPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    vga_con/heightPos[2]_i_1_n_0
    SLICE_X71Y89         FDRE                                         r  vga_con/heightPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.251%)  route 0.192ns (50.749%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y90         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[1]/C
    SLICE_X71Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/heightPos_reg[1]/Q
                         net (fo=36, routed)          0.192     0.333    vga_con/heightPos_reg[1]
    SLICE_X71Y89         LUT6 (Prop_lut6_I4_O)        0.045     0.378 r  vga_con/heightPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.378    vga_con/heightPos[3]_i_1_n_0
    SLICE_X71Y89         FDRE                                         r  vga_con/heightPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.226ns (59.801%)  route 0.152ns (40.199%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y93         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[7]/C
    SLICE_X77Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_con/widthPos_reg[7]/Q
                         net (fo=10, routed)          0.152     0.280    vga_con/widthPos_reg[7]
    SLICE_X77Y93         LUT6 (Prop_lut6_I5_O)        0.098     0.378 r  vga_con/widthPos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.378    vga_con/p_0_in[8]
    SLICE_X77Y93         FDRE                                         r  vga_con/widthPos_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrD/letter3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.715     5.318    ltrD/clk_IBUF_BUFG
    SLICE_X73Y93         FDSE                                         r  ltrD/letter3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDSE (Prop_fdse_C_Q)         0.456     5.774 r  ltrD/letter3_reg[1]/Q
                         net (fo=1, routed)           0.798     6.572    ltrD/letter3[1]
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.696 r  ltrD/bmap[2][0]_i_3/O
                         net (fo=1, routed)           0.946     7.642    ltrD/bmap[2][0]_i_3_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.766 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.502     8.268    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.715     5.318    ltrD/clk_IBUF_BUFG
    SLICE_X73Y93         FDSE                                         r  ltrD/letter3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDSE (Prop_fdse_C_Q)         0.456     5.774 r  ltrD/letter3_reg[1]/Q
                         net (fo=1, routed)           0.798     6.572    ltrD/letter3[1]
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.696 r  ltrD/bmap[2][0]_i_3/O
                         net (fo=1, routed)           0.946     7.642    ltrD/bmap[2][0]_i_3_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.766 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.502     8.268    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[11][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.715     5.318    ltrD/clk_IBUF_BUFG
    SLICE_X73Y93         FDSE                                         r  ltrD/letter3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDSE (Prop_fdse_C_Q)         0.456     5.774 r  ltrD/letter3_reg[1]/Q
                         net (fo=1, routed)           0.798     6.572    ltrD/letter3[1]
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.696 r  ltrD/bmap[2][0]_i_3/O
                         net (fo=1, routed)           0.946     7.642    ltrD/bmap[2][0]_i_3_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.766 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.502     8.268    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.715     5.318    ltrD/clk_IBUF_BUFG
    SLICE_X73Y93         FDSE                                         r  ltrD/letter3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDSE (Prop_fdse_C_Q)         0.456     5.774 r  ltrD/letter3_reg[1]/Q
                         net (fo=1, routed)           0.798     6.572    ltrD/letter3[1]
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.696 r  ltrD/bmap[2][0]_i_3/O
                         net (fo=1, routed)           0.946     7.642    ltrD/bmap[2][0]_i_3_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.766 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.502     8.268    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.715     5.318    ltrD/clk_IBUF_BUFG
    SLICE_X73Y93         FDSE                                         r  ltrD/letter3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDSE (Prop_fdse_C_Q)         0.456     5.774 r  ltrD/letter3_reg[1]/Q
                         net (fo=1, routed)           0.798     6.572    ltrD/letter3[1]
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.696 r  ltrD/bmap[2][0]_i_3/O
                         net (fo=1, routed)           0.946     7.642    ltrD/bmap[2][0]_i_3_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.766 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.502     8.268    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.715     5.318    ltrD/clk_IBUF_BUFG
    SLICE_X73Y93         FDSE                                         r  ltrD/letter3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDSE (Prop_fdse_C_Q)         0.456     5.774 r  ltrD/letter3_reg[1]/Q
                         net (fo=1, routed)           0.798     6.572    ltrD/letter3[1]
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.696 r  ltrD/bmap[2][0]_i_3/O
                         net (fo=1, routed)           0.946     7.642    ltrD/bmap[2][0]_i_3_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.766 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.502     8.268    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter3_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[5][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.950ns  (logic 0.704ns (23.861%)  route 2.246ns (76.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.715     5.318    ltrD/clk_IBUF_BUFG
    SLICE_X73Y93         FDSE                                         r  ltrD/letter3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y93         FDSE (Prop_fdse_C_Q)         0.456     5.774 r  ltrD/letter3_reg[1]/Q
                         net (fo=1, routed)           0.798     6.572    ltrD/letter3[1]
    SLICE_X73Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.696 r  ltrD/bmap[2][0]_i_3/O
                         net (fo=1, routed)           0.946     7.642    ltrD/bmap[2][0]_i_3_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.766 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.502     8.268    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.801ns  (logic 0.704ns (25.137%)  route 2.097ns (74.863%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X71Y93         FDRE                                         r  ltrD/letter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/letter1_reg[5]/Q
                         net (fo=2, routed)           1.044     6.736    ltrD/letter1[5]
    SLICE_X72Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.860 r  ltrD/bmap[2][0]_i_6/O
                         net (fo=5, routed)           1.052     7.912    ltrD/letter1_reg[5]_0
    SLICE_X73Y94         LUT2 (Prop_lut2_I1_O)        0.124     8.036 r  ltrD/bmap[4][0]_i_1/O
                         net (fo=1, routed)           0.000     8.036    vga_con/bmap_reg[4][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.654ns  (logic 0.730ns (27.510%)  route 1.924ns (72.490%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X71Y93         FDRE                                         r  ltrD/letter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/letter1_reg[5]/Q
                         net (fo=2, routed)           1.044     6.736    ltrD/letter1[5]
    SLICE_X72Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.860 r  ltrD/bmap[2][0]_i_6/O
                         net (fo=5, routed)           0.879     7.739    ltrD/letter1_reg[5]_0
    SLICE_X73Y94         LUT2 (Prop_lut2_I1_O)        0.150     7.889 r  ltrD/bmap[2][6]_i_1/O
                         net (fo=1, routed)           0.000     7.889    vga_con/bmap_reg[2][6]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.628ns  (logic 0.704ns (26.792%)  route 1.924ns (73.208%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.633     5.236    ltrD/clk_IBUF_BUFG
    SLICE_X71Y93         FDRE                                         r  ltrD/letter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  ltrD/letter1_reg[5]/Q
                         net (fo=2, routed)           1.044     6.736    ltrD/letter1[5]
    SLICE_X72Y93         LUT5 (Prop_lut5_I0_O)        0.124     6.860 r  ltrD/bmap[2][0]_i_6/O
                         net (fo=5, routed)           0.879     7.739    ltrD/letter1_reg[5]_0
    SLICE_X73Y94         LUT3 (Prop_lut3_I0_O)        0.124     7.863 r  ltrD/bmap[2][0]_i_2/O
                         net (fo=1, routed)           0.000     7.863    vga_con/bmap_reg[2][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[2][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.231ns (54.537%)  route 0.193ns (45.463%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 r  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 f  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.142     1.893    ltrD/letter1_reg[4]_1
    SLICE_X73Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.938 r  ltrD/bmap[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.938    vga_con/bmap_reg[4][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.231ns (50.595%)  route 0.226ns (49.405%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 r  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 f  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.175     1.926    ltrD/letter1_reg[4]_1
    SLICE_X73Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.971 r  ltrD/bmap[2][0]_i_2/O
                         net (fo=1, routed)           0.000     1.971    vga_con/bmap_reg[2][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.231ns (50.485%)  route 0.227ns (49.515%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 f  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.176     1.927    ltrD/letter1_reg[4]_1
    SLICE_X73Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.972 r  ltrD/bmap[4][4]_i_1/O
                         net (fo=1, routed)           0.000     1.972    vga_con/bmap_reg[4][4]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.186ns (36.751%)  route 0.320ns (63.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 f  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.269     2.020    vga_con/bmap_reg[10][0]_1
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[10][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.231ns (44.117%)  route 0.293ns (55.883%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 f  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.064     1.815    ltrD/letter1_reg[4]_1
    SLICE_X73Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.178     2.038    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[11][6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.231ns (44.117%)  route 0.293ns (55.883%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 f  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.064     1.815    ltrD/letter1_reg[4]_1
    SLICE_X73Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.178     2.038    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[11][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.231ns (44.117%)  route 0.293ns (55.883%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 f  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.064     1.815    ltrD/letter1_reg[4]_1
    SLICE_X73Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.178     2.038    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[2][6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.231ns (44.117%)  route 0.293ns (55.883%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 f  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.064     1.815    ltrD/letter1_reg[4]_1
    SLICE_X73Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.178     2.038    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.231ns (44.117%)  route 0.293ns (55.883%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 f  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.064     1.815    ltrD/letter1_reg[4]_1
    SLICE_X73Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.178     2.038    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ltrD/letter2_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_con/bmap_reg[4][4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.231ns (44.117%)  route 0.293ns (55.883%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDSE (Prop_fdse_C_Q)         0.141     1.655 f  ltrD/letter2_reg[4]/Q
                         net (fo=1, routed)           0.051     1.706    ltrD/letter2[4]
    SLICE_X73Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  ltrD/bmap[2][0]_i_8/O
                         net (fo=5, routed)           0.064     1.815    ltrD/letter1_reg[4]_1
    SLICE_X73Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  ltrD/bmap[2][0]_i_1/O
                         net (fo=7, routed)           0.178     2.038    vga_con/bmap_reg[10][0]_0
    SLICE_X73Y94         FDRE                                         r  vga_con/bmap_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter2_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.170ns  (logic 1.867ns (22.857%)  route 6.303ns (77.143%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     5.964    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.088 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     7.381    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.533 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.637     8.170    ltrD/letter2[4]_i_1_n_0
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595     5.018    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[0]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter2_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.170ns  (logic 1.867ns (22.857%)  route 6.303ns (77.143%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     5.964    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.088 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     7.381    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.533 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.637     8.170    ltrD/letter2[4]_i_1_n_0
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595     5.018    ltrD/clk_IBUF_BUFG
    SLICE_X72Y93         FDSE                                         r  ltrD/letter2_reg[4]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter2_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.867ns (23.264%)  route 6.160ns (76.736%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     5.964    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.088 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     7.381    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.533 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.494     8.027    ltrD/letter2[4]_i_1_n_0
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594     5.017    ltrD/clk_IBUF_BUFG
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[1]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.867ns (23.264%)  route 6.160ns (76.736%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     5.964    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.088 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     7.381    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.533 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.494     8.027    ltrD/letter2[4]_i_1_n_0
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594     5.017    ltrD/clk_IBUF_BUFG
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[2]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter2_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.027ns  (logic 1.867ns (23.264%)  route 6.160ns (76.736%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.528     5.964    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.088 r  ltrD/letter2[4]_i_2/O
                         net (fo=6, routed)           1.293     7.381    ltrD/letter2[4]_i_2_n_0
    SLICE_X72Y93         LUT5 (Prop_lut5_I4_O)        0.152     7.533 r  ltrD/letter2[4]_i_1/O
                         net (fo=5, routed)           0.494     8.027    ltrD/letter2[4]_i_1_n_0
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594     5.017    ltrD/clk_IBUF_BUFG
    SLICE_X73Y92         FDSE                                         r  ltrD/letter2_reg[3]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.747ns  (logic 1.839ns (23.744%)  route 5.908ns (76.256%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     6.118    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.242 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     6.747    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.871 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     7.747    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594     5.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[0]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.747ns  (logic 1.839ns (23.744%)  route 5.908ns (76.256%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     6.118    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.242 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     6.747    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.871 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     7.747    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594     5.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[1]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.747ns  (logic 1.839ns (23.744%)  route 5.908ns (76.256%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     6.118    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.242 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     6.747    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.871 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     7.747    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594     5.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[2]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter1_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.747ns  (logic 1.839ns (23.744%)  route 5.908ns (76.256%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     6.118    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.242 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     6.747    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.871 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     7.747    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594     5.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[3]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/letter1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.747ns  (logic 1.839ns (23.744%)  route 5.908ns (76.256%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  del_IBUF_inst/O
                         net (fo=10, routed)          3.845     5.312    ltrD/del_IBUF
    SLICE_X71Y92         LUT3 (Prop_lut3_I1_O)        0.124     5.436 f  ltrD/letter1[4]_i_4/O
                         net (fo=4, routed)           0.681     6.118    ltrD/letter1[4]_i_4_n_0
    SLICE_X72Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.242 r  ltrD/letter1[4]_i_2/O
                         net (fo=6, routed)           0.505     6.747    ltrD/letter1[4]_i_2_n_0
    SLICE_X72Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.871 r  ltrD/letter1[4]_i_1/O
                         net (fo=5, routed)           0.876     7.747    ltrD/letter1[4]_i_1_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594     5.017    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.299ns (22.951%)  route 1.002ns (77.049%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.256    clkDiv/reset_IBUF
    SLICE_X50Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.301 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.301    clkDiv/cnt[0]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.000    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.302ns (23.128%)  route 1.002ns (76.872%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.002     1.256    clkDiv/reset_IBUF
    SLICE_X50Y95         LUT3 (Prop_lut3_I2_O)        0.048     1.304 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     1.304    clkDiv/tempClk_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.835     2.000    clkDiv/clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  clkDiv/tempClk_reg/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/flagDel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.235ns (13.368%)  route 1.526ns (86.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  del_IBUF_inst/O
                         net (fo=10, routed)          1.526     1.761    ltrD/del_IBUF
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/flagDel_reg/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrD/letter1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.310ns (17.442%)  route 1.468ns (82.558%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=8, routed)           1.468     1.733    ltrD/switch_input_IBUF[5]
    SLICE_X71Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  ltrD/letter1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.778    ltrD/letter1[5]_i_1_n_0
    SLICE_X71Y93         FDRE                                         r  ltrD/letter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X71Y93         FDRE                                         r  ltrD/letter1_reg[5]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            ltrD/flagEN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.256ns (14.314%)  route 1.530ns (85.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  en_IBUF_inst/O
                         net (fo=10, routed)          1.530     1.786    ltrD/en_IBUF
    SLICE_X71Y92         FDRE                                         r  ltrD/flagEN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    ltrD/clk_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  ltrD/flagEN_reg/C

Slack:                    inf
  Source:                 switch_input[5]
                            (input port)
  Destination:            ltrD/letter3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.310ns (17.107%)  route 1.502ns (82.893%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switch_input[5] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  switch_input_IBUF[5]_inst/O
                         net (fo=8, routed)           1.502     1.767    ltrD/switch_input_IBUF[5]
    SLICE_X69Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  ltrD/letter3[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    ltrD/letter3[5]_i_1_n_0
    SLICE_X69Y93         FDRE                                         r  ltrD/letter3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    ltrD/clk_IBUF_BUFG
    SLICE_X69Y93         FDRE                                         r  ltrD/letter3_reg[5]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            ltrD/last_inserted_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.301ns (16.274%)  route 1.547ns (83.726%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  en (IN)
                         net (fo=0)                   0.000     0.000    en
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  en_IBUF_inst/O
                         net (fo=10, routed)          1.547     1.803    ltrD/en_IBUF
    SLICE_X69Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  ltrD/last_inserted_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    ltrD/last_inserted_position[1]_i_1_n_0
    SLICE_X69Y92         FDRE                                         r  ltrD/last_inserted_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    ltrD/clk_IBUF_BUFG
    SLICE_X69Y92         FDRE                                         r  ltrD/last_inserted_position_reg[1]/C

Slack:                    inf
  Source:                 del
                            (input port)
  Destination:            ltrD/current_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.280ns (15.172%)  route 1.568ns (84.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  del (IN)
                         net (fo=0)                   0.000     0.000    del
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  del_IBUF_inst/O
                         net (fo=10, routed)          1.568     1.803    ltrD/del_IBUF
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.045     1.848 r  ltrD/current_position[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    ltrD/current_position[0]_i_1_n_0
    SLICE_X71Y92         FDRE                                         r  ltrD/current_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    ltrD/clk_IBUF_BUFG
    SLICE_X71Y92         FDRE                                         r  ltrD/current_position_reg[0]/C

Slack:                    inf
  Source:                 switch_input[1]
                            (input port)
  Destination:            ltrD/letter1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.292ns (15.593%)  route 1.583ns (84.407%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_IBUF[1]_inst/O
                         net (fo=4, routed)           1.093     1.340    ltrD/switch_input_IBUF[1]
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.385 r  ltrD/g0_b2/O
                         net (fo=3, routed)           0.490     1.875    ltrD/g0_b2_n_0
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    ltrD/clk_IBUF_BUFG
    SLICE_X72Y92         FDSE                                         r  ltrD/letter1_reg[2]/C

Slack:                    inf
  Source:                 switch_input[1]
                            (input port)
  Destination:            ltrD/letter3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.886ns  (logic 0.292ns (15.503%)  route 1.594ns (84.497%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switch_input[1] (IN)
                         net (fo=0)                   0.000     0.000    switch_input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  switch_input_IBUF[1]_inst/O
                         net (fo=4, routed)           1.093     1.340    ltrD/switch_input_IBUF[1]
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.045     1.385 r  ltrD/g0_b2/O
                         net (fo=3, routed)           0.501     1.886    ltrD/g0_b2_n_0
    SLICE_X73Y93         FDSE                                         r  ltrD/letter3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     2.032    ltrD/clk_IBUF_BUFG
    SLICE_X73Y93         FDSE                                         r  ltrD/letter3_reg[2]/C





