{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465583172053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465583172061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 14:26:11 2016 " "Processing started: Fri Jun 10 14:26:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465583172061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583172061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583172061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1465583172940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file myjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 myjtag " "Found entity 1: myjtag" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/myjtag.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file distancecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcPointsDistance3 " "Found entity 1: dCalcPointsDistance3" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dCollideSpheres.v(499) " "Verilog HDL information at dCollideSpheres.v(499): always construct contains both blocking and non-blocking assignments" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 499 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1465583182311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK dCollideSpheres.v(4) " "Verilog HDL Declaration information at dCollideSpheres.v(4): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465583182311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcollidespheres.v 1 1 " "Found 1 design units, including 1 entities, in source file dcollidespheres.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCollideSpheres " "Found entity 1: dCollideSpheres" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalcvectorlength3.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcVectorLength3 " "Found entity 1: dCalcVectorLength3" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug " "Found entity 1: jtag_debug" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx " "Found entity 1: jtag_rxtx" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_rxtx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx_rdy.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx_rdy " "Found entity 1: jtag_rxtx_rdy" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_rxtx_rdy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583182328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk0 dCollideSpheres.v(748) " "Verilog HDL Implicit Net warning at dCollideSpheres.v(748): created implicit net for \"clk0\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 748 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 dCollideSpheres.v(749) " "Verilog HDL Implicit Net warning at dCollideSpheres.v(749): created implicit net for \"clk1\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 749 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_FINAL dCollideSpheres.v(750) " "Verilog HDL Implicit Net warning at dCollideSpheres.v(750): created implicit net for \"CLK_FINAL\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCollideSpheres.v" 750 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_debug.v(20) " "Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for \"e1dr\"" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_debug.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx.v(22) " "Verilog HDL Implicit Net warning at jtag_rxtx.v(22): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_rxtx.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx_rdy.v(23) " "Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_rxtx_rdy.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182328 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_dcollidespheres.v 1 1 " "Using design file fpga_dcollidespheres.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_dCollideSpheres " "Found entity 1: fpga_dCollideSpheres" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583182449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1465583182449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_data fpga_dcollidespheres.v(79) " "Verilog HDL Implicit Net warning at fpga_dcollidespheres.v(79): created implicit net for \"rst_data\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_dCollideSpheres " "Elaborating entity \"fpga_dCollideSpheres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1465583182450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_rxtx jtag_rxtx:jtag0 " "Elaborating entity \"jtag_rxtx\" for hierarchy \"jtag_rxtx:jtag0\"" {  } { { "fpga_dcollidespheres.v" "jtag0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_rxtx.v(56) " "Verilog HDL assignment warning at jtag_rxtx.v(56): truncated value with size 32 to match size of target (9)" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_rxtx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583182470 "|fpga_dCollideSpheres|jtag_rxtx:jtag0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_rxtx.v(66) " "Verilog HDL Case Statement information at jtag_rxtx.v(66): all case item expressions in this case statement are onehot" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_rxtx.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1465583182471 "|fpga_dCollideSpheres|jtag_rxtx:jtag0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myjtag jtag_rxtx:jtag0\|myjtag:myjtag_inst " "Elaborating entity \"myjtag\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\"" {  } { { "jtag_rxtx.v" "myjtag_inst" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_rxtx.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "sld_virtual_jtag_component" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/myjtag.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/myjtag.v" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583182533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583182533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583182533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583182533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583182533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583182533 ""}  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/myjtag.v" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1465583182533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583182583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_rxtx_rdy jtag_rxtx_rdy:jtag7 " "Elaborating entity \"jtag_rxtx_rdy\" for hierarchy \"jtag_rxtx_rdy:jtag7\"" {  } { { "fpga_dcollidespheres.v" "jtag7" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_rxtx_rdy.v(62) " "Verilog HDL assignment warning at jtag_rxtx_rdy.v(62): truncated value with size 32 to match size of target (9)" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_rxtx_rdy.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183181 "|fpga_dCollideSpheres|jtag_rxtx_rdy:jtag7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_rxtx_rdy.v(72) " "Verilog HDL Case Statement information at jtag_rxtx_rdy.v(72): all case item expressions in this case statement are onehot" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_rxtx_rdy.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1465583183181 "|fpga_dCollideSpheres|jtag_rxtx_rdy:jtag7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcPointsDistance3 dCalcPointsDistance3:dCalcPointsDist0 " "Elaborating entity \"dCalcPointsDistance3\" for hierarchy \"dCalcPointsDistance3:dCalcPointsDist0\"" {  } { { "fpga_dcollidespheres.v" "dCalcPointsDist0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DistanceCalc.v(48) " "Verilog HDL assignment warning at DistanceCalc.v(48): truncated value with size 32 to match size of target (1)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183207 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetlen DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"resetlen\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183208 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183208 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "debugtest1 DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"debugtest1\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183208 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[0\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[0\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183209 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[1\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[1\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183209 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[2\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[2\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183209 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[3\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[3\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183209 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[4\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[4\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[5\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[5\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[6\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[6\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[7\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[7\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[8\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[8\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[9\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[9\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[10\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[10\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[11\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[11\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[12\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[12\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[13\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[13\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[14\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[14\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[15\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[15\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[16\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[16\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[17\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[17\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[18\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[18\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[19\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[19\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[20\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[20\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183210 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[21\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[21\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[22\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[22\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[23\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[23\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[24\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[24\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[25\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[25\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[26\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[26\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[27\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[27\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[28\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[28\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[29\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[29\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[30\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[30\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[31\] DistanceCalc.v(120) " "Inferred latch for \"debugtest1\[31\]\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy DistanceCalc.v(120) " "Inferred latch for \"out_rdy\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetlen DistanceCalc.v(120) " "Inferred latch for \"resetlen\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183211 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug dCalcPointsDistance3:dCalcPointsDist0\|jtag_debug:jtag8 " "Elaborating entity \"jtag_debug\" for hierarchy \"dCalcPointsDistance3:dCalcPointsDist0\|jtag_debug:jtag8\"" {  } { { "DistanceCalc.v" "jtag8" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183228 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_input jtag_debug.v(5) " "Verilog HDL or VHDL warning at jtag_debug.v(5): object \"aux_input\" assigned a value but never read" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_debug.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465583183228 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|jtag_debug:jtag8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_debug.v(54) " "Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9)" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_debug.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183230 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|jtag_debug:jtag8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_debug.v(64) " "Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/jtag_debug.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1465583183231 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|jtag_debug:jtag8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder dCalcPointsDistance3:dCalcPointsDist0\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"dCalcPointsDistance3:dCalcPointsDist0\|adder:add1\"" {  } { { "DistanceCalc.v" "add1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(98) " "Verilog HDL assignment warning at adder.v(98): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183258 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(99) " "Verilog HDL assignment warning at adder.v(99): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183258 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(129) " "Verilog HDL assignment warning at adder.v(129): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183259 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(130) " "Verilog HDL assignment warning at adder.v(130): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183259 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(135) " "Verilog HDL assignment warning at adder.v(135): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183259 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(136) " "Verilog HDL assignment warning at adder.v(136): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183259 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(141) " "Verilog HDL assignment warning at adder.v(141): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183260 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(142) " "Verilog HDL assignment warning at adder.v(142): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183260 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(147) " "Verilog HDL assignment warning at adder.v(147): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183260 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(153) " "Verilog HDL assignment warning at adder.v(153): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183260 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(164) " "Verilog HDL assignment warning at adder.v(164): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183260 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(168) " "Verilog HDL assignment warning at adder.v(168): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183261 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(201) " "Verilog HDL assignment warning at adder.v(201): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183261 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(214) " "Verilog HDL assignment warning at adder.v(214): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183261 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(227) " "Verilog HDL assignment warning at adder.v(227): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183262 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adder.v(240) " "Verilog HDL assignment warning at adder.v(240): truncated value with size 32 to match size of target (24)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183262 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(242) " "Verilog HDL assignment warning at adder.v(242): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183262 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(251) " "Verilog HDL assignment warning at adder.v(251): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183262 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcVectorLength3 dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen " "Elaborating entity \"dCalcVectorLength3\" for hierarchy \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\"" {  } { { "DistanceCalc.v" "calcLen" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/DistanceCalc.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dCalcVectorLength3.v(45) " "Verilog HDL assignment warning at dCalcVectorLength3.v(45): truncated value with size 32 to match size of target (1)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183335 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd3 dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"resetadd3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183337 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetsqrt dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"resetsqrt\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183337 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183338 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "debugtest1 dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"debugtest1\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183338 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "debugtest2 dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"debugtest2\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183338 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "debugtest3 dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"debugtest3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183338 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "debugtest4 dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"debugtest4\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183338 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183338 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "debugtest5 dCalcVectorLength3.v(130) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(130): inferring latch(es) for variable \"debugtest5\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183339 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[0\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[0\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183341 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[1\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[1\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183341 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[2\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[2\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183341 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[3\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[3\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183341 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[4\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[4\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183341 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[5\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[5\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183341 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[6\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[6\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183341 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[7\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[7\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183341 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[8\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[8\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183341 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[9\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[9\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[10\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[10\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[11\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[11\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[12\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[12\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[13\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[13\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[14\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[14\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[15\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[15\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[16\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[16\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[17\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[17\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[18\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[18\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[19\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[19\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[20\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[20\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[21\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[21\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[22\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[22\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183342 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[23\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[23\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[24\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[24\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[25\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[25\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[26\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[26\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[27\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[27\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[28\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[28\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[29\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[29\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[30\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[30\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest5\[31\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest5\[31\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[0\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[1\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183343 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[2\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[3\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[4\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[5\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[6\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[7\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[8\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[9\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[10\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[11\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183344 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[12\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183345 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[13\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183345 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[14\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183345 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[15\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183345 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[16\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183345 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[17\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183345 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[18\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183345 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[19\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183345 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[20\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183345 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[21\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183346 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[22\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183346 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[23\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183346 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[24\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183346 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[25\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183346 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[26\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183346 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[27\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183346 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[28\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183346 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[29\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183346 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[30\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183347 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] dCalcVectorLength3.v(130) " "Inferred latch for \"res\[31\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183347 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[0\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[0\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183347 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[1\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[1\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183347 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[2\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[2\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183347 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[3\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[3\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183347 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[4\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[4\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183347 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[5\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[5\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183347 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[6\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[6\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183347 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[7\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[7\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183348 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[8\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[8\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183348 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[9\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[9\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183348 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[10\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[10\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183348 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[11\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[11\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183348 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[12\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[12\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183348 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[13\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[13\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183348 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[14\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[14\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183348 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[15\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[15\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183348 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[16\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[16\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[17\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[17\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[18\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[18\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[19\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[19\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[20\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[20\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[21\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[21\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[22\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[22\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[23\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[23\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[24\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[24\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[25\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[25\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[26\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[26\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[27\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[27\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183349 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[28\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[28\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[29\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[29\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[30\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[30\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest4\[31\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest4\[31\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[0\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[0\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[1\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[1\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[2\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[2\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[3\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[3\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[4\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[4\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[5\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[5\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[6\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[6\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[7\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[7\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[8\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[8\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[9\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[9\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[10\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[10\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[11\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[11\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183350 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[12\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[12\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[13\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[13\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[14\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[14\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[15\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[15\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[16\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[16\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[17\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[17\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[18\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[18\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[19\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[19\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[20\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[20\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[21\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[21\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[22\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[22\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[23\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[23\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[24\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[24\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[25\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[25\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[26\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[26\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[27\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[27\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183351 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[28\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[28\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[29\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[29\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[30\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[30\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest3\[31\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest3\[31\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[0\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[0\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[1\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[1\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[2\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[2\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[3\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[3\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[4\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[4\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[5\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[5\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[6\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[6\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[7\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[7\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[8\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[8\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[9\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[9\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[10\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[10\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183352 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[11\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[11\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[12\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[12\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[13\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[13\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[14\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[14\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[15\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[15\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[16\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[16\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[17\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[17\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[18\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[18\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[19\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[19\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[20\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[20\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[21\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[21\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[22\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[22\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[23\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[23\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[24\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[24\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183353 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[25\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[25\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[26\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[26\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[27\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[27\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[28\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[28\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[29\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[29\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[30\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[30\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest2\[31\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest2\[31\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[0\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[0\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[1\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[1\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[2\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[2\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[3\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[3\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[4\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[4\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[5\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[5\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[6\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[6\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[7\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[7\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183354 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[8\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[8\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[9\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[9\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[10\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[10\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[11\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[11\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[12\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[12\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[13\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[13\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[14\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[14\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[15\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[15\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[16\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[16\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[17\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[17\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[18\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[18\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[19\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[19\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[20\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[20\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[21\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[21\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[22\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[22\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183355 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[23\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[23\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[24\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[24\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[25\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[25\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[26\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[26\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[27\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[27\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[28\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[28\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[29\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[29\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[30\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[30\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debugtest1\[31\] dCalcVectorLength3.v(130) " "Inferred latch for \"debugtest1\[31\]\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy dCalcVectorLength3.v(130) " "Inferred latch for \"out_rdy\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetsqrt dCalcVectorLength3.v(130) " "Inferred latch for \"resetsqrt\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd3 dCalcVectorLength3.v(130) " "Inferred latch for \"resetadd3\" at dCalcVectorLength3.v(130)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183356 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1 " "Elaborating entity \"multiplier\" for hierarchy \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\"" {  } { { "dCalcVectorLength3.v" "mult1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(95) " "Verilog HDL assignment warning at multiply.v(95): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183460 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(96) " "Verilog HDL assignment warning at multiply.v(96): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183460 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(146) " "Verilog HDL assignment warning at multiply.v(146): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183461 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(152) " "Verilog HDL assignment warning at multiply.v(152): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183461 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(166) " "Verilog HDL assignment warning at multiply.v(166): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183462 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(176) " "Verilog HDL assignment warning at multiply.v(176): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183462 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(183) " "Verilog HDL assignment warning at multiply.v(183): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183462 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(200) " "Verilog HDL assignment warning at multiply.v(200): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183463 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(213) " "Verilog HDL assignment warning at multiply.v(213): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183463 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 multiply.v(226) " "Verilog HDL assignment warning at multiply.v(226): truncated value with size 32 to match size of target (24)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183464 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(228) " "Verilog HDL assignment warning at multiply.v(228): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183464 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiply.v(237) " "Verilog HDL assignment warning at multiply.v(237): truncated value with size 32 to match size of target (8)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183464 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder " "Elaborating entity \"add3\" for hierarchy \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\"" {  } { { "dCalcVectorLength3.v" "adder" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetadd1 add3.v(13) " "Verilog HDL or VHDL warning at add3.v(13): object \"resetadd1\" assigned a value but never read" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465583183538 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd2 add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"resetadd2\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183539 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183539 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result add3.v(61) " "Verilog HDL Always Construct warning at add3.v(61): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183539 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire1 0 add3.v(24) " "Net \"output_z_ack_wire1\" at add3.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183540 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] add3.v(61) " "Inferred latch for \"result\[0\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183540 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] add3.v(61) " "Inferred latch for \"result\[1\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183540 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] add3.v(61) " "Inferred latch for \"result\[2\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183540 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] add3.v(61) " "Inferred latch for \"result\[3\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183540 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] add3.v(61) " "Inferred latch for \"result\[4\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183540 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] add3.v(61) " "Inferred latch for \"result\[5\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183540 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] add3.v(61) " "Inferred latch for \"result\[6\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183540 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] add3.v(61) " "Inferred latch for \"result\[7\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183540 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] add3.v(61) " "Inferred latch for \"result\[8\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] add3.v(61) " "Inferred latch for \"result\[9\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] add3.v(61) " "Inferred latch for \"result\[10\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] add3.v(61) " "Inferred latch for \"result\[11\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] add3.v(61) " "Inferred latch for \"result\[12\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] add3.v(61) " "Inferred latch for \"result\[13\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] add3.v(61) " "Inferred latch for \"result\[14\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] add3.v(61) " "Inferred latch for \"result\[15\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] add3.v(61) " "Inferred latch for \"result\[16\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] add3.v(61) " "Inferred latch for \"result\[17\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] add3.v(61) " "Inferred latch for \"result\[18\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] add3.v(61) " "Inferred latch for \"result\[19\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] add3.v(61) " "Inferred latch for \"result\[20\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] add3.v(61) " "Inferred latch for \"result\[21\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] add3.v(61) " "Inferred latch for \"result\[22\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] add3.v(61) " "Inferred latch for \"result\[23\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] add3.v(61) " "Inferred latch for \"result\[24\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183541 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] add3.v(61) " "Inferred latch for \"result\[25\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183542 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] add3.v(61) " "Inferred latch for \"result\[26\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183542 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] add3.v(61) " "Inferred latch for \"result\[27\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183542 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] add3.v(61) " "Inferred latch for \"result\[28\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183542 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] add3.v(61) " "Inferred latch for \"result\[29\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183542 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] add3.v(61) " "Inferred latch for \"result\[30\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183542 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] add3.v(61) " "Inferred latch for \"result\[31\]\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183542 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy add3.v(61) " "Inferred latch for \"out_rdy\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183542 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd2 add3.v(61) " "Inferred latch for \"resetadd2\" at add3.v(61)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/add3.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183542 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1 " "Elaborating entity \"sqrt\" for hierarchy \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\"" {  } { { "dCalcVectorLength3.v" "square1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183561 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "sqrt.v(316) " "Verilog HDL warning at sqrt.v(316): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 316 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1465583183568 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_flag sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"x_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183571 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183571 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_minus_y_rst sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"x_minus_y_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183571 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "greater_e_rst1 sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"greater_e_rst1\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183571 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_plus_y_rst1 sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"x_plus_y_rst1\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183571 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "by_two_rst1 sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"by_two_rst1\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183571 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_by_x_rst sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"n_by_x_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183572 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_minus_x_rst sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"y_minus_x_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183572 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "greater_e_rst2 sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"greater_e_rst2\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183572 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_plus_y_rst2 sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"x_plus_y_rst2\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183572 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "by_two_rst2 sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"by_two_rst2\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183572 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_by_y_rst sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"n_by_y_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183572 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183572 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183572 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183573 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pos sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"pos\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183573 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "root sqrt.v(292) " "Verilog HDL Always Construct warning at sqrt.v(292): inferring latch(es) for variable \"root\", which holds its previous value in one or more paths through the always construct" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465583183573 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire 0 sqrt.v(27) " "Net \"output_z_ack_wire\" at sqrt.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire1 0 sqrt.v(35) " "Net \"output_z_ack_wire1\" at sqrt.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire2 0 sqrt.v(43) " "Net \"output_z_ack_wire2\" at sqrt.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire3 0 sqrt.v(51) " "Net \"output_z_ack_wire3\" at sqrt.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire4 0 sqrt.v(59) " "Net \"output_z_ack_wire4\" at sqrt.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire5 0 sqrt.v(67) " "Net \"output_z_ack_wire5\" at sqrt.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire6 0 sqrt.v(78) " "Net \"output_z_ack_wire6\" at sqrt.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire7 0 sqrt.v(86) " "Net \"output_z_ack_wire7\" at sqrt.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire8 0 sqrt.v(94) " "Net \"output_z_ack_wire8\" at sqrt.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire9 0 sqrt.v(102) " "Net \"output_z_ack_wire9\" at sqrt.v(102) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire10 0 sqrt.v(110) " "Net \"output_z_ack_wire10\" at sqrt.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465583183576 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[0\] sqrt.v(292) " "Inferred latch for \"root\[0\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183581 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[1\] sqrt.v(292) " "Inferred latch for \"root\[1\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183581 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[2\] sqrt.v(292) " "Inferred latch for \"root\[2\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183581 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[3\] sqrt.v(292) " "Inferred latch for \"root\[3\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183581 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[4\] sqrt.v(292) " "Inferred latch for \"root\[4\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183581 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[5\] sqrt.v(292) " "Inferred latch for \"root\[5\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183581 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[6\] sqrt.v(292) " "Inferred latch for \"root\[6\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183581 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[7\] sqrt.v(292) " "Inferred latch for \"root\[7\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183581 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[8\] sqrt.v(292) " "Inferred latch for \"root\[8\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[9\] sqrt.v(292) " "Inferred latch for \"root\[9\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[10\] sqrt.v(292) " "Inferred latch for \"root\[10\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[11\] sqrt.v(292) " "Inferred latch for \"root\[11\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[12\] sqrt.v(292) " "Inferred latch for \"root\[12\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[13\] sqrt.v(292) " "Inferred latch for \"root\[13\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[14\] sqrt.v(292) " "Inferred latch for \"root\[14\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[15\] sqrt.v(292) " "Inferred latch for \"root\[15\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[16\] sqrt.v(292) " "Inferred latch for \"root\[16\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[17\] sqrt.v(292) " "Inferred latch for \"root\[17\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183582 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[18\] sqrt.v(292) " "Inferred latch for \"root\[18\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[19\] sqrt.v(292) " "Inferred latch for \"root\[19\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[20\] sqrt.v(292) " "Inferred latch for \"root\[20\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[21\] sqrt.v(292) " "Inferred latch for \"root\[21\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[22\] sqrt.v(292) " "Inferred latch for \"root\[22\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[23\] sqrt.v(292) " "Inferred latch for \"root\[23\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[24\] sqrt.v(292) " "Inferred latch for \"root\[24\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[25\] sqrt.v(292) " "Inferred latch for \"root\[25\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[26\] sqrt.v(292) " "Inferred latch for \"root\[26\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[27\] sqrt.v(292) " "Inferred latch for \"root\[27\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183583 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[28\] sqrt.v(292) " "Inferred latch for \"root\[28\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[29\] sqrt.v(292) " "Inferred latch for \"root\[29\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[30\] sqrt.v(292) " "Inferred latch for \"root\[30\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "root\[31\] sqrt.v(292) " "Inferred latch for \"root\[31\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pos sqrt.v(292) " "Inferred latch for \"pos\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] sqrt.v(292) " "Inferred latch for \"res\[31\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] sqrt.v(292) " "Inferred latch for \"x\[0\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] sqrt.v(292) " "Inferred latch for \"x\[1\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] sqrt.v(292) " "Inferred latch for \"x\[2\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] sqrt.v(292) " "Inferred latch for \"x\[3\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183584 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] sqrt.v(292) " "Inferred latch for \"x\[4\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183585 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] sqrt.v(292) " "Inferred latch for \"x\[5\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183585 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] sqrt.v(292) " "Inferred latch for \"x\[6\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183585 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] sqrt.v(292) " "Inferred latch for \"x\[7\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183585 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] sqrt.v(292) " "Inferred latch for \"x\[8\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183585 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] sqrt.v(292) " "Inferred latch for \"x\[9\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183585 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\] sqrt.v(292) " "Inferred latch for \"x\[10\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183585 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\] sqrt.v(292) " "Inferred latch for \"x\[11\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183585 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\] sqrt.v(292) " "Inferred latch for \"x\[12\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183585 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\] sqrt.v(292) " "Inferred latch for \"x\[13\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183586 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\] sqrt.v(292) " "Inferred latch for \"x\[14\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183586 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\] sqrt.v(292) " "Inferred latch for \"x\[15\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183586 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\] sqrt.v(292) " "Inferred latch for \"x\[16\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183586 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\] sqrt.v(292) " "Inferred latch for \"x\[17\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183586 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\] sqrt.v(292) " "Inferred latch for \"x\[18\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183586 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\] sqrt.v(292) " "Inferred latch for \"x\[19\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183586 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\] sqrt.v(292) " "Inferred latch for \"x\[20\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183586 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\] sqrt.v(292) " "Inferred latch for \"x\[21\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183586 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\] sqrt.v(292) " "Inferred latch for \"x\[22\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183587 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\] sqrt.v(292) " "Inferred latch for \"x\[23\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183587 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\] sqrt.v(292) " "Inferred latch for \"x\[24\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183587 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\] sqrt.v(292) " "Inferred latch for \"x\[25\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183587 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\] sqrt.v(292) " "Inferred latch for \"x\[26\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183587 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\] sqrt.v(292) " "Inferred latch for \"x\[27\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183587 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\] sqrt.v(292) " "Inferred latch for \"x\[28\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183587 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\] sqrt.v(292) " "Inferred latch for \"x\[29\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183587 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\] sqrt.v(292) " "Inferred latch for \"x\[30\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183587 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\] sqrt.v(292) " "Inferred latch for \"x\[31\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy sqrt.v(292) " "Inferred latch for \"out_rdy\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_by_y_rst sqrt.v(292) " "Inferred latch for \"n_by_y_rst\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "by_two_rst2 sqrt.v(292) " "Inferred latch for \"by_two_rst2\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_plus_y_rst2 sqrt.v(292) " "Inferred latch for \"x_plus_y_rst2\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greater_e_rst2 sqrt.v(292) " "Inferred latch for \"greater_e_rst2\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_minus_x_rst sqrt.v(292) " "Inferred latch for \"y_minus_x_rst\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_by_x_rst sqrt.v(292) " "Inferred latch for \"n_by_x_rst\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "by_two_rst1 sqrt.v(292) " "Inferred latch for \"by_two_rst1\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_plus_y_rst1 sqrt.v(292) " "Inferred latch for \"x_plus_y_rst1\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greater_e_rst1 sqrt.v(292) " "Inferred latch for \"greater_e_rst1\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_minus_y_rst sqrt.v(292) " "Inferred latch for \"x_minus_y_rst\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183588 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] sqrt.v(292) " "Inferred latch for \"y\[0\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183589 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] sqrt.v(292) " "Inferred latch for \"y\[1\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183589 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] sqrt.v(292) " "Inferred latch for \"y\[2\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183589 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] sqrt.v(292) " "Inferred latch for \"y\[3\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183589 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] sqrt.v(292) " "Inferred latch for \"y\[4\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183589 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] sqrt.v(292) " "Inferred latch for \"y\[5\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183589 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] sqrt.v(292) " "Inferred latch for \"y\[6\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183589 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] sqrt.v(292) " "Inferred latch for \"y\[7\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183589 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] sqrt.v(292) " "Inferred latch for \"y\[8\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183589 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] sqrt.v(292) " "Inferred latch for \"y\[9\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183590 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] sqrt.v(292) " "Inferred latch for \"y\[10\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183590 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] sqrt.v(292) " "Inferred latch for \"y\[11\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183590 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] sqrt.v(292) " "Inferred latch for \"y\[12\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183590 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] sqrt.v(292) " "Inferred latch for \"y\[13\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183590 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] sqrt.v(292) " "Inferred latch for \"y\[14\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183590 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] sqrt.v(292) " "Inferred latch for \"y\[15\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183590 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] sqrt.v(292) " "Inferred latch for \"y\[16\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183590 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] sqrt.v(292) " "Inferred latch for \"y\[17\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] sqrt.v(292) " "Inferred latch for \"y\[18\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] sqrt.v(292) " "Inferred latch for \"y\[19\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] sqrt.v(292) " "Inferred latch for \"y\[20\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] sqrt.v(292) " "Inferred latch for \"y\[21\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] sqrt.v(292) " "Inferred latch for \"y\[22\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] sqrt.v(292) " "Inferred latch for \"y\[23\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] sqrt.v(292) " "Inferred latch for \"y\[24\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] sqrt.v(292) " "Inferred latch for \"y\[25\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] sqrt.v(292) " "Inferred latch for \"y\[26\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183591 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] sqrt.v(292) " "Inferred latch for \"y\[27\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183592 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] sqrt.v(292) " "Inferred latch for \"y\[28\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183592 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] sqrt.v(292) " "Inferred latch for \"y\[29\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183592 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] sqrt.v(292) " "Inferred latch for \"y\[30\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183592 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] sqrt.v(292) " "Inferred latch for \"y\[31\]\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183592 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_flag sqrt.v(292) " "Inferred latch for \"x_flag\" at sqrt.v(292)" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583183592 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1 " "Elaborating entity \"divider\" for hierarchy \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\"" {  } { { "sqrt.v" "divide_by_two1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583183627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(99) " "Verilog HDL assignment warning at divider.v(99): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183630 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(100) " "Verilog HDL assignment warning at divider.v(100): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183630 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(165) " "Verilog HDL assignment warning at divider.v(165): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183632 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(171) " "Verilog HDL assignment warning at divider.v(171): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183632 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(185) " "Verilog HDL assignment warning at divider.v(185): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183634 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(195) " "Verilog HDL assignment warning at divider.v(195): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183635 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(229) " "Verilog HDL assignment warning at divider.v(229): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183636 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(246) " "Verilog HDL assignment warning at divider.v(246): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183636 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(259) " "Verilog HDL assignment warning at divider.v(259): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183637 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divider.v(272) " "Verilog HDL assignment warning at divider.v(272): truncated value with size 32 to match size of target (24)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183637 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(274) " "Verilog HDL assignment warning at divider.v(274): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183637 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(283) " "Verilog HDL assignment warning at divider.v(283): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465583183638 "|fpga_dCollideSpheres|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c224 " "Found entity 1: altsyncram_c224" {  } { { "db/altsyncram_c224.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/altsyncram_c224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583188583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583188583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583189130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583189130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583189232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583189232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rji " "Found entity 1: cntr_rji" {  } { { "db/cntr_rji.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/cntr_rji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583189386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583189386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583189445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583189445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583189525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583189525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583189684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583189684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583189742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583189742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583189819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583189819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583189875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583189875 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583190843 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465583191078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.10.14:26:35 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl " "2016.06.10.14:26:35 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583195020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583197534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583197934 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583200141 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583200183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583200267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583200386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583200391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583200392 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465583201108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf5630396/alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/ip/sldf5630396/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583201253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583201253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583201479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583201479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583201481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583201481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583201507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583201507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 684 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583201612 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583201612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583201612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583201687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583201687 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583216299 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583216299 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583216299 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1465583216299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 184 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583216369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|lpm_mult:Mult0 " "Instantiated megafunction \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583216369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583216369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583216369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583216369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583216369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583216369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583216369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583216369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583216369 ""}  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/multiply.v" 184 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1465583216369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465583216423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583216423 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "384 " "Ignored 384 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "384 " "Ignored 384 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1465583217952 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1465583217952 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[0\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[0\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[0\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[0\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[1\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[1\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[1\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[1\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[2\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[2\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[2\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[2\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[3\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[3\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[3\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[3\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[4\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[4\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[4\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[4\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[5\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[5\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[5\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[5\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[6\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[6\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[6\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[6\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[7\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[7\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[7\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[7\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[8\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[8\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[8\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[8\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[9\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[9\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[9\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[9\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[10\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[10\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[10\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[10\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[11\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[11\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[11\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[11\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[12\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[12\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[12\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[12\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[13\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[13\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[13\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[13\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[14\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[14\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[14\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[14\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[15\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[15\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[15\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[15\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[16\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[16\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[16\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[16\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[17\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[17\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[17\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[17\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[18\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[18\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[18\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[18\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[19\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[19\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[19\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[19\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[20\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[20\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[20\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[20\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[21\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[21\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[21\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[21\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[22\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[22\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[22\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[22\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[23\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[23\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[23\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[23\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[24\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[24\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[25\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[25\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[25\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[25\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[26\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[26\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[26\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[26\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[27\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[27\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[27\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[27\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[28\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[28\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[28\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[28\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[29\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[29\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[29\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[29\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[30\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[30\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[30\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[30\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[31\] dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\] " "Duplicate LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|debugtest5\[31\]\" merged with LATCH primitive \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[31\]\"" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/dCalcVectorLength3.v" 130 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1465583218047 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1465583218047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[0\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218086 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_e1\|s_output_z\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_e1\|s_output_z\[31\]" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/adder.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218086 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[1\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218086 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[2\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218086 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[3\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218087 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[4\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218087 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[5\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218087 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[23\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218087 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[24\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218087 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[25\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218087 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[26\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[27\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[28\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[29\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[30\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[22\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[21\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[20\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[19\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[18\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[17\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218088 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[16\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[15\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[14\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[13\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[12\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[11\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[10\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[9\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[8\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[7\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218089 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[6\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[5\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[4\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[3\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[2\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[1\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[0\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218090 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[20\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[19\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[18\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[17\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[16\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[15\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218091 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[13\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[12\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[11\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[10\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[9\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[8\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[7\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[6\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[5\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[4\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[3\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[2\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[1\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218092 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[0\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218093 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[6\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218093 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[31\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|y\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218093 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[7\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218093 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[8\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218093 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[9\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218093 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[31\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|x\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218094 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[10\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218094 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[11\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218094 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[12\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218094 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[13\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218094 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[14\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218094 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[15\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218094 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[16\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218094 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[17\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218094 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[18\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218095 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[19\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218095 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[20\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218095 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[21\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218095 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[22\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218096 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[23\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218096 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[24\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218096 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[25\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218096 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[26\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218096 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[27\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218097 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[28\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218097 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[29\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218097 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[30\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218097 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[31\] " "Latch dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|root\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\] " "Ports D and ENA on the latch are fed by the same signal dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|res\[31\]" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465583218097 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/sqrt.v" 292 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465583218097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583223374 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1465583229806 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~40 " "Logic cell \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~40\"" {  } { { "divider.v" "Add5~40" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 224 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583229880 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~40 " "Logic cell \"dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~40\"" {  } { { "divider.v" "Add5~40" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/divider.v" 224 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583229880 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1465583229880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dCollideSpheres.map.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dCollideSpheres.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583230433 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 1751 0 0 1718 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 1751 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1718 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1465583232531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1465583233190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465583233190 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583235665 "|fpga_dCollideSpheres|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583235665 "|fpga_dCollideSpheres|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583235665 "|fpga_dCollideSpheres|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583235665 "|fpga_dCollideSpheres|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583235665 "|fpga_dCollideSpheres|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_dCollideSpheres_tests/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465583235665 "|fpga_dCollideSpheres|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1465583235665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27265 " "Implemented 27265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1465583235667 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1465583235667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26372 " "Implemented 26372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1465583235667 ""} { "Info" "ICUT_CUT_TM_RAMS" "859 " "Implemented 859 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1465583235667 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1465583235667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1465583235667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 304 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 304 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1104 " "Peak virtual memory: 1104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465583235824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 10 14:27:15 2016 " "Processing ended: Fri Jun 10 14:27:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465583235824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465583235824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465583235824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1465583235824 ""}
