# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/timer/nvidia,tegra20-timer.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: NVIDIA Tegra20 timer

maintainers:
  - Stephen Warren <swarren@nvidia.com>
description: |+
  The Tegra20 timer provides four 29-bit timer channels and a single 32-bit free
  running counter. The first two channels may also trigger a watchdog reset.

             

properties:
  compatible:
    items:
      - enum:
          - nvidia,tegra210-timer
          - nvidia,tegra20-timer
          - nvidia,tegra124-timer
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  clocks: {}
  clock-names:
    items:
      - const: timer
    minItems: 1
    maxItems: 1
    additionalItems: false
historical: |+
  NVIDIA Tegra20 timer

  The Tegra20 timer provides four 29-bit timer channels and a single 32-bit free
  running counter. The first two channels may also trigger a watchdog reset.

  Required properties:

  - compatible : should be "nvidia,tegra20-timer".
  - reg : Specifies base physical address and size of the registers.
  - interrupts : A list of 4 interrupts; one per timer channel.
  - clocks : Must contain one entry, for the module clock.
    See ../clocks/clock-bindings.txt for details.

...
