--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main_controller.twx main_controller.ncd -o
main_controller.twr main_controller.pcf -ucf constraints.ucf

Design file:              main_controller.ncd
Physical constraint file: main_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
din<0>      |   -0.118(R)|    3.787(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock din<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
din<2>      |   -0.309(F)|    2.403(F)|din_1_IBUF        |   0.000|
din<3>      |   -0.566(F)|    2.426(F)|din_1_IBUF        |   0.000|
din<4>      |   -0.794(F)|    2.631(F)|din_1_IBUF        |   0.000|
din<5>      |   -0.295(F)|    2.495(F)|din_1_IBUF        |   0.000|
din<6>      |   -0.383(F)|    2.494(F)|din_1_IBUF        |   0.000|
din<7>      |   -0.183(F)|    2.513(F)|din_1_IBUF        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
E           |   19.355(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |   19.208(F)|cb_pc<0>          |   0.000|
dout<1>     |   18.452(F)|cb_pc<0>          |   0.000|
dout<2>     |   18.836(F)|cb_pc<0>          |   0.000|
dout<3>     |   18.802(F)|cb_pc<0>          |   0.000|
dout<4>     |   18.707(F)|cb_pc<0>          |   0.000|
dout<5>     |   19.189(F)|cb_pc<0>          |   0.000|
dout<6>     |   19.998(F)|cb_pc<0>          |   0.000|
dout<7>     |   21.165(F)|cb_pc<0>          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.256|         |         |         |
din<1>         |   -0.292|    2.753|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock din<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.410|         |
din<1>         |         |         |   -0.342|   -0.342|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.036|         |   21.065|         |
rst            |    5.704|    3.932|   20.567|   11.762|
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 23 21:01:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 285 MB



