Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan  9 13:47:10 2025
| Host         : DESKTOP-I4589KT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_demo_control_sets_placed.rpt
| Design       : vga_demo
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |              33 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                   Enable Signal                  |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+--------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  dut/clk_25MHz/inst/clk_out1 |                                                  | dut/sync_unit/counter_unit/vsync_reg0      |                1 |              1 |         1.00 |
|  dut/clk_25MHz/inst/clk_out1 |                                                  | dut/sync_unit/counter_unit/hsync_reg0      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               |                                                  |                                            |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG               | dut/frame_counter_unit/vc_reg0                   | sw_IBUF[13]                                |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG               | dut/line_unit/line_fifo_unit/bram_fifo_unit/E[0] | sw_IBUF[13]                                |                5 |             11 |         2.20 |
|  dut/clk_25MHz/inst/clk_out1 | dut/sync_unit/counter_unit/vc_reg1               | sw_IBUF[13]                                |                4 |             11 |         2.75 |
|  dut/clk_25MHz/inst/clk_out1 |                                                  | sw_IBUF[13]                                |                5 |             12 |         2.40 |
|  dut/clk_25MHz/inst/clk_out1 |                                                  | dut/sync_unit/counter_unit/hc_reg_reg[8]_0 |                2 |             12 |         6.00 |
|  dut/clk_25MHz/inst/clk_out1 | dut/frame_counter_unit/frame_start               |                                            |                3 |             12 |         4.00 |
+------------------------------+--------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


