;buildInfoPackage: chisel3, version: 3.1.6, scalaVersion: 2.12.4, sbtVersion: 1.1.1, builtAtString: 2018-12-21 23:41:18.566, builtAtMillis: 1545435678566
circuit NV_NVDLA_CMAC_CORE_rt_out : 
  module NV_NVDLA_CMAC_CORE_rt_out : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip out_data : UInt<23>[1], flip out_mask : UInt<1>[1], flip out_pd : UInt<9>, flip out_pvld : UInt<1>, mac2accu_data : UInt<23>[1], mac2accu_mask : UInt<1>[1], mac2accu_pd : UInt<9>, mac2accu_pvld : UInt<1>, dp2reg_done : UInt<1>}
    
    wire out_rt_pvld_d_0 : UInt<1> @[NV_NVDLA_CMAC_CORE_rt_out.scala 49:29]
    reg out_rt_pvld_d_1 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 50:67]
    reg out_rt_pvld_d_2 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 50:67]
    wire out_rt_mask_d_0 : UInt<1>[1] @[NV_NVDLA_CMAC_CORE_rt_out.scala 52:29]
    wire _T_78 : UInt<1>[1] @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:75]
    _T_78[0] <= UInt<1>("h00") @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:75]
    reg out_rt_mask_d_1 : UInt<1>[1], clock with : (reset => (reset, _T_78)) @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:67]
    wire _T_99 : UInt<1>[1] @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:75]
    _T_99[0] <= UInt<1>("h00") @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:75]
    reg out_rt_mask_d_2 : UInt<1>[1], clock with : (reset => (reset, _T_99)) @[NV_NVDLA_CMAC_CORE_rt_out.scala 53:67]
    wire out_rt_pd_d_0 : UInt<9> @[NV_NVDLA_CMAC_CORE_rt_out.scala 55:27]
    reg out_rt_pd_d_1 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 56:65]
    reg out_rt_pd_d_2 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 56:65]
    wire out_rt_data_d_0 : UInt<23>[1] @[retiming.scala 9:60]
    reg out_rt_data_d_1 : UInt<23>[1], clock @[retiming.scala 9:92]
    reg out_rt_data_d_2 : UInt<23>[1], clock @[retiming.scala 9:92]
    wire dp2reg_done_d_0 : UInt<1> @[NV_NVDLA_CMAC_CORE_rt_out.scala 60:29]
    reg dp2reg_done_d_1 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 61:67]
    reg dp2reg_done_d_2 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[NV_NVDLA_CMAC_CORE_rt_out.scala 61:67]
    out_rt_pvld_d_0 <= io.out_pvld @[NV_NVDLA_CMAC_CORE_rt_out.scala 63:22]
    out_rt_mask_d_0[0] <= io.out_mask[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 64:22]
    out_rt_pd_d_0 <= io.out_pd @[NV_NVDLA_CMAC_CORE_rt_out.scala 65:20]
    out_rt_data_d_0[0] <= io.out_data[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 66:22]
    node _T_138 = bits(io.out_pd, 8, 8) @[NV_NVDLA_CMAC_CORE_rt_out.scala 68:34]
    node _T_139 = bits(io.out_pd, 6, 6) @[NV_NVDLA_CMAC_CORE_rt_out.scala 68:88]
    node _T_140 = and(_T_138, _T_139) @[NV_NVDLA_CMAC_CORE_rt_out.scala 68:78]
    node _T_141 = and(_T_140, io.out_pvld) @[NV_NVDLA_CMAC_CORE_rt_out.scala 68:133]
    dp2reg_done_d_0 <= _T_141 @[NV_NVDLA_CMAC_CORE_rt_out.scala 68:22]
    out_rt_pvld_d_1 <= out_rt_pvld_d_0 @[NV_NVDLA_CMAC_CORE_rt_out.scala 73:28]
    out_rt_mask_d_1[0] <= out_rt_mask_d_0[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:28]
    when out_rt_pvld_d_0 : @[NV_NVDLA_CMAC_CORE_rt_out.scala 75:31]
      out_rt_pd_d_1 <= out_rt_pd_d_0 @[NV_NVDLA_CMAC_CORE_rt_out.scala 76:30]
      skip @[NV_NVDLA_CMAC_CORE_rt_out.scala 75:31]
    when out_rt_mask_d_0[0] : @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:38]
      out_rt_data_d_1[0] <= out_rt_data_d_0[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 80:39]
      skip @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:38]
    dp2reg_done_d_1 <= dp2reg_done_d_0 @[NV_NVDLA_CMAC_CORE_rt_out.scala 83:28]
    out_rt_pvld_d_2 <= out_rt_pvld_d_1 @[NV_NVDLA_CMAC_CORE_rt_out.scala 73:28]
    out_rt_mask_d_2[0] <= out_rt_mask_d_1[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:28]
    when out_rt_pvld_d_1 : @[NV_NVDLA_CMAC_CORE_rt_out.scala 75:31]
      out_rt_pd_d_2 <= out_rt_pd_d_1 @[NV_NVDLA_CMAC_CORE_rt_out.scala 76:30]
      skip @[NV_NVDLA_CMAC_CORE_rt_out.scala 75:31]
    when out_rt_mask_d_1[0] : @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:38]
      out_rt_data_d_2[0] <= out_rt_data_d_1[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 80:39]
      skip @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:38]
    dp2reg_done_d_2 <= dp2reg_done_d_1 @[NV_NVDLA_CMAC_CORE_rt_out.scala 83:28]
    io.mac2accu_pvld <= out_rt_pvld_d_2 @[NV_NVDLA_CMAC_CORE_rt_out.scala 86:22]
    io.mac2accu_mask[0] <= out_rt_mask_d_2[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 87:22]
    io.mac2accu_pd <= out_rt_pd_d_2 @[NV_NVDLA_CMAC_CORE_rt_out.scala 88:20]
    io.mac2accu_data[0] <= out_rt_data_d_2[0] @[NV_NVDLA_CMAC_CORE_rt_out.scala 89:22]
    io.dp2reg_done <= dp2reg_done_d_2 @[NV_NVDLA_CMAC_CORE_rt_out.scala 91:20]
    
