Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov  4 12:02:10 2025
| Host         : CHlaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|     14 |            2 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             310 |           59 |
| Yes          | No                    | No                     |             208 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+-----------------------------------------+------------------+----------------+
| ~clk6_25_BUFG  |                                |                                         |                2 |              4 |
|  clk_IBUF_BUFG | game/player_x[3]_i_2_n_0       | game/player_x[3]_i_1_n_0                |                3 |              8 |
|  clk_IBUF_BUFG | game/score[7]_i_1_n_0          | btnC_IBUF                               |                3 |             14 |
|  clk_IBUF_BUFG | game/time_s[6]_i_1_n_0         | btnC_IBUF                               |                2 |             14 |
|  clk_IBUF_BUFG | game/coin_y[5]_i_1_n_0         | btnC_IBUF                               |                4 |             26 |
| ~clk6_25_BUFG  |                                | oled_left/frame_counter[16]_i_1_n_0     |                5 |             34 |
| ~clk6_25_BUFG  |                                | oled_right/frame_counter[16]_i_1__0_n_0 |                5 |             34 |
| ~clk6_25_BUFG  | oled_left/delay[0]_i_1_n_0     |                                         |                5 |             40 |
| ~clk6_25_BUFG  | oled_right/delay[0]_i_1__0_n_0 |                                         |                5 |             40 |
|  clk_IBUF_BUFG |                                | div6_25/slow_clk                        |                8 |             62 |
| ~clk6_25_BUFG  | oled_right/state               |                                         |               10 |             64 |
| ~clk6_25_BUFG  | oled_left/state                |                                         |                8 |             64 |
| ~clk6_25_BUFG  |                                | oled_right/spi_word[39]_i_1__0_n_0      |               21 |             90 |
| ~clk6_25_BUFG  |                                | oled_left/spi_word[39]_i_1_n_0          |               20 |             90 |
|  clk_IBUF_BUFG |                                |                                         |               48 |            256 |
+----------------+--------------------------------+-----------------------------------------+------------------+----------------+


