import "primitives/core.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    r = std_reg(1);
  }
  wires {
    group do_incr {
      r.in = 1'd1;
      r.write_en = 1'd1;
      do_incr[done] = r.done;
    }
    group _empty<"static"=0> {
      _empty[done] = 1'd1;
    }
  }

  control {
    if r.out with do_incr {
      do_incr;
    } else {
      _empty;
    }
  }
}
