<session version="1.1" release="S-2021.09-SP2" timestp="2022-08-15 17:38:00 GMT">
  <info>
    <attr name="datetime" value="Mon Aug 15 22:43:02 2022
"/>
    <attr name="command" value="urg -report assets -dir results/BOOT/config_ss_boot_test.vdb/ results/DMA/bcpu_bfm_dma_base_test.vdb/ results/DMA/bcpu_bfm_dma_CHANNEL_ABORT_test.vdb/ results/DMA/bcpu_bfm_dma_DST_DEC_ERR_IntStat_test.vdb/ results/DMA/bcpu_bfm_dma_Memory2Memory_Multi_Block_Data_Transfer_test.vdb/ results/DMA/bcpu_bfm_dma_Memory2Memory_Single_Block_Data_Transfer_test.vdb/ results/DMA/bcpu_bfm_dma_MemToPeripheral_test.vdb/ results/DMA/bcpu_bfm_dma_Peripheral2Memory_Single_Block_Data_Transfer_SRC_test.vdb/ results/DMA/bcpu_bfm_dma_PeripheralToMemory_test.vdb/ results/DMA/bcpu_bfm_dma_SLVIF_CommonReg_RD2WO_ERR_Int_Mask_test.vdb/ results/DMA/bcpu_bfm_dma_SLVIF_CommonReg_RD2WO_ERR_IntStat_test.vdb/ results/DMA/bcpu_bfm_dma_SLVIF_CommonReg_UndfnSpc_ERR_IntStat_test.vdb/ results/DMA/bcpu_bfm_dma_SLVIF_CommonReg_WR2RO_ERR_Int_Mask_test.vdb/ results/DMA/bcpu_bfm_dma_SpiToMemory_test.vdb/ results/DMA/bcpu_bfm_dma_SramBanks_test.vdb/ results/DMA/bcpu_bfm_dma_SramIntraBankFixedBurst_test.vdb/ results/DMA/bcpu_bfm_dma_SramIntraBank_test.vdb/ results/DMA/bcpu_bfm_dma_SRC_DEC_ERR_IntStat_test.vdb/ results/DMA/bcpu_bfm_dma_test.vdb/ results/DMA/bcpu_bfm_dma_TFR_DONE_Int_Mask_test.vdb/ results/FCB/bcpu_bfm_fcb_nochksum_test.vdb/ results/FCB/bcpu_bfm_fcb_plc_test.vdb/ results/FCB/bcpu_bfm_fcb_prechksum_test.vdb/ results/GPIO/acpu_bfm_gpio_test.vdb/ results/GPIO/bcpu_bfm_gpio_test.vdb/ results/GPIO/simv.vdb/ results/GPT/acpu_bfm_gpt_test.vdb/ results/GPT/bcpu_bfm_gpt_test.vdb/ results/I2C/acpu_bfm_i2c_test.vdb/ results/I2C/bcpu_bfm_i2c_master_multi_rx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_master_rx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_master_tx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_reset_state_test.vdb/ results/I2C/bcpu_bfm_i2c_rw_inverting_bits_test.vdb/ results/I2C/bcpu_bfm_i2c_slv_rx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_slv_tx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_test.vdb/ results/PCB/bcpu_bfm_pcb_a_inc_test.vdb/ results/PCB/bcpu_bfm_pcb_bit_bash_test.vdb/ results/PCB/bcpu_bfm_pcb_en_test.vdb/ results/PCB/bcpu_bfm_pcb_parity_test.vdb/ results/PCB/bcpu_bfm_pcb_s_inc_test.vdb/ results/PCB/bcpu_bfm_pcb_split_test.vdb/ results/SCU/acpu_bfm_scu_test.vdb/ results/SCU/bcpu_bfm_scu_test.vdb/ results/SPI/acpu_bfm_spi_test.vdb/ results/SPI/bcpu_bfm_spi_as_slv_reg_mode_test.vdb/ results/SPI/bcpu_bfm_spi_DualModeWrite_via_dma_test.vdb/ results/SPI/bcpu_bfm_spi_fcb_test.vdb/ results/SPI/bcpu_bfm_spi_m_ahb_mem_rd_test.vdb/ results/SPI/bcpu_bfm_spi_m_rd_test.vdb/ results/SPI/bcpu_bfm_spi_m_wr_test.vdb/ results/SPI/bcpu_bfm_spi_QuadModeWrite_via_dma_test.vdb/ results/SPI/bcpu_bfm_spi_SingleModeRead_via_dma_hwhs_test.vdb/ results/SPI/bcpu_bfm_spi_SingleModeWrite_via_dma_test.vdb/ results/SPI/bcpu_bfm_spi_test.vdb/ results/SPI/bcpu_bfm_spi_write_via_dma_hwhs_test.vdb/ results/SRAM/acpu_bfm_sram_test.vdb/ results/SRAM/bcpu_bfm_sram_test.vdb/ results/UART0/acpu_bfm_uart0_test.vdb/ results/UART0/bcpu_bfm_uart0_clk_gating_test.vdb/ results/UART0/bcpu_bfm_uart0_directed_test.vdb/ results/UART0/bcpu_bfm_uart0_loopback_test.vdb/ results/UART0/bcpu_bfm_uart0_reset_test.vdb/ results/UART0/bcpu_bfm_uart0_rx_vip_tx_test.vdb/ results/UART0/bcpu_bfm_uart0_test.vdb/ results/UART0/bcpu_bfm_uart0_tx_test.vdb/ results/UART1/acpu_bfm_uart1_test.vdb/ results/UART1/bcpu_bfm_uart1_clk_gating_test.vdb/ results/UART1/bcpu_bfm_uart1_loopback_test.vdb/ results/UART1/bcpu_bfm_uart1_reset_test.vdb/ results/UART1/bcpu_bfm_uart1_rx_vip_tx_test.vdb/ results/UART1/bcpu_bfm_uart1_test.vdb/ results/UART1/bcpu_bfm_uart1_tx_test.vdb/ results/UART1/bcpu_bfm_uart1_vip_txrx_test.vdb/ results/USB/bcpu_usb_por_test.vdb/ results/USB/bcpu_usb_rd_wr_test.vdb/ results/USB/bcpu_usb_sw_reset_test.vdb/ results/WDT/simv.vdb/ -full64 -elfile tb_src/usr_envs/DMA/dma_exclusion.el tb_src/usr_envs/I2C/only_interface.el tb_src/usr_envs/UART0/Uart0_top_exclusion.el tb_src/usr_envs/UART1/Uart1_top_exclusion.el tb_src/usr_envs/SPI/toggle_cov_ports_only.el tb_src/usr_envs/FCB/toggle_cov_fcb.el"/>
    <attr name="top_instance" value="config_ss_tb"/>
  </info>
  <hvp>
    <datadef>
      <metdef name="Line" type="ratio" aggregator="average" builtin="1" />
      <metdef name="Cond" type="ratio" aggregator="average" builtin="1" />
      <metdef name="Toggle" type="ratio" aggregator="average" builtin="1" />
      <metdef name="FSM" type="ratio" aggregator="average" builtin="1" />
      <metdef name="Branch" type="ratio" aggregator="average" builtin="1" />
      <metdef name="Assert" type="ratio" aggregator="average" builtin="1" />
    </datadef>
  </hvp>
  <old_coverage>
  <scope type="top" name="top">
    <metric name="Line" value="137174/258267" />
    <metric name="Cond" value="29858/74365" />
    <metric name="Toggle" value="968180/9801060" />
    <metric name="FSM" value="233/5065" />
    <metric name="Branch" value="90219/204127" />
    <metric name="Assert" value="20/52" />
  </scope>
  <scope type="instance" name="top">
  </scope>
  <scope type="group" name="top">
  </scope>
  <scope type="assert" name="Statistics">
    <scorelist type="total" name="Design Hierarchy Assert">
      <score name="Assert" value="20/52" />
      <score name="Score" value="38.46" />
    </scorelist>
    <scorelist type="total" name="Module List Assert">
      <score name="Assert" value="8/62" />
      <score name="Score" value="12.90" />
    </scorelist>
    <scorelist type="total" name="Assertion">
      <score name="Assert" value="26/94" />
      <score name="Score" value="27.66" />
    </scorelist>
  </scope>
  </old_coverage>
</session>