// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_Filter2D136 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        p_kernel_val_0_V_0_dout,
        p_kernel_val_0_V_0_empty_n,
        p_kernel_val_0_V_0_read,
        p_kernel_val_0_V_1_dout,
        p_kernel_val_0_V_1_empty_n,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_dout,
        p_kernel_val_0_V_2_empty_n,
        p_kernel_val_0_V_2_read,
        p_kernel_val_0_V_3_dout,
        p_kernel_val_0_V_3_empty_n,
        p_kernel_val_0_V_3_read,
        p_kernel_val_0_V_4_dout,
        p_kernel_val_0_V_4_empty_n,
        p_kernel_val_0_V_4_read,
        p_kernel_val_1_V_0_dout,
        p_kernel_val_1_V_0_empty_n,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_1_dout,
        p_kernel_val_1_V_1_empty_n,
        p_kernel_val_1_V_1_read,
        p_kernel_val_1_V_2_dout,
        p_kernel_val_1_V_2_empty_n,
        p_kernel_val_1_V_2_read,
        p_kernel_val_1_V_3_dout,
        p_kernel_val_1_V_3_empty_n,
        p_kernel_val_1_V_3_read,
        p_kernel_val_1_V_4_dout,
        p_kernel_val_1_V_4_empty_n,
        p_kernel_val_1_V_4_read,
        p_kernel_val_2_V_0_dout,
        p_kernel_val_2_V_0_empty_n,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_dout,
        p_kernel_val_2_V_1_empty_n,
        p_kernel_val_2_V_1_read,
        p_kernel_val_2_V_2_dout,
        p_kernel_val_2_V_2_empty_n,
        p_kernel_val_2_V_2_read,
        p_kernel_val_2_V_3_dout,
        p_kernel_val_2_V_3_empty_n,
        p_kernel_val_2_V_3_read,
        p_kernel_val_2_V_4_dout,
        p_kernel_val_2_V_4_empty_n,
        p_kernel_val_2_V_4_read,
        p_kernel_val_3_V_0_dout,
        p_kernel_val_3_V_0_empty_n,
        p_kernel_val_3_V_0_read,
        p_kernel_val_3_V_1_dout,
        p_kernel_val_3_V_1_empty_n,
        p_kernel_val_3_V_1_read,
        p_kernel_val_3_V_2_dout,
        p_kernel_val_3_V_2_empty_n,
        p_kernel_val_3_V_2_read,
        p_kernel_val_3_V_3_dout,
        p_kernel_val_3_V_3_empty_n,
        p_kernel_val_3_V_3_read,
        p_kernel_val_3_V_4_dout,
        p_kernel_val_3_V_4_empty_n,
        p_kernel_val_3_V_4_read,
        p_kernel_val_4_V_0_dout,
        p_kernel_val_4_V_0_empty_n,
        p_kernel_val_4_V_0_read,
        p_kernel_val_4_V_1_dout,
        p_kernel_val_4_V_1_empty_n,
        p_kernel_val_4_V_1_read,
        p_kernel_val_4_V_2_dout,
        p_kernel_val_4_V_2_empty_n,
        p_kernel_val_4_V_2_read,
        p_kernel_val_4_V_3_dout,
        p_kernel_val_4_V_3_empty_n,
        p_kernel_val_4_V_3_read,
        p_kernel_val_4_V_4_dout,
        p_kernel_val_4_V_4_empty_n,
        p_kernel_val_4_V_4_read,
        anchor_x_V_dout,
        anchor_x_V_empty_n,
        anchor_x_V_read,
        anchor_y_V_dout,
        anchor_y_V_empty_n,
        anchor_y_V_read
);

parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st12_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_4 = 13'b100;
parameter    ap_const_lv12_2 = 12'b10;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv8_FF = 8'b11111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [11:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [7:0] p_kernel_val_0_V_0_dout;
input   p_kernel_val_0_V_0_empty_n;
output   p_kernel_val_0_V_0_read;
input  [7:0] p_kernel_val_0_V_1_dout;
input   p_kernel_val_0_V_1_empty_n;
output   p_kernel_val_0_V_1_read;
input  [7:0] p_kernel_val_0_V_2_dout;
input   p_kernel_val_0_V_2_empty_n;
output   p_kernel_val_0_V_2_read;
input  [7:0] p_kernel_val_0_V_3_dout;
input   p_kernel_val_0_V_3_empty_n;
output   p_kernel_val_0_V_3_read;
input  [7:0] p_kernel_val_0_V_4_dout;
input   p_kernel_val_0_V_4_empty_n;
output   p_kernel_val_0_V_4_read;
input  [7:0] p_kernel_val_1_V_0_dout;
input   p_kernel_val_1_V_0_empty_n;
output   p_kernel_val_1_V_0_read;
input  [7:0] p_kernel_val_1_V_1_dout;
input   p_kernel_val_1_V_1_empty_n;
output   p_kernel_val_1_V_1_read;
input  [7:0] p_kernel_val_1_V_2_dout;
input   p_kernel_val_1_V_2_empty_n;
output   p_kernel_val_1_V_2_read;
input  [7:0] p_kernel_val_1_V_3_dout;
input   p_kernel_val_1_V_3_empty_n;
output   p_kernel_val_1_V_3_read;
input  [7:0] p_kernel_val_1_V_4_dout;
input   p_kernel_val_1_V_4_empty_n;
output   p_kernel_val_1_V_4_read;
input  [7:0] p_kernel_val_2_V_0_dout;
input   p_kernel_val_2_V_0_empty_n;
output   p_kernel_val_2_V_0_read;
input  [7:0] p_kernel_val_2_V_1_dout;
input   p_kernel_val_2_V_1_empty_n;
output   p_kernel_val_2_V_1_read;
input  [7:0] p_kernel_val_2_V_2_dout;
input   p_kernel_val_2_V_2_empty_n;
output   p_kernel_val_2_V_2_read;
input  [7:0] p_kernel_val_2_V_3_dout;
input   p_kernel_val_2_V_3_empty_n;
output   p_kernel_val_2_V_3_read;
input  [7:0] p_kernel_val_2_V_4_dout;
input   p_kernel_val_2_V_4_empty_n;
output   p_kernel_val_2_V_4_read;
input  [7:0] p_kernel_val_3_V_0_dout;
input   p_kernel_val_3_V_0_empty_n;
output   p_kernel_val_3_V_0_read;
input  [7:0] p_kernel_val_3_V_1_dout;
input   p_kernel_val_3_V_1_empty_n;
output   p_kernel_val_3_V_1_read;
input  [7:0] p_kernel_val_3_V_2_dout;
input   p_kernel_val_3_V_2_empty_n;
output   p_kernel_val_3_V_2_read;
input  [7:0] p_kernel_val_3_V_3_dout;
input   p_kernel_val_3_V_3_empty_n;
output   p_kernel_val_3_V_3_read;
input  [7:0] p_kernel_val_3_V_4_dout;
input   p_kernel_val_3_V_4_empty_n;
output   p_kernel_val_3_V_4_read;
input  [7:0] p_kernel_val_4_V_0_dout;
input   p_kernel_val_4_V_0_empty_n;
output   p_kernel_val_4_V_0_read;
input  [7:0] p_kernel_val_4_V_1_dout;
input   p_kernel_val_4_V_1_empty_n;
output   p_kernel_val_4_V_1_read;
input  [7:0] p_kernel_val_4_V_2_dout;
input   p_kernel_val_4_V_2_empty_n;
output   p_kernel_val_4_V_2_read;
input  [7:0] p_kernel_val_4_V_3_dout;
input   p_kernel_val_4_V_3_empty_n;
output   p_kernel_val_4_V_3_read;
input  [7:0] p_kernel_val_4_V_4_dout;
input   p_kernel_val_4_V_4_empty_n;
output   p_kernel_val_4_V_4_read;
input  [0:0] anchor_x_V_dout;
input   anchor_x_V_empty_n;
output   anchor_x_V_read;
input  [0:0] anchor_y_V_dout;
input   anchor_y_V_empty_n;
output   anchor_y_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg p_kernel_val_0_V_0_read;
reg p_kernel_val_0_V_1_read;
reg p_kernel_val_0_V_2_read;
reg p_kernel_val_0_V_3_read;
reg p_kernel_val_0_V_4_read;
reg p_kernel_val_1_V_0_read;
reg p_kernel_val_1_V_1_read;
reg p_kernel_val_1_V_2_read;
reg p_kernel_val_1_V_3_read;
reg p_kernel_val_1_V_4_read;
reg p_kernel_val_2_V_0_read;
reg p_kernel_val_2_V_1_read;
reg p_kernel_val_2_V_2_read;
reg p_kernel_val_2_V_3_read;
reg p_kernel_val_2_V_4_read;
reg p_kernel_val_3_V_0_read;
reg p_kernel_val_3_V_1_read;
reg p_kernel_val_3_V_2_read;
reg p_kernel_val_3_V_3_read;
reg p_kernel_val_3_V_4_read;
reg p_kernel_val_4_V_0_read;
reg p_kernel_val_4_V_1_read;
reg p_kernel_val_4_V_2_read;
reg p_kernel_val_4_V_3_read;
reg p_kernel_val_4_V_4_read;
reg anchor_x_V_read;
reg anchor_y_V_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_23;
reg    p_src_rows_V_blk_n;
reg    p_src_cols_V_blk_n;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_183;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg   [0:0] tmp_23_i_reg_4904;
reg   [0:0] brmerge_i_i_reg_4996;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg   [0:0] brmerge396_i_i_reg_5024;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg    p_kernel_val_0_V_0_blk_n;
reg    p_kernel_val_0_V_1_blk_n;
reg    p_kernel_val_0_V_2_blk_n;
reg    p_kernel_val_0_V_3_blk_n;
reg    p_kernel_val_0_V_4_blk_n;
reg    p_kernel_val_1_V_0_blk_n;
reg    p_kernel_val_1_V_1_blk_n;
reg    p_kernel_val_1_V_2_blk_n;
reg    p_kernel_val_1_V_3_blk_n;
reg    p_kernel_val_1_V_4_blk_n;
reg    p_kernel_val_2_V_0_blk_n;
reg    p_kernel_val_2_V_1_blk_n;
reg    p_kernel_val_2_V_2_blk_n;
reg    p_kernel_val_2_V_3_blk_n;
reg    p_kernel_val_2_V_4_blk_n;
reg    p_kernel_val_3_V_0_blk_n;
reg    p_kernel_val_3_V_1_blk_n;
reg    p_kernel_val_3_V_2_blk_n;
reg    p_kernel_val_3_V_3_blk_n;
reg    p_kernel_val_3_V_4_blk_n;
reg    p_kernel_val_4_V_0_blk_n;
reg    p_kernel_val_4_V_1_blk_n;
reg    p_kernel_val_4_V_2_blk_n;
reg    p_kernel_val_4_V_3_blk_n;
reg    p_kernel_val_4_V_4_blk_n;
reg    anchor_x_V_blk_n;
reg    anchor_y_V_blk_n;
reg   [11:0] p_0153_0_i_i_reg_897;
reg   [7:0] src_kernel_win_0_val_4_0_reg_918;
reg   [7:0] src_kernel_win_0_val_3_0_reg_931;
reg   [7:0] col_buf_1_val_0_0_reg_957;
reg   [7:0] src_kernel_win_1_val_4_0_reg_969;
reg   [7:0] src_kernel_win_1_val_3_0_reg_982;
reg   [7:0] col_buf_2_val_0_0_reg_1008;
reg   [7:0] src_kernel_win_2_val_4_0_reg_1020;
reg   [7:0] src_kernel_win_2_val_3_0_reg_1033;
reg   [7:0] p_kernel_val_0_V_0_read_reg_4119;
reg    ap_sig_345;
reg   [7:0] p_kernel_val_0_V_1_read_reg_4124;
reg   [7:0] p_kernel_val_0_V_2_read_reg_4129;
reg   [7:0] p_kernel_val_0_V_3_read_reg_4134;
reg   [7:0] p_kernel_val_0_V_4_read_reg_4139;
reg   [7:0] p_kernel_val_1_V_0_read_reg_4144;
reg   [7:0] p_kernel_val_1_V_1_read_reg_4149;
reg   [7:0] p_kernel_val_1_V_2_read_reg_4154;
reg   [7:0] p_kernel_val_1_V_3_read_reg_4159;
reg   [7:0] p_kernel_val_1_V_4_read_reg_4164;
reg   [7:0] p_kernel_val_2_V_0_read_reg_4169;
reg   [7:0] p_kernel_val_2_V_1_read_reg_4174;
reg   [7:0] p_kernel_val_2_V_2_read_reg_4179;
reg   [7:0] p_kernel_val_2_V_3_read_reg_4184;
reg   [7:0] p_kernel_val_2_V_4_read_reg_4189;
reg   [7:0] p_kernel_val_3_V_0_read_reg_4194;
reg   [7:0] p_kernel_val_3_V_1_read_reg_4199;
reg   [7:0] p_kernel_val_3_V_2_read_reg_4204;
reg   [7:0] p_kernel_val_3_V_3_read_reg_4209;
reg   [7:0] p_kernel_val_3_V_4_read_reg_4214;
reg   [7:0] p_kernel_val_4_V_0_read_reg_4219;
reg   [7:0] p_kernel_val_4_V_1_read_reg_4224;
reg   [7:0] p_kernel_val_4_V_2_read_reg_4229;
reg   [7:0] p_kernel_val_4_V_3_read_reg_4234;
reg   [7:0] p_kernel_val_4_V_4_read_reg_4239;
reg   [11:0] p_src_rows_V_read_reg_4244;
wire   [12:0] rows_cast_i_fu_1137_p1;
reg   [12:0] rows_cast_i_reg_4250;
reg   [11:0] p_src_cols_V_read_reg_4255;
wire   [12:0] cols_cast_i_fu_1141_p1;
reg   [12:0] cols_cast_i_reg_4261;
reg   [0:0] anchor_x_V_read_reg_4266;
reg   [0:0] anchor_y_V_read_reg_4272;
wire   [1:0] tmp_6_i_fu_1145_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_415;
wire   [11:0] start_row_cast_i_cast_cast_fu_1164_p3;
reg   [11:0] start_row_cast_i_cast_cast_reg_4679;
wire   [0:0] tmp_7_i_fu_1151_p2;
wire   [11:0] start_col_cast_i_cast_cast_fu_1178_p3;
reg   [11:0] start_col_cast_i_cast_cast_reg_4684;
wire   [12:0] heightloop_fu_1185_p2;
reg   [12:0] heightloop_reg_4689;
wire   [12:0] widthloop_fu_1190_p2;
reg   [12:0] widthloop_reg_4694;
wire  signed [15:0] OP2_V_2_0_i_fu_1195_p1;
reg  signed [15:0] OP2_V_2_0_i_reg_4699;
wire  signed [15:0] OP2_V_2_0_1_i_fu_1198_p1;
reg  signed [15:0] OP2_V_2_0_1_i_reg_4706;
wire  signed [15:0] OP2_V_2_0_2_i_fu_1201_p1;
reg  signed [15:0] OP2_V_2_0_2_i_reg_4713;
wire  signed [15:0] OP2_V_2_0_3_i_fu_1204_p1;
reg  signed [15:0] OP2_V_2_0_3_i_reg_4720;
wire  signed [15:0] OP2_V_2_0_4_i_fu_1207_p1;
reg  signed [15:0] OP2_V_2_0_4_i_reg_4727;
wire  signed [15:0] OP2_V_2_1_i_fu_1210_p1;
reg  signed [15:0] OP2_V_2_1_i_reg_4734;
wire  signed [15:0] OP2_V_2_1_1_i_fu_1213_p1;
reg  signed [15:0] OP2_V_2_1_1_i_reg_4741;
wire  signed [15:0] OP2_V_2_1_2_i_fu_1216_p1;
reg  signed [15:0] OP2_V_2_1_2_i_reg_4748;
wire  signed [15:0] OP2_V_2_1_3_i_fu_1219_p1;
reg  signed [15:0] OP2_V_2_1_3_i_reg_4755;
wire  signed [15:0] OP2_V_2_1_4_i_fu_1222_p1;
reg  signed [15:0] OP2_V_2_1_4_i_reg_4762;
wire  signed [15:0] OP2_V_2_2_i_fu_1225_p1;
reg  signed [15:0] OP2_V_2_2_i_reg_4769;
wire  signed [15:0] OP2_V_2_2_1_i_fu_1228_p1;
reg  signed [15:0] OP2_V_2_2_1_i_reg_4776;
wire  signed [15:0] OP2_V_2_2_2_i_fu_1231_p1;
reg  signed [15:0] OP2_V_2_2_2_i_reg_4783;
wire  signed [15:0] OP2_V_2_2_3_i_fu_1234_p1;
reg  signed [15:0] OP2_V_2_2_3_i_reg_4790;
wire  signed [15:0] OP2_V_2_2_4_i_fu_1237_p1;
reg  signed [15:0] OP2_V_2_2_4_i_reg_4797;
wire  signed [15:0] OP2_V_2_3_i_fu_1240_p1;
reg  signed [15:0] OP2_V_2_3_i_reg_4804;
wire  signed [15:0] OP2_V_2_3_1_i_fu_1243_p1;
reg  signed [15:0] OP2_V_2_3_1_i_reg_4811;
wire  signed [15:0] OP2_V_2_3_2_i_fu_1246_p1;
reg  signed [15:0] OP2_V_2_3_2_i_reg_4818;
wire  signed [15:0] OP2_V_2_3_3_i_fu_1249_p1;
reg  signed [15:0] OP2_V_2_3_3_i_reg_4825;
wire  signed [15:0] OP2_V_2_3_4_i_fu_1252_p1;
reg  signed [15:0] OP2_V_2_3_4_i_reg_4832;
wire  signed [15:0] OP2_V_2_4_i_fu_1255_p1;
reg  signed [15:0] OP2_V_2_4_i_reg_4839;
wire  signed [15:0] OP2_V_2_4_1_i_fu_1258_p1;
reg  signed [15:0] OP2_V_2_4_1_i_reg_4846;
wire  signed [15:0] OP2_V_2_4_2_i_fu_1261_p1;
reg  signed [15:0] OP2_V_2_4_2_i_reg_4853;
wire  signed [15:0] OP2_V_2_4_3_i_fu_1264_p1;
reg  signed [15:0] OP2_V_2_4_3_i_reg_4860;
wire  signed [15:0] OP2_V_2_4_4_i_fu_1267_p1;
reg  signed [15:0] OP2_V_2_4_4_i_reg_4867;
wire   [0:0] tmp_19_i_fu_1274_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_486;
wire   [11:0] i_V_fu_1279_p2;
reg   [11:0] i_V_reg_4878;
wire   [0:0] tmp_20_i_fu_1285_p2;
reg   [0:0] tmp_20_i_reg_4883;
wire   [0:0] tmp_21_i_fu_1291_p2;
reg   [0:0] tmp_21_i_reg_4887;
wire   [0:0] tmp_22_i_fu_1296_p2;
reg   [0:0] tmp_22_i_reg_4894;
wire   [0:0] rev_fu_1306_p2;
reg   [0:0] rev_reg_4899;
wire   [0:0] tmp_23_i_fu_1316_p2;
reg    ap_sig_510;
reg    ap_sig_520;
reg   [0:0] ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter3;
wire   [11:0] j_V_fu_1321_p2;
wire   [0:0] tmp_24_i_fu_1327_p2;
reg   [0:0] tmp_24_i_reg_4913;
reg   [0:0] ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2;
wire   [0:0] tmp_25_i_fu_1332_p2;
reg   [0:0] tmp_25_i_reg_4932;
reg   [0:0] ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3;
wire   [0:0] brmerge_i_i_fu_1354_p2;
reg   [0:0] ap_reg_ppstg_brmerge_i_i_reg_4996_pp0_iter1;
reg   [10:0] k_buf_0_val_3_addr_reg_5000;
reg   [10:0] k_buf_0_val_2_addr_reg_5006;
reg   [10:0] k_buf_0_val_1_addr_reg_5012;
reg   [10:0] k_buf_0_val_0_addr_reg_5018;
reg   [10:0] ap_reg_ppstg_k_buf_0_val_0_addr_reg_5018_pp0_iter1;
wire   [0:0] brmerge396_i_i_fu_1375_p2;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter1;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter2;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter3;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter4;
reg   [0:0] ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter5;
reg   [10:0] k_buf_1_val_3_addr_reg_5028;
reg   [10:0] k_buf_1_val_2_addr_reg_5034;
reg   [10:0] k_buf_1_val_1_addr_reg_5040;
reg   [10:0] k_buf_1_val_0_addr_reg_5046;
reg   [10:0] ap_reg_ppstg_k_buf_1_val_0_addr_reg_5046_pp0_iter1;
reg   [10:0] ap_reg_ppstg_k_buf_1_val_0_addr_reg_5046_pp0_iter2;
reg   [10:0] k_buf_2_val_3_addr_reg_5052;
reg   [10:0] k_buf_2_val_2_addr_reg_5058;
reg   [10:0] k_buf_2_val_1_addr_reg_5064;
reg   [10:0] k_buf_2_val_0_addr_reg_5070;
reg   [10:0] ap_reg_ppstg_k_buf_2_val_0_addr_reg_5070_pp0_iter1;
reg   [10:0] ap_reg_ppstg_k_buf_2_val_0_addr_reg_5070_pp0_iter2;
wire   [7:0] col_buf_val_0_0_4_1_i_fu_1380_p3;
reg   [7:0] col_buf_val_0_0_4_1_i_reg_5081;
wire   [7:0] col_buf_val_0_0_3_1_i_fu_1387_p3;
reg   [7:0] col_buf_val_0_0_3_1_i_reg_5087;
wire   [7:0] col_buf_val_0_0_2_1_i_fu_1394_p3;
reg   [7:0] col_buf_val_0_0_2_1_i_reg_5093;
wire   [7:0] col_buf_val_0_0_1_1_i_fu_1401_p3;
reg   [7:0] col_buf_val_0_0_1_1_i_reg_5099;
wire   [7:0] k_buf_1_val_3_q0;
reg   [7:0] col_buf_1_val_0_4_reg_5110;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] col_buf_1_val_0_3_reg_5115;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] col_buf_1_val_0_2_reg_5120;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] col_buf_1_val_0_1_reg_5125;
wire   [7:0] k_buf_2_val_3_q0;
reg   [7:0] col_buf_2_val_0_4_reg_5135;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] col_buf_2_val_0_3_reg_5140;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] col_buf_2_val_0_2_reg_5145;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] col_buf_2_val_0_1_reg_5150;
wire   [7:0] p_src_kernel_win_0_val_4_4_i_fu_1467_p3;
reg   [7:0] p_src_kernel_win_0_val_4_4_i_reg_5155;
wire   [7:0] p_src_kernel_win_0_val_4_1_i_fu_1488_p3;
reg   [7:0] p_src_kernel_win_0_val_4_1_i_reg_5160;
wire   [7:0] p_src_kernel_win_0_val_3_3_i_fu_1495_p3;
reg   [7:0] p_src_kernel_win_0_val_3_3_i_reg_5165;
wire   [7:0] p_src_kernel_win_0_val_3_2_i_fu_1502_p3;
reg   [7:0] p_src_kernel_win_0_val_3_2_i_reg_5170;
wire   [7:0] p_src_kernel_win_0_val_3_1_i_fu_1509_p3;
reg   [7:0] p_src_kernel_win_0_val_3_1_i_reg_5175;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_0_val_3_1_i_reg_5175_pp0_iter3;
wire   [15:0] p_Val2_8_0_0_1_i_fu_1520_p2;
reg  signed [15:0] p_Val2_8_0_0_1_i_reg_5180;
wire   [15:0] p_Val2_8_0_0_2_i_fu_1529_p2;
reg  signed [15:0] p_Val2_8_0_0_2_i_reg_5185;
wire   [15:0] p_Val2_8_0_1_1_i_fu_1538_p2;
reg  signed [15:0] p_Val2_8_0_1_1_i_reg_5190;
wire   [7:0] col_buf_val_1_0_2_1_i_fu_1559_p3;
wire   [7:0] col_buf_val_1_0_1_1_i_fu_1565_p3;
wire   [7:0] col_buf_1_val_0_0_1_fu_1571_p3;
reg   [7:0] col_buf_1_val_0_0_1_reg_5207;
wire   [7:0] p_src_kernel_win_1_val_4_4_i_fu_1600_p3;
reg   [7:0] p_src_kernel_win_1_val_4_4_i_reg_5213;
wire   [7:0] p_src_kernel_win_1_val_4_1_i_fu_1621_p3;
reg   [7:0] p_src_kernel_win_1_val_4_1_i_reg_5218;
wire   [7:0] p_src_kernel_win_1_val_3_3_i_fu_1628_p3;
reg   [7:0] p_src_kernel_win_1_val_3_3_i_reg_5223;
wire   [7:0] p_src_kernel_win_1_val_3_2_i_fu_1635_p3;
reg   [7:0] p_src_kernel_win_1_val_3_2_i_reg_5228;
wire   [7:0] p_src_kernel_win_1_val_3_1_i_fu_1642_p3;
reg   [7:0] p_src_kernel_win_1_val_3_1_i_reg_5233;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_1_val_3_1_i_reg_5233_pp0_iter3;
wire   [15:0] p_Val2_8_1_0_1_i_fu_1653_p2;
reg  signed [15:0] p_Val2_8_1_0_1_i_reg_5238;
wire   [15:0] p_Val2_8_1_0_2_i_fu_1662_p2;
reg  signed [15:0] p_Val2_8_1_0_2_i_reg_5243;
wire   [15:0] p_Val2_8_1_1_1_i_fu_1671_p2;
reg  signed [15:0] p_Val2_8_1_1_1_i_reg_5248;
wire   [7:0] col_buf_val_2_0_2_1_i_fu_1692_p3;
wire   [7:0] col_buf_val_2_0_1_1_i_fu_1698_p3;
wire   [7:0] col_buf_2_val_0_0_1_fu_1704_p3;
reg   [7:0] col_buf_2_val_0_0_1_reg_5265;
wire   [7:0] p_src_kernel_win_2_val_4_4_i_fu_1733_p3;
reg   [7:0] p_src_kernel_win_2_val_4_4_i_reg_5271;
wire   [7:0] p_src_kernel_win_2_val_4_1_i_fu_1754_p3;
reg   [7:0] p_src_kernel_win_2_val_4_1_i_reg_5276;
wire   [7:0] p_src_kernel_win_2_val_3_3_i_fu_1761_p3;
reg   [7:0] p_src_kernel_win_2_val_3_3_i_reg_5281;
wire   [7:0] p_src_kernel_win_2_val_3_2_i_fu_1768_p3;
reg   [7:0] p_src_kernel_win_2_val_3_2_i_reg_5286;
wire   [7:0] p_src_kernel_win_2_val_3_1_i_fu_1775_p3;
reg   [7:0] p_src_kernel_win_2_val_3_1_i_reg_5291;
reg   [7:0] ap_reg_ppstg_p_src_kernel_win_2_val_3_1_i_reg_5291_pp0_iter3;
wire   [15:0] p_Val2_8_2_0_1_i_fu_1786_p2;
reg  signed [15:0] p_Val2_8_2_0_1_i_reg_5296;
wire   [15:0] p_Val2_8_2_0_2_i_fu_1795_p2;
reg  signed [15:0] p_Val2_8_2_0_2_i_reg_5301;
wire   [15:0] p_Val2_8_2_1_1_i_fu_1804_p2;
reg  signed [15:0] p_Val2_8_2_1_1_i_reg_5306;
reg   [7:0] src_kernel_win_0_val_0_0_1_reg_5311;
wire   [7:0] p_src_kernel_win_0_val_2_3_i_fu_1953_p3;
reg   [7:0] p_src_kernel_win_0_val_2_3_i_reg_5317;
wire   [7:0] p_src_kernel_win_0_val_2_2_i_fu_1960_p3;
reg   [7:0] p_src_kernel_win_0_val_2_2_i_reg_5322;
wire   [7:0] p_src_kernel_win_0_val_2_1_i_fu_1967_p3;
reg   [7:0] p_src_kernel_win_0_val_2_1_i_reg_5327;
wire   [7:0] p_src_kernel_win_0_val_1_4_i_fu_1974_p3;
reg   [7:0] p_src_kernel_win_0_val_1_4_i_reg_5332;
wire   [7:0] p_src_kernel_win_0_val_1_3_i_fu_1981_p3;
reg   [7:0] p_src_kernel_win_0_val_1_3_i_reg_5337;
wire   [7:0] p_src_kernel_win_0_val_1_1_i_fu_1995_p3;
reg   [7:0] p_src_kernel_win_0_val_1_1_i_reg_5342;
wire  signed [18:0] grp_fu_3806_p3;
reg  signed [18:0] tmp12_reg_5347;
wire  signed [17:0] grp_fu_3760_p3;
reg  signed [17:0] tmp14_reg_5352;
wire   [15:0] p_Val2_8_0_1_4_i_fu_2051_p2;
reg  signed [15:0] p_Val2_8_0_1_4_i_reg_5357;
wire   [15:0] p_Val2_8_0_2_1_i_fu_2060_p2;
reg  signed [15:0] p_Val2_8_0_2_1_i_reg_5362;
wire   [15:0] p_Val2_8_0_2_4_i_fu_2069_p2;
reg  signed [15:0] p_Val2_8_0_2_4_i_reg_5367;
wire   [15:0] p_Val2_8_0_3_2_i_fu_2078_p2;
reg  signed [15:0] p_Val2_8_0_3_2_i_reg_5372;
wire   [15:0] p_Val2_8_0_3_4_i_fu_2087_p2;
reg  signed [15:0] p_Val2_8_0_3_4_i_reg_5377;
wire   [7:0] p_src_kernel_win_1_val_2_3_i_fu_2147_p3;
reg   [7:0] p_src_kernel_win_1_val_2_3_i_reg_5382;
wire   [7:0] p_src_kernel_win_1_val_2_2_i_fu_2154_p3;
reg   [7:0] p_src_kernel_win_1_val_2_2_i_reg_5387;
wire   [7:0] p_src_kernel_win_1_val_2_1_i_fu_2161_p3;
reg   [7:0] p_src_kernel_win_1_val_2_1_i_reg_5392;
wire   [7:0] p_src_kernel_win_1_val_1_4_i_fu_2168_p3;
reg   [7:0] p_src_kernel_win_1_val_1_4_i_reg_5397;
wire   [7:0] p_src_kernel_win_1_val_1_3_i_fu_2175_p3;
reg   [7:0] p_src_kernel_win_1_val_1_3_i_reg_5402;
wire   [7:0] p_src_kernel_win_1_val_1_1_i_fu_2189_p3;
reg   [7:0] p_src_kernel_win_1_val_1_1_i_reg_5407;
wire  signed [18:0] grp_fu_4089_p3;
reg  signed [18:0] tmp32_reg_5412;
wire  signed [17:0] grp_fu_4004_p3;
reg  signed [17:0] tmp34_reg_5417;
wire   [15:0] p_Val2_8_1_1_4_i_fu_2245_p2;
reg  signed [15:0] p_Val2_8_1_1_4_i_reg_5422;
wire   [15:0] p_Val2_8_1_2_1_i_fu_2254_p2;
reg  signed [15:0] p_Val2_8_1_2_1_i_reg_5427;
wire   [15:0] p_Val2_8_1_2_4_i_fu_2263_p2;
reg  signed [15:0] p_Val2_8_1_2_4_i_reg_5432;
wire   [15:0] p_Val2_8_1_3_2_i_fu_2272_p2;
reg  signed [15:0] p_Val2_8_1_3_2_i_reg_5437;
wire   [15:0] p_Val2_8_1_3_4_i_fu_2281_p2;
reg  signed [15:0] p_Val2_8_1_3_4_i_reg_5442;
wire   [7:0] p_src_kernel_win_2_val_2_3_i_fu_2341_p3;
reg   [7:0] p_src_kernel_win_2_val_2_3_i_reg_5447;
wire   [7:0] p_src_kernel_win_2_val_2_2_i_fu_2348_p3;
reg   [7:0] p_src_kernel_win_2_val_2_2_i_reg_5452;
wire   [7:0] p_src_kernel_win_2_val_2_1_i_fu_2355_p3;
reg   [7:0] p_src_kernel_win_2_val_2_1_i_reg_5457;
wire   [7:0] p_src_kernel_win_2_val_1_4_i_fu_2362_p3;
reg   [7:0] p_src_kernel_win_2_val_1_4_i_reg_5462;
wire   [7:0] p_src_kernel_win_2_val_1_3_i_fu_2369_p3;
reg   [7:0] p_src_kernel_win_2_val_1_3_i_reg_5467;
wire   [7:0] p_src_kernel_win_2_val_1_1_i_fu_2383_p3;
reg   [7:0] p_src_kernel_win_2_val_1_1_i_reg_5472;
wire  signed [18:0] grp_fu_3974_p3;
reg  signed [18:0] tmp52_reg_5477;
wire  signed [17:0] grp_fu_4011_p3;
reg  signed [17:0] tmp54_reg_5482;
wire   [15:0] p_Val2_8_2_1_4_i_fu_2439_p2;
reg  signed [15:0] p_Val2_8_2_1_4_i_reg_5487;
wire   [15:0] p_Val2_8_2_2_1_i_fu_2448_p2;
reg  signed [15:0] p_Val2_8_2_2_1_i_reg_5492;
wire   [15:0] p_Val2_8_2_2_4_i_fu_2457_p2;
reg  signed [15:0] p_Val2_8_2_2_4_i_reg_5497;
wire   [15:0] p_Val2_8_2_3_2_i_fu_2466_p2;
reg  signed [15:0] p_Val2_8_2_3_2_i_reg_5502;
wire   [15:0] p_Val2_8_2_3_4_i_fu_2475_p2;
reg  signed [15:0] p_Val2_8_2_3_4_i_reg_5507;
wire   [7:0] p_src_kernel_win_0_val_0_4_i_fu_2619_p3;
reg   [7:0] p_src_kernel_win_0_val_0_4_i_reg_5512;
wire   [7:0] p_src_kernel_win_0_val_0_2_i_fu_2633_p3;
reg   [7:0] p_src_kernel_win_0_val_0_2_i_reg_5517;
wire   [7:0] p_src_kernel_win_0_val_0_1_i_fu_2640_p3;
reg   [7:0] p_src_kernel_win_0_val_0_1_i_reg_5522;
wire  signed [19:0] grp_fu_3799_p3;
reg  signed [19:0] tmp15_reg_5527;
wire  signed [16:0] grp_fu_3875_p3;
reg  signed [16:0] tmp16_reg_5532;
wire   [18:0] tmp21_fu_2693_p2;
reg   [18:0] tmp21_reg_5537;
wire   [15:0] p_Val2_8_0_4_1_i_fu_2715_p2;
reg  signed [15:0] p_Val2_8_0_4_1_i_reg_5542;
wire   [18:0] tmp29_fu_2732_p2;
reg   [18:0] tmp29_reg_5547;
reg   [18:0] ap_reg_ppstg_tmp29_reg_5547_pp0_iter5;
wire   [7:0] p_src_kernel_win_1_val_0_4_i_fu_2763_p3;
reg   [7:0] p_src_kernel_win_1_val_0_4_i_reg_5552;
wire   [7:0] p_src_kernel_win_1_val_0_2_i_fu_2777_p3;
reg   [7:0] p_src_kernel_win_1_val_0_2_i_reg_5557;
wire   [7:0] p_src_kernel_win_1_val_0_1_i_fu_2784_p3;
reg   [7:0] p_src_kernel_win_1_val_0_1_i_reg_5562;
wire  signed [19:0] grp_fu_3981_p3;
reg  signed [19:0] tmp35_reg_5567;
wire  signed [16:0] grp_fu_4018_p3;
reg  signed [16:0] tmp36_reg_5572;
wire   [18:0] tmp41_fu_2837_p2;
reg   [18:0] tmp41_reg_5577;
wire   [15:0] p_Val2_8_1_4_1_i_fu_2859_p2;
reg  signed [15:0] p_Val2_8_1_4_1_i_reg_5582;
wire   [18:0] tmp49_fu_2877_p2;
reg   [18:0] tmp49_reg_5587;
reg   [18:0] ap_reg_ppstg_tmp49_reg_5587_pp0_iter5;
wire   [7:0] p_src_kernel_win_2_val_0_4_i_fu_2908_p3;
reg   [7:0] p_src_kernel_win_2_val_0_4_i_reg_5592;
wire   [7:0] p_src_kernel_win_2_val_0_2_i_fu_2922_p3;
reg   [7:0] p_src_kernel_win_2_val_0_2_i_reg_5597;
wire   [7:0] p_src_kernel_win_2_val_0_1_i_fu_2929_p3;
reg   [7:0] p_src_kernel_win_2_val_0_1_i_reg_5602;
wire  signed [19:0] grp_fu_4104_p3;
reg  signed [19:0] tmp55_reg_5607;
wire  signed [16:0] grp_fu_3952_p3;
reg  signed [16:0] tmp56_reg_5612;
wire   [18:0] tmp61_fu_2982_p2;
reg   [18:0] tmp61_reg_5617;
wire   [15:0] p_Val2_8_2_4_1_i_fu_3004_p2;
reg  signed [15:0] p_Val2_8_2_4_1_i_reg_5622;
wire   [18:0] tmp69_fu_3022_p2;
reg   [18:0] tmp69_reg_5627;
reg   [18:0] ap_reg_ppstg_tmp69_reg_5627_pp0_iter5;
wire  signed [20:0] grp_fu_3860_p3;
reg  signed [20:0] tmp22_reg_5632;
wire  signed [17:0] grp_fu_3753_p3;
reg  signed [17:0] tmp24_reg_5637;
wire  signed [20:0] grp_fu_3845_p3;
reg  signed [20:0] tmp42_reg_5642;
wire  signed [17:0] grp_fu_3906_p3;
reg  signed [17:0] tmp44_reg_5647;
wire  signed [20:0] grp_fu_3959_p3;
reg  signed [20:0] tmp62_reg_5652;
wire  signed [17:0] grp_fu_3937_p3;
reg  signed [17:0] tmp64_reg_5657;
wire   [0:0] signbit_fu_3224_p3;
reg   [0:0] signbit_reg_5662;
wire   [7:0] p_Val2_5_fu_3262_p2;
reg   [7:0] p_Val2_5_reg_5668;
wire   [0:0] p_38_i_i_i_fu_3318_p2;
reg   [0:0] p_38_i_i_i_reg_5674;
wire   [0:0] p_39_demorgan_i_i_i_fu_3324_p2;
reg   [0:0] p_39_demorgan_i_i_i_reg_5680;
wire   [0:0] signbit_1_fu_3347_p3;
reg   [0:0] signbit_1_reg_5686;
wire   [7:0] p_Val2_8_fu_3385_p2;
reg   [7:0] p_Val2_8_reg_5692;
wire   [0:0] p_38_i_i_i1_fu_3441_p2;
reg   [0:0] p_38_i_i_i1_reg_5698;
wire   [0:0] p_39_demorgan_i_i_i1_fu_3447_p2;
reg   [0:0] p_39_demorgan_i_i_i1_reg_5704;
wire   [0:0] signbit_2_fu_3470_p3;
reg   [0:0] signbit_2_reg_5710;
wire   [7:0] p_Val2_17_fu_3508_p2;
reg   [7:0] p_Val2_17_reg_5716;
wire   [0:0] p_38_i_i_i2_fu_3564_p2;
reg   [0:0] p_38_i_i_i2_reg_5722;
wire   [0:0] p_39_demorgan_i_i_i2_fu_3570_p2;
reg   [0:0] p_39_demorgan_i_i_i2_reg_5728;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [7:0] k_buf_0_val_0_q0;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
reg   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [7:0] k_buf_0_val_1_q0;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
reg   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [7:0] k_buf_0_val_2_q0;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
reg   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
reg   [7:0] k_buf_0_val_3_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
reg   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
reg   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
reg   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
reg   [7:0] k_buf_1_val_3_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
reg   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
reg   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
reg   [7:0] k_buf_2_val_2_d1;
wire   [10:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
reg   [7:0] k_buf_2_val_3_d1;
reg   [1:0] tmp_5_i_reg_875;
reg   [11:0] p_0130_0_i_i_reg_886;
reg    ap_sig_cseq_ST_st12_fsm_4;
reg    ap_sig_1037;
wire   [7:0] ap_reg_phiprechg_col_buf_0_val_0_0_reg_908pp0_it1;
reg   [7:0] ap_reg_phiprechg_col_buf_0_val_0_0_reg_908pp0_it2;
reg   [7:0] col_buf_0_val_0_0_phi_fu_911_p4;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_4_0_reg_918pp0_it2;
reg   [7:0] src_kernel_win_0_val_4_0_phi_fu_921_p6;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_3_0_reg_931pp0_it2;
reg   [7:0] src_kernel_win_0_val_3_0_phi_fu_934_p6;
wire   [7:0] ap_reg_phiprechg_p_0_6_i_i_reg_944pp0_it2;
reg   [7:0] p_0_6_i_i_phi_fu_947_p6;
wire   [7:0] col_buf_0_val_0_0_1_fu_1427_p3;
wire   [7:0] ap_reg_phiprechg_col_buf_1_val_0_0_reg_957pp0_it1;
reg   [7:0] ap_reg_phiprechg_col_buf_1_val_0_0_reg_957pp0_it2;
reg   [7:0] col_buf_1_val_0_0_phi_fu_961_p4;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_4_0_reg_969pp0_it2;
reg   [7:0] src_kernel_win_1_val_4_0_phi_fu_972_p6;
wire   [7:0] col_buf_val_1_0_4_1_i_fu_1543_p3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_3_0_reg_982pp0_it2;
reg   [7:0] src_kernel_win_1_val_3_0_phi_fu_985_p6;
wire   [7:0] col_buf_val_1_0_3_1_i_fu_1551_p3;
wire   [7:0] ap_reg_phiprechg_p_0_6_i_1_i_reg_995pp0_it2;
reg   [7:0] p_0_6_i_1_i_phi_fu_998_p6;
wire   [7:0] ap_reg_phiprechg_col_buf_2_val_0_0_reg_1008pp0_it1;
reg   [7:0] ap_reg_phiprechg_col_buf_2_val_0_0_reg_1008pp0_it2;
reg   [7:0] col_buf_2_val_0_0_phi_fu_1012_p4;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_4_0_reg_1020pp0_it2;
reg   [7:0] src_kernel_win_2_val_4_0_phi_fu_1023_p6;
wire   [7:0] col_buf_val_2_0_4_1_i_fu_1676_p3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_3_0_reg_1033pp0_it2;
reg   [7:0] src_kernel_win_2_val_3_0_phi_fu_1036_p6;
wire   [7:0] col_buf_val_2_0_3_1_i_fu_1684_p3;
wire   [7:0] ap_reg_phiprechg_p_0_6_i_2_i_reg_1046pp0_it2;
reg   [7:0] p_0_6_i_2_i_phi_fu_1049_p6;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_1059pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_1059pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_1072pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_1072pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_1085pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_1085pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_1098pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_1098pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_1111pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_1111pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_1124pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_1124pp0_it3;
wire   [63:0] tmp_63_0_i_fu_1359_p1;
reg   [7:0] col_buf_2_val_0_0_2_fu_220;
reg   [7:0] src_kernel_win_0_val_0_1_fu_224;
reg   [7:0] src_kernel_win_0_val_0_2_fu_228;
reg   [7:0] src_kernel_win_0_val_0_3_fu_232;
reg   [7:0] src_kernel_win_0_val_0_4_fu_236;
wire   [7:0] p_src_kernel_win_0_val_0_3_i_fu_2626_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_240;
reg   [7:0] src_kernel_win_0_val_1_2_fu_244;
reg   [7:0] src_kernel_win_0_val_1_3_fu_248;
wire   [7:0] p_src_kernel_win_0_val_1_2_i_fu_1988_p3;
reg   [7:0] src_kernel_win_0_val_1_4_fu_252;
reg   [7:0] src_kernel_win_0_val_2_1_fu_256;
reg   [7:0] src_kernel_win_0_val_2_2_fu_260;
reg   [7:0] src_kernel_win_0_val_2_3_fu_264;
reg   [7:0] src_kernel_win_0_val_2_4_fu_268;
reg   [7:0] src_kernel_win_0_val_3_1_fu_272;
reg   [7:0] src_kernel_win_0_val_3_2_fu_276;
reg   [7:0] src_kernel_win_0_val_3_3_fu_280;
reg   [7:0] src_kernel_win_0_val_3_4_fu_284;
reg   [7:0] src_kernel_win_0_val_4_1_fu_288;
reg   [7:0] src_kernel_win_0_val_4_2_fu_292;
reg   [7:0] src_kernel_win_0_val_4_3_fu_296;
wire   [7:0] p_src_kernel_win_0_val_4_2_i_fu_1481_p3;
reg   [7:0] src_kernel_win_0_val_4_4_fu_300;
wire   [7:0] p_src_kernel_win_0_val_4_3_i_fu_1474_p3;
reg   [7:0] src_kernel_win_1_val_0_1_fu_304;
reg   [7:0] src_kernel_win_1_val_0_2_fu_308;
reg   [7:0] src_kernel_win_1_val_0_3_fu_312;
reg   [7:0] src_kernel_win_1_val_0_4_fu_316;
wire   [7:0] p_src_kernel_win_1_val_0_3_i_fu_2770_p3;
reg   [7:0] src_kernel_win_1_val_1_1_fu_320;
reg   [7:0] src_kernel_win_1_val_1_2_fu_324;
reg   [7:0] src_kernel_win_1_val_1_3_fu_328;
wire   [7:0] p_src_kernel_win_1_val_1_2_i_fu_2182_p3;
reg   [7:0] src_kernel_win_1_val_1_4_fu_332;
reg   [7:0] src_kernel_win_1_val_2_1_fu_336;
reg   [7:0] src_kernel_win_1_val_2_2_fu_340;
reg   [7:0] src_kernel_win_1_val_2_3_fu_344;
reg   [7:0] src_kernel_win_1_val_2_4_fu_348;
reg   [7:0] src_kernel_win_1_val_3_1_fu_352;
reg   [7:0] src_kernel_win_1_val_3_2_fu_356;
reg   [7:0] src_kernel_win_1_val_3_3_fu_360;
reg   [7:0] src_kernel_win_1_val_3_4_fu_364;
reg   [7:0] src_kernel_win_1_val_4_1_fu_368;
reg   [7:0] src_kernel_win_1_val_4_2_fu_372;
reg   [7:0] src_kernel_win_1_val_4_3_fu_376;
wire   [7:0] p_src_kernel_win_1_val_4_2_i_fu_1614_p3;
reg   [7:0] src_kernel_win_1_val_4_4_fu_380;
wire   [7:0] p_src_kernel_win_1_val_4_3_i_fu_1607_p3;
reg   [7:0] src_kernel_win_2_val_0_1_fu_384;
reg   [7:0] src_kernel_win_2_val_0_2_fu_388;
reg   [7:0] src_kernel_win_2_val_0_3_fu_392;
reg   [7:0] src_kernel_win_2_val_0_4_fu_396;
wire   [7:0] p_src_kernel_win_2_val_0_3_i_fu_2915_p3;
reg   [7:0] src_kernel_win_2_val_1_1_fu_400;
reg   [7:0] src_kernel_win_2_val_1_2_fu_404;
reg   [7:0] src_kernel_win_2_val_1_3_fu_408;
wire   [7:0] p_src_kernel_win_2_val_1_2_i_fu_2376_p3;
reg   [7:0] src_kernel_win_2_val_1_4_fu_412;
reg   [7:0] src_kernel_win_2_val_2_1_fu_416;
reg   [7:0] src_kernel_win_2_val_2_2_fu_420;
reg   [7:0] src_kernel_win_2_val_2_3_fu_424;
reg   [7:0] src_kernel_win_2_val_2_4_fu_428;
reg   [7:0] src_kernel_win_2_val_3_1_fu_432;
reg   [7:0] src_kernel_win_2_val_3_2_fu_436;
reg   [7:0] src_kernel_win_2_val_3_3_fu_440;
reg   [7:0] src_kernel_win_2_val_3_4_fu_444;
reg   [7:0] src_kernel_win_2_val_4_1_fu_448;
reg   [7:0] src_kernel_win_2_val_4_2_fu_452;
reg   [7:0] src_kernel_win_2_val_4_3_fu_456;
wire   [7:0] p_src_kernel_win_2_val_4_2_i_fu_1747_p3;
reg   [7:0] src_kernel_win_2_val_4_4_fu_460;
wire   [7:0] p_src_kernel_win_2_val_4_3_i_fu_1740_p3;
reg   [7:0] src_kernel_win_0_val_0_0_fu_464;
wire   [7:0] col_buf_val_0_0_0_3_i_fu_1415_p3;
reg   [7:0] src_kernel_win_1_val_0_0_fu_468;
wire   [7:0] col_buf_val_1_0_0_3_i_fu_2095_p3;
reg   [7:0] src_kernel_win_2_val_0_0_fu_472;
wire   [7:0] col_buf_val_2_0_0_3_i_fu_2289_p3;
wire   [12:0] start_row_cast_i_cast_fu_1157_p3;
wire   [12:0] start_col_cast_i_cast_fu_1171_p3;
wire   [12:0] tmp_18_cast_i_cast_fu_1270_p1;
wire   [0:0] ult_fu_1301_p2;
wire   [12:0] col_assign_cast_i_cast_fu_1312_p1;
wire   [0:0] ult1_fu_1343_p2;
wire   [0:0] rev1_fu_1348_p2;
wire   [0:0] tmp_26_i_fu_1338_p2;
wire   [7:0] p_Val2_8_0_0_1_i_fu_1520_p0;
wire  signed [7:0] p_Val2_8_0_0_1_i_fu_1520_p1;
wire   [7:0] p_Val2_8_0_0_2_i_fu_1529_p0;
wire  signed [7:0] p_Val2_8_0_0_2_i_fu_1529_p1;
wire   [7:0] p_Val2_8_0_1_1_i_fu_1538_p0;
wire  signed [7:0] p_Val2_8_0_1_1_i_fu_1538_p1;
wire   [7:0] p_Val2_8_1_0_1_i_fu_1653_p0;
wire  signed [7:0] p_Val2_8_1_0_1_i_fu_1653_p1;
wire   [7:0] p_Val2_8_1_0_2_i_fu_1662_p0;
wire  signed [7:0] p_Val2_8_1_0_2_i_fu_1662_p1;
wire   [7:0] p_Val2_8_1_1_1_i_fu_1671_p0;
wire  signed [7:0] p_Val2_8_1_1_1_i_fu_1671_p1;
wire   [7:0] p_Val2_8_2_0_1_i_fu_1786_p0;
wire  signed [7:0] p_Val2_8_2_0_1_i_fu_1786_p1;
wire   [7:0] p_Val2_8_2_0_2_i_fu_1795_p0;
wire  signed [7:0] p_Val2_8_2_0_2_i_fu_1795_p1;
wire   [7:0] p_Val2_8_2_1_1_i_fu_1804_p0;
wire  signed [7:0] p_Val2_8_2_1_1_i_fu_1804_p1;
wire  signed [16:0] grp_fu_3821_p3;
wire  signed [16:0] grp_fu_3813_p3;
wire  signed [17:0] tmp54_cast_fu_2017_p1;
wire  signed [17:0] p_Val2_11_0_0_1_cast_i_fu_2008_p1;
wire  signed [17:0] p_Val2_11_0_0_3_i_fu_2020_p2;
wire   [7:0] p_src_kernel_win_0_val_3_4_i_fu_1946_p3;
wire  signed [16:0] grp_fu_3775_p3;
wire   [7:0] p_Val2_8_0_1_4_i_fu_2051_p0;
wire  signed [7:0] p_Val2_8_0_1_4_i_fu_2051_p1;
wire   [7:0] p_Val2_8_0_2_1_i_fu_2060_p0;
wire  signed [7:0] p_Val2_8_0_2_1_i_fu_2060_p1;
wire   [7:0] p_Val2_8_0_2_4_i_fu_2069_p0;
wire  signed [7:0] p_Val2_8_0_2_4_i_fu_2069_p1;
wire   [7:0] p_Val2_8_0_3_2_i_fu_2078_p0;
wire  signed [7:0] p_Val2_8_0_3_2_i_fu_2078_p1;
wire   [7:0] p_Val2_8_0_3_4_i_fu_2087_p0;
wire  signed [7:0] p_Val2_8_0_3_4_i_fu_2087_p1;
wire  signed [16:0] grp_fu_4096_p3;
wire  signed [16:0] grp_fu_3966_p3;
wire  signed [17:0] tmp80_cast_fu_2211_p1;
wire  signed [17:0] p_Val2_11_1_0_1_cast_i_fu_2202_p1;
wire  signed [17:0] p_Val2_11_1_0_3_i_fu_2214_p2;
wire   [7:0] p_src_kernel_win_1_val_3_4_i_fu_2140_p3;
wire  signed [16:0] grp_fu_4073_p3;
wire   [7:0] p_Val2_8_1_1_4_i_fu_2245_p0;
wire  signed [7:0] p_Val2_8_1_1_4_i_fu_2245_p1;
wire   [7:0] p_Val2_8_1_2_1_i_fu_2254_p0;
wire  signed [7:0] p_Val2_8_1_2_1_i_fu_2254_p1;
wire   [7:0] p_Val2_8_1_2_4_i_fu_2263_p0;
wire  signed [7:0] p_Val2_8_1_2_4_i_fu_2263_p1;
wire   [7:0] p_Val2_8_1_3_2_i_fu_2272_p0;
wire  signed [7:0] p_Val2_8_1_3_2_i_fu_2272_p1;
wire   [7:0] p_Val2_8_1_3_4_i_fu_2281_p0;
wire  signed [7:0] p_Val2_8_1_3_4_i_fu_2281_p1;
wire  signed [16:0] grp_fu_4057_p3;
wire  signed [16:0] grp_fu_4049_p3;
wire  signed [17:0] tmp106_cast_fu_2405_p1;
wire  signed [17:0] p_Val2_11_2_0_1_cast_i_fu_2396_p1;
wire  signed [17:0] p_Val2_11_2_0_3_i_fu_2408_p2;
wire   [7:0] p_src_kernel_win_2_val_3_4_i_fu_2334_p3;
wire  signed [16:0] grp_fu_4111_p3;
wire   [7:0] p_Val2_8_2_1_4_i_fu_2439_p0;
wire  signed [7:0] p_Val2_8_2_1_4_i_fu_2439_p1;
wire   [7:0] p_Val2_8_2_2_1_i_fu_2448_p0;
wire  signed [7:0] p_Val2_8_2_2_1_i_fu_2448_p1;
wire   [7:0] p_Val2_8_2_2_4_i_fu_2457_p0;
wire  signed [7:0] p_Val2_8_2_2_4_i_fu_2457_p1;
wire   [7:0] p_Val2_8_2_3_2_i_fu_2466_p0;
wire  signed [7:0] p_Val2_8_2_3_2_i_fu_2466_p1;
wire   [7:0] p_Val2_8_2_3_4_i_fu_2475_p0;
wire  signed [7:0] p_Val2_8_2_3_4_i_fu_2475_p1;
wire  signed [18:0] tmp56_cast_fu_2647_p1;
(* use_dsp48 = "no" *) wire  signed [18:0] p_Val2_11_0_1_2_i_fu_2650_p2;
wire   [7:0] p_src_kernel_win_0_val_2_4_i_fu_2612_p3;
wire  signed [16:0] grp_fu_3867_p3;
wire  signed [16:0] grp_fu_3791_p3;
wire  signed [17:0] grp_fu_3921_p3;
wire  signed [18:0] tmp63_cast_fu_2690_p1;
wire  signed [18:0] tmp62_cast_fu_2684_p1;
wire   [7:0] p_Val2_8_0_4_1_i_fu_2715_p0;
wire  signed [7:0] p_Val2_8_0_4_1_i_fu_2715_p1;
wire  signed [16:0] grp_fu_3783_p3;
wire  signed [16:0] grp_fu_3767_p3;
wire  signed [17:0] grp_fu_3890_p3;
wire  signed [18:0] tmp78_cast_fu_2729_p1;
wire  signed [18:0] tmp77_cast_fu_2723_p1;
wire  signed [18:0] tmp82_cast_fu_2791_p1;
(* use_dsp48 = "no" *) wire  signed [18:0] p_Val2_11_1_1_2_i_fu_2794_p2;
wire   [7:0] p_src_kernel_win_1_val_2_4_i_fu_2756_p3;
wire  signed [16:0] grp_fu_3929_p3;
wire  signed [16:0] grp_fu_4081_p3;
wire  signed [17:0] grp_fu_3852_p3;
wire  signed [18:0] tmp89_cast_fu_2834_p1;
wire  signed [18:0] tmp88_cast_fu_2828_p1;
wire   [7:0] p_Val2_8_1_4_1_i_fu_2859_p0;
wire  signed [7:0] p_Val2_8_1_4_1_i_fu_2859_p1;
wire  signed [16:0] grp_fu_3898_p3;
wire  signed [16:0] grp_fu_3829_p3;
wire  signed [17:0] grp_fu_3882_p3;
wire  signed [18:0] tmp104_cast_fu_2874_p1;
wire  signed [18:0] tmp103_cast_fu_2868_p1;
wire  signed [18:0] tmp108_cast_fu_2936_p1;
(* use_dsp48 = "no" *) wire  signed [18:0] p_Val2_11_2_1_2_i_fu_2939_p2;
wire   [7:0] p_src_kernel_win_2_val_2_4_i_fu_2901_p3;
wire  signed [16:0] grp_fu_3944_p3;
wire  signed [16:0] grp_fu_4041_p3;
wire  signed [17:0] grp_fu_4033_p3;
wire  signed [18:0] tmp115_cast_fu_2979_p1;
wire  signed [18:0] tmp114_cast_fu_2973_p1;
wire   [7:0] p_Val2_8_2_4_1_i_fu_3004_p0;
wire  signed [7:0] p_Val2_8_2_4_1_i_fu_3004_p1;
wire  signed [16:0] grp_fu_4025_p3;
wire  signed [16:0] grp_fu_3988_p3;
wire  signed [17:0] grp_fu_4065_p3;
wire  signed [18:0] tmp130_cast_fu_3019_p1;
wire  signed [18:0] tmp129_cast_fu_3013_p1;
wire  signed [19:0] tmp60_cast_fu_3099_p1;
wire  signed [19:0] tmp61_cast_fu_3107_p1;
(* use_dsp48 = "no" *) wire   [19:0] tmp17_fu_3102_p2;
wire  signed [19:0] p_Val2_11_0_3_i_fu_3110_p2;
wire  signed [16:0] grp_fu_3913_p3;
wire  signed [19:0] tmp86_cast_fu_3135_p1;
wire  signed [19:0] tmp87_cast_fu_3143_p1;
(* use_dsp48 = "no" *) wire   [19:0] tmp37_fu_3138_p2;
wire  signed [19:0] p_Val2_11_1_3_i_fu_3146_p2;
wire  signed [16:0] grp_fu_3837_p3;
wire  signed [19:0] tmp112_cast_fu_3171_p1;
wire  signed [19:0] tmp113_cast_fu_3179_p1;
(* use_dsp48 = "no" *) wire   [19:0] tmp57_fu_3174_p2;
wire  signed [19:0] p_Val2_11_2_3_i_fu_3182_p2;
wire  signed [16:0] grp_fu_3996_p3;
wire  signed [20:0] tmp74_cast_fu_3207_p1;
wire  signed [20:0] tmp76_cast_fu_3215_p1;
(* use_dsp48 = "no" *) wire   [20:0] tmp25_fu_3210_p2;
wire   [20:0] p_Val2_6_fu_3218_p2;
wire   [0:0] tmp_31_fu_3242_p3;
wire   [7:0] p_Val2_4_fu_3232_p4;
wire   [7:0] tmp_1_i_i_fu_3250_p1;
wire   [0:0] tmp_33_fu_3268_p3;
wire   [0:0] tmp_32_fu_3254_p3;
wire   [0:0] tmp_2_i_i_fu_3276_p2;
wire   [8:0] p_Result_8_i_i_fu_3288_p4;
wire   [0:0] carry_fu_3282_p2;
wire   [0:0] Range1_all_ones_fu_3298_p2;
wire   [0:0] Range1_all_zeros_fu_3304_p2;
wire   [0:0] deleted_zeros_fu_3310_p3;
wire  signed [20:0] tmp100_cast_fu_3330_p1;
wire  signed [20:0] tmp102_cast_fu_3338_p1;
(* use_dsp48 = "no" *) wire   [20:0] tmp45_fu_3333_p2;
wire   [20:0] p_Val2_s_fu_3341_p2;
wire   [0:0] tmp_51_fu_3365_p3;
wire   [7:0] p_Val2_7_fu_3355_p4;
wire   [7:0] tmp_1_i_i6_fu_3373_p1;
wire   [0:0] tmp_53_fu_3391_p3;
wire   [0:0] tmp_52_fu_3377_p3;
wire   [0:0] tmp_2_i_i1_fu_3399_p2;
wire   [8:0] p_Result_8_i_i1_fu_3411_p4;
wire   [0:0] carry_1_fu_3405_p2;
wire   [0:0] Range1_all_ones_1_fu_3421_p2;
wire   [0:0] Range1_all_zeros_1_fu_3427_p2;
wire   [0:0] deleted_zeros_1_fu_3433_p3;
wire  signed [20:0] tmp126_cast_fu_3453_p1;
wire  signed [20:0] tmp128_cast_fu_3461_p1;
(* use_dsp48 = "no" *) wire   [20:0] tmp65_fu_3456_p2;
wire   [20:0] p_Val2_14_fu_3464_p2;
wire   [0:0] tmp_71_fu_3488_p3;
wire   [7:0] p_Val2_15_fu_3478_p4;
wire   [7:0] tmp_1_i_i1_fu_3496_p1;
wire   [0:0] tmp_73_fu_3514_p3;
wire   [0:0] tmp_72_fu_3500_p3;
wire   [0:0] tmp_2_i_i2_fu_3522_p2;
wire   [8:0] p_Result_8_i_i2_fu_3534_p4;
wire   [0:0] carry_2_fu_3528_p2;
wire   [0:0] Range1_all_ones_2_fu_3544_p2;
wire   [0:0] Range1_all_zeros_2_fu_3550_p2;
wire   [0:0] deleted_zeros_2_fu_3556_p3;
wire   [0:0] tmp_3_i_i_fu_3576_p2;
wire   [0:0] signbit_not_i_fu_3586_p2;
wire   [0:0] neg_src_not_i_i_fu_3591_p2;
wire   [0:0] p_39_demorgan_i_not_i_i_fu_3601_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_3596_p2;
wire   [0:0] neg_src_5_fu_3581_p2;
wire   [0:0] brmerge_i_i1_fu_3606_p2;
wire   [7:0] p_mux_i_i_fu_3612_p3;
wire   [7:0] p_i_i_fu_3619_p3;
wire   [0:0] tmp_3_i_i1_fu_3635_p2;
wire   [0:0] signbit_not_i1_fu_3645_p2;
wire   [0:0] neg_src_not_i_i1_fu_3650_p2;
wire   [0:0] p_39_demorgan_i_not_i_i1_fu_3660_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_3655_p2;
wire   [0:0] neg_src_6_fu_3640_p2;
wire   [0:0] brmerge_i_i2_fu_3665_p2;
wire   [7:0] p_mux_i_i1_fu_3671_p3;
wire   [7:0] p_i_i1_fu_3678_p3;
wire   [0:0] tmp_3_i_i2_fu_3694_p2;
wire   [0:0] signbit_not_i2_fu_3704_p2;
wire   [0:0] neg_src_not_i_i2_fu_3709_p2;
wire   [0:0] p_39_demorgan_i_not_i_i2_fu_3719_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_3714_p2;
wire   [0:0] neg_src_fu_3699_p2;
wire   [0:0] brmerge_i_i3_fu_3724_p2;
wire   [7:0] p_mux_i_i2_fu_3730_p3;
wire   [7:0] p_i_i2_fu_3737_p3;
wire   [7:0] grp_fu_3753_p0;
wire  signed [7:0] grp_fu_3753_p1;
wire   [7:0] grp_fu_3760_p0;
wire  signed [7:0] grp_fu_3760_p1;
wire   [7:0] grp_fu_3767_p0;
wire  signed [7:0] grp_fu_3767_p1;
wire   [7:0] grp_fu_3775_p0;
wire  signed [7:0] grp_fu_3775_p1;
wire   [7:0] grp_fu_3783_p0;
wire  signed [7:0] grp_fu_3783_p1;
wire   [7:0] grp_fu_3791_p0;
wire  signed [7:0] grp_fu_3791_p1;
wire   [7:0] grp_fu_3799_p0;
wire  signed [7:0] grp_fu_3799_p1;
wire   [7:0] grp_fu_3806_p0;
wire  signed [7:0] grp_fu_3806_p1;
wire   [7:0] grp_fu_3813_p0;
wire  signed [7:0] grp_fu_3813_p1;
wire   [7:0] grp_fu_3821_p0;
wire  signed [7:0] grp_fu_3821_p1;
wire   [7:0] grp_fu_3829_p0;
wire  signed [7:0] grp_fu_3829_p1;
wire   [7:0] grp_fu_3837_p0;
wire  signed [7:0] grp_fu_3837_p1;
wire   [7:0] grp_fu_3845_p0;
wire  signed [7:0] grp_fu_3845_p1;
wire   [7:0] grp_fu_3852_p0;
wire  signed [7:0] grp_fu_3852_p1;
wire   [7:0] grp_fu_3860_p0;
wire  signed [7:0] grp_fu_3860_p1;
wire   [7:0] grp_fu_3867_p0;
wire  signed [7:0] grp_fu_3867_p1;
wire   [7:0] grp_fu_3875_p0;
wire  signed [7:0] grp_fu_3875_p1;
wire   [7:0] grp_fu_3882_p0;
wire  signed [7:0] grp_fu_3882_p1;
wire   [7:0] grp_fu_3890_p0;
wire  signed [7:0] grp_fu_3890_p1;
wire   [7:0] grp_fu_3898_p0;
wire  signed [7:0] grp_fu_3898_p1;
wire   [7:0] grp_fu_3906_p0;
wire  signed [7:0] grp_fu_3906_p1;
wire   [7:0] grp_fu_3913_p0;
wire  signed [7:0] grp_fu_3913_p1;
wire   [7:0] grp_fu_3921_p0;
wire  signed [7:0] grp_fu_3921_p1;
wire   [7:0] grp_fu_3929_p0;
wire  signed [7:0] grp_fu_3929_p1;
wire   [7:0] grp_fu_3937_p0;
wire  signed [7:0] grp_fu_3937_p1;
wire   [7:0] grp_fu_3944_p0;
wire  signed [7:0] grp_fu_3944_p1;
wire   [7:0] grp_fu_3952_p0;
wire  signed [7:0] grp_fu_3952_p1;
wire   [7:0] grp_fu_3959_p0;
wire  signed [7:0] grp_fu_3959_p1;
wire   [7:0] grp_fu_3966_p0;
wire  signed [7:0] grp_fu_3966_p1;
wire   [7:0] grp_fu_3974_p0;
wire  signed [7:0] grp_fu_3974_p1;
wire   [7:0] grp_fu_3981_p0;
wire  signed [7:0] grp_fu_3981_p1;
wire   [7:0] grp_fu_3988_p0;
wire  signed [7:0] grp_fu_3988_p1;
wire   [7:0] grp_fu_3996_p0;
wire  signed [7:0] grp_fu_3996_p1;
wire   [7:0] grp_fu_4004_p0;
wire  signed [7:0] grp_fu_4004_p1;
wire   [7:0] grp_fu_4011_p0;
wire  signed [7:0] grp_fu_4011_p1;
wire   [7:0] grp_fu_4018_p0;
wire  signed [7:0] grp_fu_4018_p1;
wire   [7:0] grp_fu_4025_p0;
wire  signed [7:0] grp_fu_4025_p1;
wire   [7:0] grp_fu_4033_p0;
wire  signed [7:0] grp_fu_4033_p1;
wire   [7:0] grp_fu_4041_p0;
wire  signed [7:0] grp_fu_4041_p1;
wire   [7:0] grp_fu_4049_p0;
wire  signed [7:0] grp_fu_4049_p1;
wire   [7:0] grp_fu_4057_p0;
wire  signed [7:0] grp_fu_4057_p1;
wire   [7:0] grp_fu_4065_p0;
wire  signed [7:0] grp_fu_4065_p1;
wire   [7:0] grp_fu_4073_p0;
wire  signed [7:0] grp_fu_4073_p1;
wire   [7:0] grp_fu_4081_p0;
wire  signed [7:0] grp_fu_4081_p1;
wire   [7:0] grp_fu_4089_p0;
wire  signed [7:0] grp_fu_4089_p1;
wire   [7:0] grp_fu_4096_p0;
wire  signed [7:0] grp_fu_4096_p1;
wire   [7:0] grp_fu_4104_p0;
wire  signed [7:0] grp_fu_4104_p1;
wire   [7:0] grp_fu_4111_p0;
wire  signed [7:0] grp_fu_4111_p1;
reg   [4:0] ap_NS_fsm;
wire   [15:0] grp_fu_3753_p00;
wire   [15:0] grp_fu_3760_p00;
wire   [15:0] grp_fu_3767_p00;
wire   [15:0] grp_fu_3775_p00;
wire   [15:0] grp_fu_3783_p00;
wire   [15:0] grp_fu_3791_p00;
wire   [15:0] grp_fu_3799_p00;
wire   [15:0] grp_fu_3806_p00;
wire   [15:0] grp_fu_3813_p00;
wire   [15:0] grp_fu_3821_p00;
wire   [15:0] grp_fu_3829_p00;
wire   [15:0] grp_fu_3837_p00;
wire   [15:0] grp_fu_3845_p00;
wire   [15:0] grp_fu_3852_p00;
wire   [15:0] grp_fu_3860_p00;
wire   [15:0] grp_fu_3867_p00;
wire   [15:0] grp_fu_3875_p00;
wire   [15:0] grp_fu_3882_p00;
wire   [15:0] grp_fu_3890_p00;
wire   [15:0] grp_fu_3898_p00;
wire   [15:0] grp_fu_3906_p00;
wire   [15:0] grp_fu_3913_p00;
wire   [15:0] grp_fu_3921_p00;
wire   [15:0] grp_fu_3929_p00;
wire   [15:0] grp_fu_3937_p00;
wire   [15:0] grp_fu_3944_p00;
wire   [15:0] grp_fu_3952_p00;
wire   [15:0] grp_fu_3959_p00;
wire   [15:0] grp_fu_3966_p00;
wire   [15:0] grp_fu_3974_p00;
wire   [15:0] grp_fu_3981_p00;
wire   [15:0] grp_fu_3988_p00;
wire   [15:0] grp_fu_3996_p00;
wire   [15:0] grp_fu_4004_p00;
wire   [15:0] grp_fu_4011_p00;
wire   [15:0] grp_fu_4018_p00;
wire   [15:0] grp_fu_4025_p00;
wire   [15:0] grp_fu_4033_p00;
wire   [15:0] grp_fu_4041_p00;
wire   [15:0] grp_fu_4049_p00;
wire   [15:0] grp_fu_4057_p00;
wire   [15:0] grp_fu_4065_p00;
wire   [15:0] grp_fu_4073_p00;
wire   [15:0] grp_fu_4081_p00;
wire   [15:0] grp_fu_4089_p00;
wire   [15:0] grp_fu_4096_p00;
wire   [15:0] grp_fu_4104_p00;
wire   [15:0] grp_fu_4111_p00;
wire   [15:0] p_Val2_8_0_0_1_i_fu_1520_p00;
wire   [15:0] p_Val2_8_0_0_2_i_fu_1529_p00;
wire   [15:0] p_Val2_8_0_1_1_i_fu_1538_p00;
wire   [15:0] p_Val2_8_0_1_4_i_fu_2051_p00;
wire   [15:0] p_Val2_8_0_2_1_i_fu_2060_p00;
wire   [15:0] p_Val2_8_0_2_4_i_fu_2069_p00;
wire   [15:0] p_Val2_8_0_3_2_i_fu_2078_p00;
wire   [15:0] p_Val2_8_0_3_4_i_fu_2087_p00;
wire   [15:0] p_Val2_8_0_4_1_i_fu_2715_p00;
wire   [15:0] p_Val2_8_1_0_1_i_fu_1653_p00;
wire   [15:0] p_Val2_8_1_0_2_i_fu_1662_p00;
wire   [15:0] p_Val2_8_1_1_1_i_fu_1671_p00;
wire   [15:0] p_Val2_8_1_1_4_i_fu_2245_p00;
wire   [15:0] p_Val2_8_1_2_1_i_fu_2254_p00;
wire   [15:0] p_Val2_8_1_2_4_i_fu_2263_p00;
wire   [15:0] p_Val2_8_1_3_2_i_fu_2272_p00;
wire   [15:0] p_Val2_8_1_3_4_i_fu_2281_p00;
wire   [15:0] p_Val2_8_1_4_1_i_fu_2859_p00;
wire   [15:0] p_Val2_8_2_0_1_i_fu_1786_p00;
wire   [15:0] p_Val2_8_2_0_2_i_fu_1795_p00;
wire   [15:0] p_Val2_8_2_1_1_i_fu_1804_p00;
wire   [15:0] p_Val2_8_2_1_4_i_fu_2439_p00;
wire   [15:0] p_Val2_8_2_2_1_i_fu_2448_p00;
wire   [15:0] p_Val2_8_2_2_4_i_fu_2457_p00;
wire   [15:0] p_Val2_8_2_3_2_i_fu_2466_p00;
wire   [15:0] p_Val2_8_2_3_4_i_fu_2475_p00;
wire   [15:0] p_Val2_8_2_4_1_i_fu_3004_p00;
reg    ap_sig_209;
reg    ap_sig_618;
reg    ap_sig_1050;
reg    ap_sig_1044;
reg    ap_sig_1370;
reg    ap_sig_3310;
reg    ap_sig_1385;
reg    ap_sig_3314;
reg    ap_sig_3316;
reg    ap_sig_1157;
reg    ap_sig_3319;
reg    ap_sig_3321;
reg    ap_sig_1180;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
end

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_0_address0),
    .ce0(k_buf_0_val_0_ce0),
    .q0(k_buf_0_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_0_val_0_addr_reg_5018_pp0_iter1),
    .ce1(k_buf_0_val_0_ce1),
    .we1(k_buf_0_val_0_we1),
    .d1(k_buf_0_val_0_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_1_address0),
    .ce0(k_buf_0_val_1_ce0),
    .q0(k_buf_0_val_1_q0),
    .address1(k_buf_0_val_1_addr_reg_5012),
    .ce1(k_buf_0_val_1_ce1),
    .we1(k_buf_0_val_1_we1),
    .d1(k_buf_0_val_1_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_2_address0),
    .ce0(k_buf_0_val_2_ce0),
    .q0(k_buf_0_val_2_q0),
    .address1(k_buf_0_val_2_addr_reg_5006),
    .ce1(k_buf_0_val_2_ce1),
    .we1(k_buf_0_val_2_we1),
    .d1(k_buf_0_val_2_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_5000),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(k_buf_0_val_3_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_0_address0),
    .ce0(k_buf_1_val_0_ce0),
    .q0(k_buf_1_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_1_val_0_addr_reg_5046_pp0_iter2),
    .ce1(k_buf_1_val_0_ce1),
    .we1(k_buf_1_val_0_we1),
    .d1(k_buf_1_val_0_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_1_address0),
    .ce0(k_buf_1_val_1_ce0),
    .q0(k_buf_1_val_1_q0),
    .address1(k_buf_1_val_1_addr_reg_5040),
    .ce1(k_buf_1_val_1_ce1),
    .we1(k_buf_1_val_1_we1),
    .d1(k_buf_1_val_1_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_2_address0),
    .ce0(k_buf_1_val_2_ce0),
    .q0(k_buf_1_val_2_q0),
    .address1(k_buf_1_val_2_addr_reg_5034),
    .ce1(k_buf_1_val_2_ce1),
    .we1(k_buf_1_val_2_we1),
    .d1(k_buf_1_val_2_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_3_address0),
    .ce0(k_buf_1_val_3_ce0),
    .q0(k_buf_1_val_3_q0),
    .address1(k_buf_1_val_3_addr_reg_5028),
    .ce1(k_buf_1_val_3_ce1),
    .we1(k_buf_1_val_3_we1),
    .d1(k_buf_1_val_3_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_0_address0),
    .ce0(k_buf_2_val_0_ce0),
    .q0(k_buf_2_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_2_val_0_addr_reg_5070_pp0_iter2),
    .ce1(k_buf_2_val_0_ce1),
    .we1(k_buf_2_val_0_we1),
    .d1(k_buf_2_val_0_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_1_address0),
    .ce0(k_buf_2_val_1_ce0),
    .q0(k_buf_2_val_1_q0),
    .address1(k_buf_2_val_1_addr_reg_5064),
    .ce1(k_buf_2_val_1_ce1),
    .we1(k_buf_2_val_1_we1),
    .d1(k_buf_2_val_1_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_2_address0),
    .ce0(k_buf_2_val_2_ce0),
    .q0(k_buf_2_val_2_q0),
    .address1(k_buf_2_val_2_addr_reg_5058),
    .ce1(k_buf_2_val_2_ce1),
    .we1(k_buf_2_val_2_we1),
    .d1(k_buf_2_val_2_d1)
);

filter_Filter2D132_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_3_address0),
    .ce0(k_buf_2_val_3_ce0),
    .q0(k_buf_2_val_3_q0),
    .address1(k_buf_2_val_3_addr_reg_5052),
    .ce1(k_buf_2_val_3_ce1),
    .we1(k_buf_2_val_3_we1),
    .d1(k_buf_2_val_3_d1)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U353(
    .din0(grp_fu_3753_p0),
    .din1(grp_fu_3753_p1),
    .din2(grp_fu_3913_p3),
    .dout(grp_fu_3753_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U354(
    .din0(grp_fu_3760_p0),
    .din1(grp_fu_3760_p1),
    .din2(grp_fu_3775_p3),
    .dout(grp_fu_3760_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U355(
    .din0(grp_fu_3767_p0),
    .din1(grp_fu_3767_p1),
    .din2(p_Val2_8_0_3_2_i_reg_5372),
    .dout(grp_fu_3767_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U356(
    .din0(grp_fu_3775_p0),
    .din1(grp_fu_3775_p1),
    .din2(p_Val2_8_0_1_1_i_reg_5190),
    .dout(grp_fu_3775_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U357(
    .din0(grp_fu_3783_p0),
    .din1(grp_fu_3783_p1),
    .din2(p_Val2_8_0_3_4_i_reg_5377),
    .dout(grp_fu_3783_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U358(
    .din0(grp_fu_3791_p0),
    .din1(grp_fu_3791_p1),
    .din2(p_Val2_8_0_2_4_i_reg_5367),
    .dout(grp_fu_3791_p3)
);

filter_mac_muladd_8ns_8s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_8s_19s_20_1_U359(
    .din0(grp_fu_3799_p0),
    .din1(grp_fu_3799_p1),
    .din2(p_Val2_11_0_1_2_i_fu_2650_p2),
    .dout(grp_fu_3799_p3)
);

filter_mac_muladd_8ns_8s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_8s_18s_19_1_U360(
    .din0(grp_fu_3806_p0),
    .din1(grp_fu_3806_p1),
    .din2(p_Val2_11_0_0_3_i_fu_2020_p2),
    .dout(grp_fu_3806_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U361(
    .din0(grp_fu_3813_p0),
    .din1(grp_fu_3813_p1),
    .din2(p_Val2_8_0_0_2_i_reg_5185),
    .dout(grp_fu_3813_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U362(
    .din0(grp_fu_3821_p0),
    .din1(grp_fu_3821_p1),
    .din2(p_Val2_8_0_0_1_i_reg_5180),
    .dout(grp_fu_3821_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U363(
    .din0(grp_fu_3829_p0),
    .din1(grp_fu_3829_p1),
    .din2(p_Val2_8_1_3_2_i_reg_5437),
    .dout(grp_fu_3829_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U364(
    .din0(grp_fu_3837_p0),
    .din1(grp_fu_3837_p1),
    .din2(p_Val2_8_1_4_1_i_reg_5582),
    .dout(grp_fu_3837_p3)
);

filter_mac_muladd_8ns_8s_20s_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
filter_mac_muladd_8ns_8s_20s_21_1_U365(
    .din0(grp_fu_3845_p0),
    .din1(grp_fu_3845_p1),
    .din2(p_Val2_11_1_3_i_fu_3146_p2),
    .dout(grp_fu_3845_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U366(
    .din0(grp_fu_3852_p0),
    .din1(grp_fu_3852_p1),
    .din2(grp_fu_4081_p3),
    .dout(grp_fu_3852_p3)
);

filter_mac_muladd_8ns_8s_20s_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
filter_mac_muladd_8ns_8s_20s_21_1_U367(
    .din0(grp_fu_3860_p0),
    .din1(grp_fu_3860_p1),
    .din2(p_Val2_11_0_3_i_fu_3110_p2),
    .dout(grp_fu_3860_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U368(
    .din0(grp_fu_3867_p0),
    .din1(grp_fu_3867_p1),
    .din2(p_Val2_8_0_2_1_i_reg_5362),
    .dout(grp_fu_3867_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U369(
    .din0(grp_fu_3875_p0),
    .din1(grp_fu_3875_p1),
    .din2(p_Val2_8_0_1_4_i_reg_5357),
    .dout(grp_fu_3875_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U370(
    .din0(grp_fu_3882_p0),
    .din1(grp_fu_3882_p1),
    .din2(grp_fu_3829_p3),
    .dout(grp_fu_3882_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U371(
    .din0(grp_fu_3890_p0),
    .din1(grp_fu_3890_p1),
    .din2(grp_fu_3767_p3),
    .dout(grp_fu_3890_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U372(
    .din0(grp_fu_3898_p0),
    .din1(grp_fu_3898_p1),
    .din2(p_Val2_8_1_3_4_i_reg_5442),
    .dout(grp_fu_3898_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U373(
    .din0(grp_fu_3906_p0),
    .din1(grp_fu_3906_p1),
    .din2(grp_fu_3837_p3),
    .dout(grp_fu_3906_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U374(
    .din0(grp_fu_3913_p0),
    .din1(grp_fu_3913_p1),
    .din2(p_Val2_8_0_4_1_i_reg_5542),
    .dout(grp_fu_3913_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U375(
    .din0(grp_fu_3921_p0),
    .din1(grp_fu_3921_p1),
    .din2(grp_fu_3791_p3),
    .dout(grp_fu_3921_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U376(
    .din0(grp_fu_3929_p0),
    .din1(grp_fu_3929_p1),
    .din2(p_Val2_8_1_2_1_i_reg_5427),
    .dout(grp_fu_3929_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U377(
    .din0(grp_fu_3937_p0),
    .din1(grp_fu_3937_p1),
    .din2(grp_fu_3996_p3),
    .dout(grp_fu_3937_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U378(
    .din0(grp_fu_3944_p0),
    .din1(grp_fu_3944_p1),
    .din2(p_Val2_8_2_2_1_i_reg_5492),
    .dout(grp_fu_3944_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U379(
    .din0(grp_fu_3952_p0),
    .din1(grp_fu_3952_p1),
    .din2(p_Val2_8_2_1_4_i_reg_5487),
    .dout(grp_fu_3952_p3)
);

filter_mac_muladd_8ns_8s_20s_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
filter_mac_muladd_8ns_8s_20s_21_1_U380(
    .din0(grp_fu_3959_p0),
    .din1(grp_fu_3959_p1),
    .din2(p_Val2_11_2_3_i_fu_3182_p2),
    .dout(grp_fu_3959_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U381(
    .din0(grp_fu_3966_p0),
    .din1(grp_fu_3966_p1),
    .din2(p_Val2_8_1_0_2_i_reg_5243),
    .dout(grp_fu_3966_p3)
);

filter_mac_muladd_8ns_8s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_8s_18s_19_1_U382(
    .din0(grp_fu_3974_p0),
    .din1(grp_fu_3974_p1),
    .din2(p_Val2_11_2_0_3_i_fu_2408_p2),
    .dout(grp_fu_3974_p3)
);

filter_mac_muladd_8ns_8s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_8s_19s_20_1_U383(
    .din0(grp_fu_3981_p0),
    .din1(grp_fu_3981_p1),
    .din2(p_Val2_11_1_1_2_i_fu_2794_p2),
    .dout(grp_fu_3981_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U384(
    .din0(grp_fu_3988_p0),
    .din1(grp_fu_3988_p1),
    .din2(p_Val2_8_2_3_2_i_reg_5502),
    .dout(grp_fu_3988_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U385(
    .din0(grp_fu_3996_p0),
    .din1(grp_fu_3996_p1),
    .din2(p_Val2_8_2_4_1_i_reg_5622),
    .dout(grp_fu_3996_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U386(
    .din0(grp_fu_4004_p0),
    .din1(grp_fu_4004_p1),
    .din2(grp_fu_4073_p3),
    .dout(grp_fu_4004_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U387(
    .din0(grp_fu_4011_p0),
    .din1(grp_fu_4011_p1),
    .din2(grp_fu_4111_p3),
    .dout(grp_fu_4011_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U388(
    .din0(grp_fu_4018_p0),
    .din1(grp_fu_4018_p1),
    .din2(p_Val2_8_1_1_4_i_reg_5422),
    .dout(grp_fu_4018_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U389(
    .din0(grp_fu_4025_p0),
    .din1(grp_fu_4025_p1),
    .din2(p_Val2_8_2_3_4_i_reg_5507),
    .dout(grp_fu_4025_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U390(
    .din0(grp_fu_4033_p0),
    .din1(grp_fu_4033_p1),
    .din2(grp_fu_4041_p3),
    .dout(grp_fu_4033_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U391(
    .din0(grp_fu_4041_p0),
    .din1(grp_fu_4041_p1),
    .din2(p_Val2_8_2_2_4_i_reg_5497),
    .dout(grp_fu_4041_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U392(
    .din0(grp_fu_4049_p0),
    .din1(grp_fu_4049_p1),
    .din2(p_Val2_8_2_0_2_i_reg_5301),
    .dout(grp_fu_4049_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U393(
    .din0(grp_fu_4057_p0),
    .din1(grp_fu_4057_p1),
    .din2(p_Val2_8_2_0_1_i_reg_5296),
    .dout(grp_fu_4057_p3)
);

filter_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
filter_mac_muladd_8ns_8s_17s_18_1_U394(
    .din0(grp_fu_4065_p0),
    .din1(grp_fu_4065_p1),
    .din2(grp_fu_3988_p3),
    .dout(grp_fu_4065_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U395(
    .din0(grp_fu_4073_p0),
    .din1(grp_fu_4073_p1),
    .din2(p_Val2_8_1_1_1_i_reg_5248),
    .dout(grp_fu_4073_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U396(
    .din0(grp_fu_4081_p0),
    .din1(grp_fu_4081_p1),
    .din2(p_Val2_8_1_2_4_i_reg_5432),
    .dout(grp_fu_4081_p3)
);

filter_mac_muladd_8ns_8s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_8s_18s_19_1_U397(
    .din0(grp_fu_4089_p0),
    .din1(grp_fu_4089_p1),
    .din2(p_Val2_11_1_0_3_i_fu_2214_p2),
    .dout(grp_fu_4089_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U398(
    .din0(grp_fu_4096_p0),
    .din1(grp_fu_4096_p1),
    .din2(p_Val2_8_1_0_1_i_reg_5238),
    .dout(grp_fu_4096_p3)
);

filter_mac_muladd_8ns_8s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_8s_19s_20_1_U399(
    .din0(grp_fu_4104_p0),
    .din1(grp_fu_4104_p1),
    .din2(p_Val2_11_2_1_2_i_fu_2939_p2),
    .dout(grp_fu_4104_p3)
);

filter_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
filter_mac_muladd_8ns_8s_16s_17_1_U400(
    .din0(grp_fu_4111_p0),
    .din1(grp_fu_4111_p1),
    .din2(p_Val2_8_2_1_1_i_reg_5306),
    .dout(grp_fu_4111_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_19_i_fu_1274_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_23_i_fu_1316_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_1274_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_1274_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_1274_p2))) begin
            ap_reg_ppiten_pp0_it7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_618) begin
        if (ap_sig_209) begin
            ap_reg_phiprechg_col_buf_0_val_0_0_reg_908pp0_it2 <= p_src_data_stream_0_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_0_val_0_0_reg_908pp0_it2 <= ap_reg_phiprechg_col_buf_0_val_0_0_reg_908pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_618) begin
        if (ap_sig_209) begin
            ap_reg_phiprechg_col_buf_1_val_0_0_reg_957pp0_it2 <= p_src_data_stream_1_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_1_val_0_0_reg_957pp0_it2 <= ap_reg_phiprechg_col_buf_1_val_0_0_reg_957pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_618) begin
        if (ap_sig_209) begin
            ap_reg_phiprechg_col_buf_2_val_0_0_reg_1008pp0_it2 <= p_src_data_stream_2_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_2_val_0_0_reg_1008pp0_it2 <= ap_reg_phiprechg_col_buf_2_val_0_0_reg_1008pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_1072pp0_it3 <= col_buf_val_0_0_1_1_i_reg_5099;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_1072pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_1072pp0_it3 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_1072pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_1059pp0_it3 <= col_buf_val_0_0_2_1_i_reg_5093;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_1059pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_1059pp0_it3 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_1059pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_1098pp0_it3 <= col_buf_val_1_0_1_1_i_fu_1565_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_1098pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_1098pp0_it3 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_1098pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_1085pp0_it3 <= col_buf_val_1_0_2_1_i_fu_1559_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_1085pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_1085pp0_it3 <= ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_1085pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_1124pp0_it3 <= col_buf_val_2_0_1_1_i_fu_1698_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_1124pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_1124pp0_it3 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_1124pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_1111pp0_it3 <= col_buf_val_2_0_2_1_i_fu_1692_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_1111pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_1111pp0_it3 <= ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_1111pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1044) begin
        if (ap_sig_1050) begin
            col_buf_1_val_0_0_reg_957 <= p_0_6_i_i_phi_fu_947_p6;
        end else if ((1'b1 == 1'b1)) begin
            col_buf_1_val_0_0_reg_957 <= ap_reg_phiprechg_col_buf_1_val_0_0_reg_957pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1044) begin
        if (ap_sig_1050) begin
            col_buf_2_val_0_0_reg_1008 <= p_0_6_i_1_i_phi_fu_998_p6;
        end else if ((1'b1 == 1'b1)) begin
            col_buf_2_val_0_0_reg_1008 <= ap_reg_phiprechg_col_buf_2_val_0_0_reg_1008pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_4)) begin
        p_0130_0_i_i_reg_886 <= i_V_reg_4878;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_7_i_fu_1151_p2))) begin
        p_0130_0_i_i_reg_886 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_23_i_fu_1316_p2))) begin
        p_0153_0_i_i_reg_897 <= j_V_fu_1321_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_1274_p2))) begin
        p_0153_0_i_i_reg_897 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1157) begin
        if (ap_sig_3316) begin
            src_kernel_win_0_val_0_0_fu_464 <= col_buf_0_val_0_0_phi_fu_911_p4;
        end else if (ap_sig_3314) begin
            src_kernel_win_0_val_0_0_fu_464 <= col_buf_0_val_0_0_1_fu_1427_p3;
        end else if ((1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)) begin
            src_kernel_win_0_val_0_0_fu_464 <= col_buf_val_0_0_0_3_i_fu_1415_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_0_val_3_0_reg_931 <= col_buf_val_0_0_3_1_i_reg_5087;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_0_val_3_0_reg_931 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        src_kernel_win_0_val_3_0_reg_931 <= ap_reg_phiprechg_src_kernel_win_0_val_3_0_reg_931pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_0_val_4_0_reg_918 <= col_buf_val_0_0_4_1_i_reg_5081;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_0_val_4_0_reg_918 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        src_kernel_win_0_val_4_0_reg_918 <= ap_reg_phiprechg_src_kernel_win_0_val_4_0_reg_918pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1180) begin
        if (ap_sig_3321) begin
            src_kernel_win_1_val_0_0_fu_468 <= col_buf_1_val_0_0_reg_957;
        end else if (ap_sig_3319) begin
            src_kernel_win_1_val_0_0_fu_468 <= col_buf_1_val_0_0_1_reg_5207;
        end else if ((1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)) begin
            src_kernel_win_1_val_0_0_fu_468 <= col_buf_val_1_0_0_3_i_fu_2095_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_1_val_3_0_reg_982 <= col_buf_val_1_0_3_1_i_fu_1551_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_1_val_3_0_reg_982 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        src_kernel_win_1_val_3_0_reg_982 <= ap_reg_phiprechg_src_kernel_win_1_val_3_0_reg_982pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_1_val_4_0_reg_969 <= col_buf_val_1_0_4_1_i_fu_1543_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_1_val_4_0_reg_969 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        src_kernel_win_1_val_4_0_reg_969 <= ap_reg_phiprechg_src_kernel_win_1_val_4_0_reg_969pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1180) begin
        if (ap_sig_3321) begin
            src_kernel_win_2_val_0_0_fu_472 <= col_buf_2_val_0_0_reg_1008;
        end else if (ap_sig_3319) begin
            src_kernel_win_2_val_0_0_fu_472 <= col_buf_2_val_0_0_1_reg_5265;
        end else if ((1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)) begin
            src_kernel_win_2_val_0_0_fu_472 <= col_buf_val_2_0_0_3_i_fu_2289_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_2_val_3_0_reg_1033 <= col_buf_val_2_0_3_1_i_fu_1684_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_2_val_3_0_reg_1033 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        src_kernel_win_2_val_3_0_reg_1033 <= ap_reg_phiprechg_src_kernel_win_2_val_3_0_reg_1033pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_2_val_4_0_reg_1020 <= col_buf_val_2_0_4_1_i_fu_1676_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_2_val_4_0_reg_1020 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        src_kernel_win_2_val_4_0_reg_1020 <= ap_reg_phiprechg_src_kernel_win_2_val_4_0_reg_1020pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        tmp_5_i_reg_875 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_7_i_fu_1151_p2))) begin
        tmp_5_i_reg_875 <= tmp_6_i_fu_1145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_7_i_fu_1151_p2))) begin
        OP2_V_2_0_1_i_reg_4706 <= OP2_V_2_0_1_i_fu_1198_p1;
        OP2_V_2_0_2_i_reg_4713 <= OP2_V_2_0_2_i_fu_1201_p1;
        OP2_V_2_0_3_i_reg_4720 <= OP2_V_2_0_3_i_fu_1204_p1;
        OP2_V_2_0_4_i_reg_4727 <= OP2_V_2_0_4_i_fu_1207_p1;
        OP2_V_2_0_i_reg_4699 <= OP2_V_2_0_i_fu_1195_p1;
        OP2_V_2_1_1_i_reg_4741 <= OP2_V_2_1_1_i_fu_1213_p1;
        OP2_V_2_1_2_i_reg_4748 <= OP2_V_2_1_2_i_fu_1216_p1;
        OP2_V_2_1_3_i_reg_4755 <= OP2_V_2_1_3_i_fu_1219_p1;
        OP2_V_2_1_4_i_reg_4762 <= OP2_V_2_1_4_i_fu_1222_p1;
        OP2_V_2_1_i_reg_4734 <= OP2_V_2_1_i_fu_1210_p1;
        OP2_V_2_2_1_i_reg_4776 <= OP2_V_2_2_1_i_fu_1228_p1;
        OP2_V_2_2_2_i_reg_4783 <= OP2_V_2_2_2_i_fu_1231_p1;
        OP2_V_2_2_3_i_reg_4790 <= OP2_V_2_2_3_i_fu_1234_p1;
        OP2_V_2_2_4_i_reg_4797 <= OP2_V_2_2_4_i_fu_1237_p1;
        OP2_V_2_2_i_reg_4769 <= OP2_V_2_2_i_fu_1225_p1;
        OP2_V_2_3_1_i_reg_4811 <= OP2_V_2_3_1_i_fu_1243_p1;
        OP2_V_2_3_2_i_reg_4818 <= OP2_V_2_3_2_i_fu_1246_p1;
        OP2_V_2_3_3_i_reg_4825 <= OP2_V_2_3_3_i_fu_1249_p1;
        OP2_V_2_3_4_i_reg_4832 <= OP2_V_2_3_4_i_fu_1252_p1;
        OP2_V_2_3_i_reg_4804 <= OP2_V_2_3_i_fu_1240_p1;
        OP2_V_2_4_1_i_reg_4846 <= OP2_V_2_4_1_i_fu_1258_p1;
        OP2_V_2_4_2_i_reg_4853 <= OP2_V_2_4_2_i_fu_1261_p1;
        OP2_V_2_4_3_i_reg_4860 <= OP2_V_2_4_3_i_fu_1264_p1;
        OP2_V_2_4_4_i_reg_4867 <= OP2_V_2_4_4_i_fu_1267_p1;
        OP2_V_2_4_i_reg_4839 <= OP2_V_2_4_i_fu_1255_p1;
        heightloop_reg_4689 <= heightloop_fu_1185_p2;
        start_col_cast_i_cast_cast_reg_4684[2 : 1] <= start_col_cast_i_cast_cast_fu_1178_p3[2 : 1];
        start_row_cast_i_cast_cast_reg_4679[2 : 1] <= start_row_cast_i_cast_cast_fu_1164_p3[2 : 1];
        widthloop_reg_4694 <= widthloop_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        anchor_x_V_read_reg_4266 <= anchor_x_V_dout;
        anchor_y_V_read_reg_4272 <= anchor_y_V_dout;
        cols_cast_i_reg_4261[11 : 0] <= cols_cast_i_fu_1141_p1[11 : 0];
        p_kernel_val_0_V_0_read_reg_4119 <= p_kernel_val_0_V_0_dout;
        p_kernel_val_0_V_1_read_reg_4124 <= p_kernel_val_0_V_1_dout;
        p_kernel_val_0_V_2_read_reg_4129 <= p_kernel_val_0_V_2_dout;
        p_kernel_val_0_V_3_read_reg_4134 <= p_kernel_val_0_V_3_dout;
        p_kernel_val_0_V_4_read_reg_4139 <= p_kernel_val_0_V_4_dout;
        p_kernel_val_1_V_0_read_reg_4144 <= p_kernel_val_1_V_0_dout;
        p_kernel_val_1_V_1_read_reg_4149 <= p_kernel_val_1_V_1_dout;
        p_kernel_val_1_V_2_read_reg_4154 <= p_kernel_val_1_V_2_dout;
        p_kernel_val_1_V_3_read_reg_4159 <= p_kernel_val_1_V_3_dout;
        p_kernel_val_1_V_4_read_reg_4164 <= p_kernel_val_1_V_4_dout;
        p_kernel_val_2_V_0_read_reg_4169 <= p_kernel_val_2_V_0_dout;
        p_kernel_val_2_V_1_read_reg_4174 <= p_kernel_val_2_V_1_dout;
        p_kernel_val_2_V_2_read_reg_4179 <= p_kernel_val_2_V_2_dout;
        p_kernel_val_2_V_3_read_reg_4184 <= p_kernel_val_2_V_3_dout;
        p_kernel_val_2_V_4_read_reg_4189 <= p_kernel_val_2_V_4_dout;
        p_kernel_val_3_V_0_read_reg_4194 <= p_kernel_val_3_V_0_dout;
        p_kernel_val_3_V_1_read_reg_4199 <= p_kernel_val_3_V_1_dout;
        p_kernel_val_3_V_2_read_reg_4204 <= p_kernel_val_3_V_2_dout;
        p_kernel_val_3_V_3_read_reg_4209 <= p_kernel_val_3_V_3_dout;
        p_kernel_val_3_V_4_read_reg_4214 <= p_kernel_val_3_V_4_dout;
        p_kernel_val_4_V_0_read_reg_4219 <= p_kernel_val_4_V_0_dout;
        p_kernel_val_4_V_1_read_reg_4224 <= p_kernel_val_4_V_1_dout;
        p_kernel_val_4_V_2_read_reg_4229 <= p_kernel_val_4_V_2_dout;
        p_kernel_val_4_V_3_read_reg_4234 <= p_kernel_val_4_V_3_dout;
        p_kernel_val_4_V_4_read_reg_4239 <= p_kernel_val_4_V_4_dout;
        p_src_cols_V_read_reg_4255 <= p_src_cols_V_dout;
        p_src_rows_V_read_reg_4244 <= p_src_rows_V_dout;
        rows_cast_i_reg_4250[11 : 0] <= rows_cast_i_fu_1137_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter1 <= brmerge396_i_i_reg_5024;
        ap_reg_ppstg_brmerge_i_i_reg_4996_pp0_iter1 <= brmerge_i_i_reg_4996;
        ap_reg_ppstg_k_buf_0_val_0_addr_reg_5018_pp0_iter1 <= k_buf_0_val_0_addr_reg_5018;
        ap_reg_ppstg_k_buf_1_val_0_addr_reg_5046_pp0_iter1 <= k_buf_1_val_0_addr_reg_5046;
        ap_reg_ppstg_k_buf_2_val_0_addr_reg_5070_pp0_iter1 <= k_buf_2_val_0_addr_reg_5070;
        ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1 <= tmp_23_i_reg_4904;
        ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1 <= tmp_24_i_reg_4913;
        ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1 <= tmp_25_i_reg_4932;
        tmp_23_i_reg_4904 <= tmp_23_i_fu_1316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520))) begin
        ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter2 <= ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter1;
        ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter3 <= ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter2;
        ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter4 <= ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter3;
        ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter5 <= ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter4;
        ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6 <= ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter5;
        ap_reg_ppstg_k_buf_1_val_0_addr_reg_5046_pp0_iter2 <= ap_reg_ppstg_k_buf_1_val_0_addr_reg_5046_pp0_iter1;
        ap_reg_ppstg_k_buf_2_val_0_addr_reg_5070_pp0_iter2 <= ap_reg_ppstg_k_buf_2_val_0_addr_reg_5070_pp0_iter1;
        ap_reg_ppstg_p_src_kernel_win_0_val_3_1_i_reg_5175_pp0_iter3 <= p_src_kernel_win_0_val_3_1_i_reg_5175;
        ap_reg_ppstg_p_src_kernel_win_1_val_3_1_i_reg_5233_pp0_iter3 <= p_src_kernel_win_1_val_3_1_i_reg_5233;
        ap_reg_ppstg_p_src_kernel_win_2_val_3_1_i_reg_5291_pp0_iter3 <= p_src_kernel_win_2_val_3_1_i_reg_5291;
        ap_reg_ppstg_tmp29_reg_5547_pp0_iter5 <= tmp29_reg_5547;
        ap_reg_ppstg_tmp49_reg_5587_pp0_iter5 <= tmp49_reg_5587;
        ap_reg_ppstg_tmp69_reg_5627_pp0_iter5 <= tmp69_reg_5627;
        ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2 <= ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1;
        ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter3 <= ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2;
        ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2 <= ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1;
        ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2 <= ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1;
        ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3 <= ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2;
        p_src_kernel_win_0_val_0_1_i_reg_5522 <= p_src_kernel_win_0_val_0_1_i_fu_2640_p3;
        p_src_kernel_win_0_val_0_2_i_reg_5517 <= p_src_kernel_win_0_val_0_2_i_fu_2633_p3;
        p_src_kernel_win_0_val_0_4_i_reg_5512 <= p_src_kernel_win_0_val_0_4_i_fu_2619_p3;
        p_src_kernel_win_0_val_1_1_i_reg_5342 <= p_src_kernel_win_0_val_1_1_i_fu_1995_p3;
        p_src_kernel_win_0_val_1_3_i_reg_5337 <= p_src_kernel_win_0_val_1_3_i_fu_1981_p3;
        p_src_kernel_win_0_val_1_4_i_reg_5332 <= p_src_kernel_win_0_val_1_4_i_fu_1974_p3;
        p_src_kernel_win_0_val_2_1_i_reg_5327 <= p_src_kernel_win_0_val_2_1_i_fu_1967_p3;
        p_src_kernel_win_0_val_2_2_i_reg_5322 <= p_src_kernel_win_0_val_2_2_i_fu_1960_p3;
        p_src_kernel_win_0_val_2_3_i_reg_5317 <= p_src_kernel_win_0_val_2_3_i_fu_1953_p3;
        p_src_kernel_win_1_val_0_1_i_reg_5562 <= p_src_kernel_win_1_val_0_1_i_fu_2784_p3;
        p_src_kernel_win_1_val_0_2_i_reg_5557 <= p_src_kernel_win_1_val_0_2_i_fu_2777_p3;
        p_src_kernel_win_1_val_0_4_i_reg_5552 <= p_src_kernel_win_1_val_0_4_i_fu_2763_p3;
        p_src_kernel_win_1_val_1_1_i_reg_5407 <= p_src_kernel_win_1_val_1_1_i_fu_2189_p3;
        p_src_kernel_win_1_val_1_3_i_reg_5402 <= p_src_kernel_win_1_val_1_3_i_fu_2175_p3;
        p_src_kernel_win_1_val_1_4_i_reg_5397 <= p_src_kernel_win_1_val_1_4_i_fu_2168_p3;
        p_src_kernel_win_1_val_2_1_i_reg_5392 <= p_src_kernel_win_1_val_2_1_i_fu_2161_p3;
        p_src_kernel_win_1_val_2_2_i_reg_5387 <= p_src_kernel_win_1_val_2_2_i_fu_2154_p3;
        p_src_kernel_win_1_val_2_3_i_reg_5382 <= p_src_kernel_win_1_val_2_3_i_fu_2147_p3;
        p_src_kernel_win_2_val_0_1_i_reg_5602 <= p_src_kernel_win_2_val_0_1_i_fu_2929_p3;
        p_src_kernel_win_2_val_0_2_i_reg_5597 <= p_src_kernel_win_2_val_0_2_i_fu_2922_p3;
        p_src_kernel_win_2_val_0_4_i_reg_5592 <= p_src_kernel_win_2_val_0_4_i_fu_2908_p3;
        p_src_kernel_win_2_val_1_1_i_reg_5472 <= p_src_kernel_win_2_val_1_1_i_fu_2383_p3;
        p_src_kernel_win_2_val_1_3_i_reg_5467 <= p_src_kernel_win_2_val_1_3_i_fu_2369_p3;
        p_src_kernel_win_2_val_1_4_i_reg_5462 <= p_src_kernel_win_2_val_1_4_i_fu_2362_p3;
        p_src_kernel_win_2_val_2_1_i_reg_5457 <= p_src_kernel_win_2_val_2_1_i_fu_2355_p3;
        p_src_kernel_win_2_val_2_2_i_reg_5452 <= p_src_kernel_win_2_val_2_2_i_fu_2348_p3;
        p_src_kernel_win_2_val_2_3_i_reg_5447 <= p_src_kernel_win_2_val_2_3_i_fu_2341_p3;
        src_kernel_win_0_val_0_0_1_reg_5311 <= src_kernel_win_0_val_0_0_fu_464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_23_i_fu_1316_p2))) begin
        brmerge396_i_i_reg_5024 <= brmerge396_i_i_fu_1375_p2;
        brmerge_i_i_reg_4996 <= brmerge_i_i_fu_1354_p2;
        k_buf_0_val_0_addr_reg_5018 <= tmp_63_0_i_fu_1359_p1;
        k_buf_0_val_1_addr_reg_5012 <= tmp_63_0_i_fu_1359_p1;
        k_buf_0_val_2_addr_reg_5006 <= tmp_63_0_i_fu_1359_p1;
        k_buf_0_val_3_addr_reg_5000 <= tmp_63_0_i_fu_1359_p1;
        k_buf_1_val_0_addr_reg_5046 <= tmp_63_0_i_fu_1359_p1;
        k_buf_1_val_1_addr_reg_5040 <= tmp_63_0_i_fu_1359_p1;
        k_buf_1_val_2_addr_reg_5034 <= tmp_63_0_i_fu_1359_p1;
        k_buf_1_val_3_addr_reg_5028 <= tmp_63_0_i_fu_1359_p1;
        k_buf_2_val_0_addr_reg_5070 <= tmp_63_0_i_fu_1359_p1;
        k_buf_2_val_1_addr_reg_5064 <= tmp_63_0_i_fu_1359_p1;
        k_buf_2_val_2_addr_reg_5058 <= tmp_63_0_i_fu_1359_p1;
        k_buf_2_val_3_addr_reg_5052 <= tmp_63_0_i_fu_1359_p1;
        tmp_24_i_reg_4913 <= tmp_24_i_fu_1327_p2;
        tmp_25_i_reg_4932 <= tmp_25_i_fu_1332_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883))) begin
        col_buf_1_val_0_0_1_reg_5207 <= col_buf_1_val_0_0_1_fu_1571_p3;
        col_buf_2_val_0_0_1_reg_5265 <= col_buf_2_val_0_0_1_fu_1704_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        col_buf_1_val_0_1_reg_5125 <= k_buf_1_val_0_q0;
        col_buf_1_val_0_2_reg_5120 <= k_buf_1_val_1_q0;
        col_buf_1_val_0_3_reg_5115 <= k_buf_1_val_2_q0;
        col_buf_1_val_0_4_reg_5110 <= k_buf_1_val_3_q0;
        col_buf_2_val_0_1_reg_5150 <= k_buf_2_val_0_q0;
        col_buf_2_val_0_2_reg_5145 <= k_buf_2_val_1_q0;
        col_buf_2_val_0_3_reg_5140 <= k_buf_2_val_2_q0;
        col_buf_2_val_0_4_reg_5135 <= k_buf_2_val_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1))) begin
        col_buf_2_val_0_0_2_fu_220 <= p_0_6_i_2_i_phi_fu_1049_p6;
        src_kernel_win_0_val_3_1_fu_272 <= src_kernel_win_0_val_3_0_phi_fu_934_p6;
        src_kernel_win_0_val_3_2_fu_276 <= p_src_kernel_win_0_val_3_1_i_fu_1509_p3;
        src_kernel_win_0_val_3_3_fu_280 <= p_src_kernel_win_0_val_3_2_i_fu_1502_p3;
        src_kernel_win_0_val_4_1_fu_288 <= src_kernel_win_0_val_4_0_phi_fu_921_p6;
        src_kernel_win_0_val_4_2_fu_292 <= p_src_kernel_win_0_val_4_1_i_fu_1488_p3;
        src_kernel_win_0_val_4_3_fu_296 <= p_src_kernel_win_0_val_4_2_i_fu_1481_p3;
        src_kernel_win_0_val_4_4_fu_300 <= p_src_kernel_win_0_val_4_3_i_fu_1474_p3;
        src_kernel_win_1_val_3_1_fu_352 <= src_kernel_win_1_val_3_0_phi_fu_985_p6;
        src_kernel_win_1_val_3_2_fu_356 <= p_src_kernel_win_1_val_3_1_i_fu_1642_p3;
        src_kernel_win_1_val_3_3_fu_360 <= p_src_kernel_win_1_val_3_2_i_fu_1635_p3;
        src_kernel_win_1_val_4_1_fu_368 <= src_kernel_win_1_val_4_0_phi_fu_972_p6;
        src_kernel_win_1_val_4_2_fu_372 <= p_src_kernel_win_1_val_4_1_i_fu_1621_p3;
        src_kernel_win_1_val_4_3_fu_376 <= p_src_kernel_win_1_val_4_2_i_fu_1614_p3;
        src_kernel_win_1_val_4_4_fu_380 <= p_src_kernel_win_1_val_4_3_i_fu_1607_p3;
        src_kernel_win_2_val_3_1_fu_432 <= src_kernel_win_2_val_3_0_phi_fu_1036_p6;
        src_kernel_win_2_val_3_2_fu_436 <= p_src_kernel_win_2_val_3_1_i_fu_1775_p3;
        src_kernel_win_2_val_3_3_fu_440 <= p_src_kernel_win_2_val_3_2_i_fu_1768_p3;
        src_kernel_win_2_val_4_1_fu_448 <= src_kernel_win_2_val_4_0_phi_fu_1023_p6;
        src_kernel_win_2_val_4_2_fu_452 <= p_src_kernel_win_2_val_4_1_i_fu_1754_p3;
        src_kernel_win_2_val_4_3_fu_456 <= p_src_kernel_win_2_val_4_2_i_fu_1747_p3;
        src_kernel_win_2_val_4_4_fu_460 <= p_src_kernel_win_2_val_4_3_i_fu_1740_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        col_buf_val_0_0_1_1_i_reg_5099 <= col_buf_val_0_0_1_1_i_fu_1401_p3;
        col_buf_val_0_0_2_1_i_reg_5093 <= col_buf_val_0_0_2_1_i_fu_1394_p3;
        col_buf_val_0_0_3_1_i_reg_5087 <= col_buf_val_0_0_3_1_i_fu_1387_p3;
        col_buf_val_0_0_4_1_i_reg_5081 <= col_buf_val_0_0_4_1_i_fu_1380_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_4878 <= i_V_fu_1279_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter5))) begin
        p_38_i_i_i1_reg_5698 <= p_38_i_i_i1_fu_3441_p2;
        p_38_i_i_i2_reg_5722 <= p_38_i_i_i2_fu_3564_p2;
        p_38_i_i_i_reg_5674 <= p_38_i_i_i_fu_3318_p2;
        p_39_demorgan_i_i_i1_reg_5704 <= p_39_demorgan_i_i_i1_fu_3447_p2;
        p_39_demorgan_i_i_i2_reg_5728 <= p_39_demorgan_i_i_i2_fu_3570_p2;
        p_39_demorgan_i_i_i_reg_5680 <= p_39_demorgan_i_i_i_fu_3324_p2;
        p_Val2_17_reg_5716 <= p_Val2_17_fu_3508_p2;
        p_Val2_5_reg_5668 <= p_Val2_5_fu_3262_p2;
        p_Val2_8_reg_5692 <= p_Val2_8_fu_3385_p2;
        signbit_1_reg_5686 <= p_Val2_s_fu_3341_p2[ap_const_lv32_14];
        signbit_2_reg_5710 <= p_Val2_14_fu_3464_p2[ap_const_lv32_14];
        signbit_reg_5662 <= p_Val2_6_fu_3218_p2[ap_const_lv32_14];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter1))) begin
        p_Val2_8_0_0_1_i_reg_5180 <= p_Val2_8_0_0_1_i_fu_1520_p2;
        p_Val2_8_0_0_2_i_reg_5185 <= p_Val2_8_0_0_2_i_fu_1529_p2;
        p_Val2_8_0_1_1_i_reg_5190 <= p_Val2_8_0_1_1_i_fu_1538_p2;
        p_Val2_8_1_0_1_i_reg_5238 <= p_Val2_8_1_0_1_i_fu_1653_p2;
        p_Val2_8_1_0_2_i_reg_5243 <= p_Val2_8_1_0_2_i_fu_1662_p2;
        p_Val2_8_1_1_1_i_reg_5248 <= p_Val2_8_1_1_1_i_fu_1671_p2;
        p_Val2_8_2_0_1_i_reg_5296 <= p_Val2_8_2_0_1_i_fu_1786_p2;
        p_Val2_8_2_0_2_i_reg_5301 <= p_Val2_8_2_0_2_i_fu_1795_p2;
        p_Val2_8_2_1_1_i_reg_5306 <= p_Val2_8_2_1_1_i_fu_1804_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter2))) begin
        p_Val2_8_0_1_4_i_reg_5357 <= p_Val2_8_0_1_4_i_fu_2051_p2;
        p_Val2_8_0_2_1_i_reg_5362 <= p_Val2_8_0_2_1_i_fu_2060_p2;
        p_Val2_8_0_2_4_i_reg_5367 <= p_Val2_8_0_2_4_i_fu_2069_p2;
        p_Val2_8_0_3_2_i_reg_5372 <= p_Val2_8_0_3_2_i_fu_2078_p2;
        p_Val2_8_0_3_4_i_reg_5377 <= p_Val2_8_0_3_4_i_fu_2087_p2;
        p_Val2_8_1_1_4_i_reg_5422 <= p_Val2_8_1_1_4_i_fu_2245_p2;
        p_Val2_8_1_2_1_i_reg_5427 <= p_Val2_8_1_2_1_i_fu_2254_p2;
        p_Val2_8_1_2_4_i_reg_5432 <= p_Val2_8_1_2_4_i_fu_2263_p2;
        p_Val2_8_1_3_2_i_reg_5437 <= p_Val2_8_1_3_2_i_fu_2272_p2;
        p_Val2_8_1_3_4_i_reg_5442 <= p_Val2_8_1_3_4_i_fu_2281_p2;
        p_Val2_8_2_1_4_i_reg_5487 <= p_Val2_8_2_1_4_i_fu_2439_p2;
        p_Val2_8_2_2_1_i_reg_5492 <= p_Val2_8_2_2_1_i_fu_2448_p2;
        p_Val2_8_2_2_4_i_reg_5497 <= p_Val2_8_2_2_4_i_fu_2457_p2;
        p_Val2_8_2_3_2_i_reg_5502 <= p_Val2_8_2_3_2_i_fu_2466_p2;
        p_Val2_8_2_3_4_i_reg_5507 <= p_Val2_8_2_3_4_i_fu_2475_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter3))) begin
        p_Val2_8_0_4_1_i_reg_5542 <= p_Val2_8_0_4_1_i_fu_2715_p2;
        p_Val2_8_1_4_1_i_reg_5582 <= p_Val2_8_1_4_1_i_fu_2859_p2;
        p_Val2_8_2_4_1_i_reg_5622 <= p_Val2_8_2_4_1_i_fu_3004_p2;
        tmp21_reg_5537 <= tmp21_fu_2693_p2;
        tmp29_reg_5547 <= tmp29_fu_2732_p2;
        tmp41_reg_5577 <= tmp41_fu_2837_p2;
        tmp49_reg_5587 <= tmp49_fu_2877_p2;
        tmp61_reg_5617 <= tmp61_fu_2982_p2;
        tmp69_reg_5627 <= tmp69_fu_3022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1))) begin
        p_src_kernel_win_0_val_3_1_i_reg_5175 <= p_src_kernel_win_0_val_3_1_i_fu_1509_p3;
        p_src_kernel_win_0_val_3_2_i_reg_5170 <= p_src_kernel_win_0_val_3_2_i_fu_1502_p3;
        p_src_kernel_win_0_val_3_3_i_reg_5165 <= p_src_kernel_win_0_val_3_3_i_fu_1495_p3;
        p_src_kernel_win_0_val_4_1_i_reg_5160 <= p_src_kernel_win_0_val_4_1_i_fu_1488_p3;
        p_src_kernel_win_0_val_4_4_i_reg_5155 <= p_src_kernel_win_0_val_4_4_i_fu_1467_p3;
        p_src_kernel_win_1_val_3_1_i_reg_5233 <= p_src_kernel_win_1_val_3_1_i_fu_1642_p3;
        p_src_kernel_win_1_val_3_2_i_reg_5228 <= p_src_kernel_win_1_val_3_2_i_fu_1635_p3;
        p_src_kernel_win_1_val_3_3_i_reg_5223 <= p_src_kernel_win_1_val_3_3_i_fu_1628_p3;
        p_src_kernel_win_1_val_4_1_i_reg_5218 <= p_src_kernel_win_1_val_4_1_i_fu_1621_p3;
        p_src_kernel_win_1_val_4_4_i_reg_5213 <= p_src_kernel_win_1_val_4_4_i_fu_1600_p3;
        p_src_kernel_win_2_val_3_1_i_reg_5291 <= p_src_kernel_win_2_val_3_1_i_fu_1775_p3;
        p_src_kernel_win_2_val_3_2_i_reg_5286 <= p_src_kernel_win_2_val_3_2_i_fu_1768_p3;
        p_src_kernel_win_2_val_3_3_i_reg_5281 <= p_src_kernel_win_2_val_3_3_i_fu_1761_p3;
        p_src_kernel_win_2_val_4_1_i_reg_5276 <= p_src_kernel_win_2_val_4_1_i_fu_1754_p3;
        p_src_kernel_win_2_val_4_4_i_reg_5271 <= p_src_kernel_win_2_val_4_4_i_fu_1733_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_19_i_fu_1274_p2))) begin
        rev_reg_4899 <= rev_fu_1306_p2;
        tmp_20_i_reg_4883 <= tmp_20_i_fu_1285_p2;
        tmp_21_i_reg_4887 <= tmp_21_i_fu_1291_p2;
        tmp_22_i_reg_4894 <= tmp_22_i_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter3))) begin
        src_kernel_win_0_val_0_1_fu_224 <= src_kernel_win_0_val_0_0_1_reg_5311;
        src_kernel_win_0_val_0_2_fu_228 <= p_src_kernel_win_0_val_0_1_i_fu_2640_p3;
        src_kernel_win_0_val_0_3_fu_232 <= p_src_kernel_win_0_val_0_2_i_fu_2633_p3;
        src_kernel_win_0_val_0_4_fu_236 <= p_src_kernel_win_0_val_0_3_i_fu_2626_p3;
        src_kernel_win_0_val_2_4_fu_268 <= p_src_kernel_win_0_val_2_3_i_reg_5317;
        src_kernel_win_1_val_0_1_fu_304 <= src_kernel_win_1_val_0_0_fu_468;
        src_kernel_win_1_val_0_2_fu_308 <= p_src_kernel_win_1_val_0_1_i_fu_2784_p3;
        src_kernel_win_1_val_0_3_fu_312 <= p_src_kernel_win_1_val_0_2_i_fu_2777_p3;
        src_kernel_win_1_val_0_4_fu_316 <= p_src_kernel_win_1_val_0_3_i_fu_2770_p3;
        src_kernel_win_1_val_2_4_fu_348 <= p_src_kernel_win_1_val_2_3_i_reg_5382;
        src_kernel_win_2_val_0_1_fu_384 <= src_kernel_win_2_val_0_0_fu_472;
        src_kernel_win_2_val_0_2_fu_388 <= p_src_kernel_win_2_val_0_1_i_fu_2929_p3;
        src_kernel_win_2_val_0_3_fu_392 <= p_src_kernel_win_2_val_0_2_i_fu_2922_p3;
        src_kernel_win_2_val_0_4_fu_396 <= p_src_kernel_win_2_val_0_3_i_fu_2915_p3;
        src_kernel_win_2_val_2_4_fu_428 <= p_src_kernel_win_2_val_2_3_i_reg_5447;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2))) begin
        src_kernel_win_0_val_1_1_fu_240 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_1072pp0_it3;
        src_kernel_win_0_val_1_2_fu_244 <= p_src_kernel_win_0_val_1_1_i_fu_1995_p3;
        src_kernel_win_0_val_1_3_fu_248 <= p_src_kernel_win_0_val_1_2_i_fu_1988_p3;
        src_kernel_win_0_val_1_4_fu_252 <= p_src_kernel_win_0_val_1_3_i_fu_1981_p3;
        src_kernel_win_0_val_2_1_fu_256 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_1059pp0_it3;
        src_kernel_win_0_val_2_2_fu_260 <= p_src_kernel_win_0_val_2_1_i_fu_1967_p3;
        src_kernel_win_0_val_2_3_fu_264 <= p_src_kernel_win_0_val_2_2_i_fu_1960_p3;
        src_kernel_win_0_val_3_4_fu_284 <= p_src_kernel_win_0_val_3_3_i_reg_5165;
        src_kernel_win_1_val_1_1_fu_320 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_1098pp0_it3;
        src_kernel_win_1_val_1_2_fu_324 <= p_src_kernel_win_1_val_1_1_i_fu_2189_p3;
        src_kernel_win_1_val_1_3_fu_328 <= p_src_kernel_win_1_val_1_2_i_fu_2182_p3;
        src_kernel_win_1_val_1_4_fu_332 <= p_src_kernel_win_1_val_1_3_i_fu_2175_p3;
        src_kernel_win_1_val_2_1_fu_336 <= ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_1085pp0_it3;
        src_kernel_win_1_val_2_2_fu_340 <= p_src_kernel_win_1_val_2_1_i_fu_2161_p3;
        src_kernel_win_1_val_2_3_fu_344 <= p_src_kernel_win_1_val_2_2_i_fu_2154_p3;
        src_kernel_win_1_val_3_4_fu_364 <= p_src_kernel_win_1_val_3_3_i_reg_5223;
        src_kernel_win_2_val_1_1_fu_400 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_1124pp0_it3;
        src_kernel_win_2_val_1_2_fu_404 <= p_src_kernel_win_2_val_1_1_i_fu_2383_p3;
        src_kernel_win_2_val_1_3_fu_408 <= p_src_kernel_win_2_val_1_2_i_fu_2376_p3;
        src_kernel_win_2_val_1_4_fu_412 <= p_src_kernel_win_2_val_1_3_i_fu_2369_p3;
        src_kernel_win_2_val_2_1_fu_416 <= ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_1111pp0_it3;
        src_kernel_win_2_val_2_2_fu_420 <= p_src_kernel_win_2_val_2_1_i_fu_2355_p3;
        src_kernel_win_2_val_2_3_fu_424 <= p_src_kernel_win_2_val_2_2_i_fu_2348_p3;
        src_kernel_win_2_val_3_4_fu_444 <= p_src_kernel_win_2_val_3_3_i_reg_5281;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter2))) begin
        tmp12_reg_5347 <= grp_fu_3806_p3;
        tmp14_reg_5352 <= grp_fu_3760_p3;
        tmp32_reg_5412 <= grp_fu_4089_p3;
        tmp34_reg_5417 <= grp_fu_4004_p3;
        tmp52_reg_5477 <= grp_fu_3974_p3;
        tmp54_reg_5482 <= grp_fu_4011_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter3))) begin
        tmp15_reg_5527 <= grp_fu_3799_p3;
        tmp16_reg_5532 <= grp_fu_3875_p3;
        tmp35_reg_5567 <= grp_fu_3981_p3;
        tmp36_reg_5572 <= grp_fu_4018_p3;
        tmp55_reg_5607 <= grp_fu_4104_p3;
        tmp56_reg_5612 <= grp_fu_3952_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter4))) begin
        tmp22_reg_5632 <= grp_fu_3860_p3;
        tmp24_reg_5637 <= grp_fu_3753_p3;
        tmp42_reg_5642 <= grp_fu_3845_p3;
        tmp44_reg_5647 <= grp_fu_3906_p3;
        tmp62_reg_5652 <= grp_fu_3959_p3;
        tmp64_reg_5657 <= grp_fu_3937_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        anchor_x_V_blk_n = anchor_x_V_empty_n;
    end else begin
        anchor_x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        anchor_x_V_read = 1'b1;
    end else begin
        anchor_x_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        anchor_y_V_blk_n = anchor_y_V_empty_n;
    end else begin
        anchor_y_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        anchor_y_V_read = 1'b1;
    end else begin
        anchor_y_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_19_i_fu_1274_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_19_i_fu_1274_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_183) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1037) begin
        ap_sig_cseq_ST_st12_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_415) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_486) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_4996_pp0_iter1))) begin
        col_buf_0_val_0_0_phi_fu_911_p4 = col_buf_2_val_0_0_2_fu_220;
    end else begin
        col_buf_0_val_0_0_phi_fu_911_p4 = ap_reg_phiprechg_col_buf_0_val_0_0_reg_908pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_4996_pp0_iter1))) begin
        col_buf_1_val_0_0_phi_fu_961_p4 = p_0_6_i_i_phi_fu_947_p6;
    end else begin
        col_buf_1_val_0_0_phi_fu_961_p4 = ap_reg_phiprechg_col_buf_1_val_0_0_reg_957pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_4996_pp0_iter1))) begin
        col_buf_2_val_0_0_phi_fu_1012_p4 = p_0_6_i_1_i_phi_fu_998_p6;
    end else begin
        col_buf_2_val_0_0_phi_fu_1012_p4 = ap_reg_phiprechg_col_buf_2_val_0_0_reg_1008pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_0_val_0_ce0 = 1'b1;
    end else begin
        k_buf_0_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)))) begin
        k_buf_0_val_0_ce1 = 1'b1;
    end else begin
        k_buf_0_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1370) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_phi_fu_911_p4;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_1_fu_1427_p3;
        end else begin
            k_buf_0_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)))) begin
        k_buf_0_val_0_we1 = 1'b1;
    end else begin
        k_buf_0_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_0_val_1_ce0 = 1'b1;
    end else begin
        k_buf_0_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_0_val_1_ce1 = 1'b1;
    end else begin
        k_buf_0_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3310) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_0_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
        end else begin
            k_buf_0_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_0_val_1_we1 = 1'b1;
    end else begin
        k_buf_0_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_0_val_2_ce0 = 1'b1;
    end else begin
        k_buf_0_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_0_val_2_ce1 = 1'b1;
    end else begin
        k_buf_0_val_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3310) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_0_val_2_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
        end else begin
            k_buf_0_val_2_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_0_val_2_we1 = 1'b1;
    end else begin
        k_buf_0_val_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3310) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_0_val_3_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_0_val_3_d1 = k_buf_0_val_2_q0;
        end else begin
            k_buf_0_val_3_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_1_val_0_ce0 = 1'b1;
    end else begin
        k_buf_1_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)))) begin
        k_buf_1_val_0_ce1 = 1'b1;
    end else begin
        k_buf_1_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1385) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_1_val_0_d1 = col_buf_1_val_0_0_reg_957;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_1_val_0_d1 = col_buf_1_val_0_0_1_reg_5207;
        end else begin
            k_buf_1_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)))) begin
        k_buf_1_val_0_we1 = 1'b1;
    end else begin
        k_buf_1_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_1_val_1_ce0 = 1'b1;
    end else begin
        k_buf_1_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_1_val_1_ce1 = 1'b1;
    end else begin
        k_buf_1_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3310) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_1_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
        end else begin
            k_buf_1_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_1_val_1_we1 = 1'b1;
    end else begin
        k_buf_1_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_1_val_2_ce0 = 1'b1;
    end else begin
        k_buf_1_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_1_val_2_ce1 = 1'b1;
    end else begin
        k_buf_1_val_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3310) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_1_val_2_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
        end else begin
            k_buf_1_val_2_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_1_val_2_we1 = 1'b1;
    end else begin
        k_buf_1_val_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_1_val_3_ce0 = 1'b1;
    end else begin
        k_buf_1_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_1_val_3_ce1 = 1'b1;
    end else begin
        k_buf_1_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3310) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_1_val_3_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_1_val_3_d1 = k_buf_1_val_2_q0;
        end else begin
            k_buf_1_val_3_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_1_val_3_we1 = 1'b1;
    end else begin
        k_buf_1_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_2_val_0_ce0 = 1'b1;
    end else begin
        k_buf_2_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)))) begin
        k_buf_2_val_0_ce1 = 1'b1;
    end else begin
        k_buf_2_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1385) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_2_val_0_d1 = col_buf_2_val_0_0_reg_1008;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_2_val_0_d1 = col_buf_2_val_0_0_1_reg_5265;
        end else begin
            k_buf_2_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2)))) begin
        k_buf_2_val_0_we1 = 1'b1;
    end else begin
        k_buf_2_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_2_val_1_ce0 = 1'b1;
    end else begin
        k_buf_2_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_2_val_1_ce1 = 1'b1;
    end else begin
        k_buf_2_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3310) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_2_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
        end else begin
            k_buf_2_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_2_val_1_we1 = 1'b1;
    end else begin
        k_buf_2_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_2_val_2_ce0 = 1'b1;
    end else begin
        k_buf_2_val_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_2_val_2_ce1 = 1'b1;
    end else begin
        k_buf_2_val_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3310) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_2_val_2_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
        end else begin
            k_buf_2_val_2_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_2_val_2_we1 = 1'b1;
    end else begin
        k_buf_2_val_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        k_buf_2_val_3_ce0 = 1'b1;
    end else begin
        k_buf_2_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_2_val_3_ce1 = 1'b1;
    end else begin
        k_buf_2_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_3310) begin
        if (~(1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_2_val_3_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_20_i_reg_4883)) begin
            k_buf_2_val_3_d1 = k_buf_2_val_2_q0;
        end else begin
            k_buf_2_val_3_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & (1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == tmp_24_i_reg_4913)))) begin
        k_buf_2_val_3_we1 = 1'b1;
    end else begin
        k_buf_2_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883))) begin
        p_0_6_i_1_i_phi_fu_998_p6 = col_buf_1_val_0_0_1_fu_1571_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        p_0_6_i_1_i_phi_fu_998_p6 = col_buf_1_val_0_0_phi_fu_961_p4;
    end else begin
        p_0_6_i_1_i_phi_fu_998_p6 = ap_reg_phiprechg_p_0_6_i_1_i_reg_995pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883))) begin
        p_0_6_i_2_i_phi_fu_1049_p6 = col_buf_2_val_0_0_1_fu_1704_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        p_0_6_i_2_i_phi_fu_1049_p6 = col_buf_2_val_0_0_phi_fu_1012_p4;
    end else begin
        p_0_6_i_2_i_phi_fu_1049_p6 = ap_reg_phiprechg_p_0_6_i_2_i_reg_1046pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883))) begin
        p_0_6_i_i_phi_fu_947_p6 = col_buf_0_val_0_0_1_fu_1427_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        p_0_6_i_i_phi_fu_947_p6 = col_buf_0_val_0_0_phi_fu_911_p4;
    end else begin
        p_0_6_i_i_phi_fu_947_p6 = ap_reg_phiprechg_p_0_6_i_i_reg_944pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_V_0_blk_n = p_kernel_val_0_V_0_empty_n;
    end else begin
        p_kernel_val_0_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_0_V_0_read = 1'b1;
    end else begin
        p_kernel_val_0_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_V_1_blk_n = p_kernel_val_0_V_1_empty_n;
    end else begin
        p_kernel_val_0_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_0_V_1_read = 1'b1;
    end else begin
        p_kernel_val_0_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_V_2_blk_n = p_kernel_val_0_V_2_empty_n;
    end else begin
        p_kernel_val_0_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_0_V_2_read = 1'b1;
    end else begin
        p_kernel_val_0_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_V_3_blk_n = p_kernel_val_0_V_3_empty_n;
    end else begin
        p_kernel_val_0_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_0_V_3_read = 1'b1;
    end else begin
        p_kernel_val_0_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_V_4_blk_n = p_kernel_val_0_V_4_empty_n;
    end else begin
        p_kernel_val_0_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_0_V_4_read = 1'b1;
    end else begin
        p_kernel_val_0_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_V_0_blk_n = p_kernel_val_1_V_0_empty_n;
    end else begin
        p_kernel_val_1_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_1_V_0_read = 1'b1;
    end else begin
        p_kernel_val_1_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_V_1_blk_n = p_kernel_val_1_V_1_empty_n;
    end else begin
        p_kernel_val_1_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_1_V_1_read = 1'b1;
    end else begin
        p_kernel_val_1_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_V_2_blk_n = p_kernel_val_1_V_2_empty_n;
    end else begin
        p_kernel_val_1_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_1_V_2_read = 1'b1;
    end else begin
        p_kernel_val_1_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_V_3_blk_n = p_kernel_val_1_V_3_empty_n;
    end else begin
        p_kernel_val_1_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_1_V_3_read = 1'b1;
    end else begin
        p_kernel_val_1_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_V_4_blk_n = p_kernel_val_1_V_4_empty_n;
    end else begin
        p_kernel_val_1_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_1_V_4_read = 1'b1;
    end else begin
        p_kernel_val_1_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_V_0_blk_n = p_kernel_val_2_V_0_empty_n;
    end else begin
        p_kernel_val_2_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_2_V_0_read = 1'b1;
    end else begin
        p_kernel_val_2_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_V_1_blk_n = p_kernel_val_2_V_1_empty_n;
    end else begin
        p_kernel_val_2_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_2_V_1_read = 1'b1;
    end else begin
        p_kernel_val_2_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_V_2_blk_n = p_kernel_val_2_V_2_empty_n;
    end else begin
        p_kernel_val_2_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_2_V_2_read = 1'b1;
    end else begin
        p_kernel_val_2_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_V_3_blk_n = p_kernel_val_2_V_3_empty_n;
    end else begin
        p_kernel_val_2_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_2_V_3_read = 1'b1;
    end else begin
        p_kernel_val_2_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_V_4_blk_n = p_kernel_val_2_V_4_empty_n;
    end else begin
        p_kernel_val_2_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_2_V_4_read = 1'b1;
    end else begin
        p_kernel_val_2_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_3_V_0_blk_n = p_kernel_val_3_V_0_empty_n;
    end else begin
        p_kernel_val_3_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_3_V_0_read = 1'b1;
    end else begin
        p_kernel_val_3_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_3_V_1_blk_n = p_kernel_val_3_V_1_empty_n;
    end else begin
        p_kernel_val_3_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_3_V_1_read = 1'b1;
    end else begin
        p_kernel_val_3_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_3_V_2_blk_n = p_kernel_val_3_V_2_empty_n;
    end else begin
        p_kernel_val_3_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_3_V_2_read = 1'b1;
    end else begin
        p_kernel_val_3_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_3_V_3_blk_n = p_kernel_val_3_V_3_empty_n;
    end else begin
        p_kernel_val_3_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_3_V_3_read = 1'b1;
    end else begin
        p_kernel_val_3_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_3_V_4_blk_n = p_kernel_val_3_V_4_empty_n;
    end else begin
        p_kernel_val_3_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_3_V_4_read = 1'b1;
    end else begin
        p_kernel_val_3_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_4_V_0_blk_n = p_kernel_val_4_V_0_empty_n;
    end else begin
        p_kernel_val_4_V_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_4_V_0_read = 1'b1;
    end else begin
        p_kernel_val_4_V_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_4_V_1_blk_n = p_kernel_val_4_V_1_empty_n;
    end else begin
        p_kernel_val_4_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_4_V_1_read = 1'b1;
    end else begin
        p_kernel_val_4_V_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_4_V_2_blk_n = p_kernel_val_4_V_2_empty_n;
    end else begin
        p_kernel_val_4_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_4_V_2_read = 1'b1;
    end else begin
        p_kernel_val_4_V_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_4_V_3_blk_n = p_kernel_val_4_V_3_empty_n;
    end else begin
        p_kernel_val_4_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_4_V_3_read = 1'b1;
    end else begin
        p_kernel_val_4_V_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_4_V_4_blk_n = p_kernel_val_4_V_4_empty_n;
    end else begin
        p_kernel_val_4_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_kernel_val_4_V_4_read = 1'b1;
    end else begin
        p_kernel_val_4_V_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_src_cols_V_blk_n = p_src_cols_V_empty_n;
    end else begin
        p_src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_src_cols_V_read = 1'b1;
    end else begin
        p_src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_src_rows_V_blk_n = p_src_rows_V_empty_n;
    end else begin
        p_src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_345)) begin
        p_src_rows_V_read = 1'b1;
    end else begin
        p_src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_0_val_3_0_phi_fu_934_p6 = col_buf_val_0_0_3_1_i_reg_5087;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_0_val_3_0_phi_fu_934_p6 = ap_const_lv8_0;
    end else begin
        src_kernel_win_0_val_3_0_phi_fu_934_p6 = ap_reg_phiprechg_src_kernel_win_0_val_3_0_reg_931pp0_it2;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_0_val_4_0_phi_fu_921_p6 = col_buf_val_0_0_4_1_i_reg_5081;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_0_val_4_0_phi_fu_921_p6 = ap_const_lv8_0;
    end else begin
        src_kernel_win_0_val_4_0_phi_fu_921_p6 = ap_reg_phiprechg_src_kernel_win_0_val_4_0_reg_918pp0_it2;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_1_val_3_0_phi_fu_985_p6 = col_buf_val_1_0_3_1_i_fu_1551_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_1_val_3_0_phi_fu_985_p6 = ap_const_lv8_0;
    end else begin
        src_kernel_win_1_val_3_0_phi_fu_985_p6 = ap_reg_phiprechg_src_kernel_win_1_val_3_0_reg_982pp0_it2;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_1_val_4_0_phi_fu_972_p6 = col_buf_val_1_0_4_1_i_fu_1543_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_1_val_4_0_phi_fu_972_p6 = ap_const_lv8_0;
    end else begin
        src_kernel_win_1_val_4_0_phi_fu_972_p6 = ap_reg_phiprechg_src_kernel_win_1_val_4_0_reg_969pp0_it2;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_2_val_3_0_phi_fu_1036_p6 = col_buf_val_2_0_3_1_i_fu_1684_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_2_val_3_0_phi_fu_1036_p6 = ap_const_lv8_0;
    end else begin
        src_kernel_win_2_val_3_0_phi_fu_1036_p6 = ap_reg_phiprechg_src_kernel_win_2_val_3_0_reg_1033pp0_it2;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1)))) begin
        src_kernel_win_2_val_4_0_phi_fu_1023_p6 = col_buf_val_2_0_4_1_i_fu_1676_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883))) begin
        src_kernel_win_2_val_4_0_phi_fu_1023_p6 = ap_const_lv8_0;
    end else begin
        src_kernel_win_2_val_4_0_phi_fu_1023_p6 = ap_reg_phiprechg_src_kernel_win_2_val_4_0_reg_1020pp0_it2;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_345) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == tmp_7_i_fu_1151_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == tmp_19_i_fu_1274_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it7) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b1 == ap_reg_ppiten_pp0_it6)) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it7) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b1 == ap_reg_ppiten_pp0_it6)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st12_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st12_fsm_4 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_2_0_1_i_fu_1198_p1 = $signed(p_kernel_val_0_V_1_read_reg_4124);

assign OP2_V_2_0_2_i_fu_1201_p1 = $signed(p_kernel_val_0_V_2_read_reg_4129);

assign OP2_V_2_0_3_i_fu_1204_p1 = $signed(p_kernel_val_0_V_3_read_reg_4134);

assign OP2_V_2_0_4_i_fu_1207_p1 = $signed(p_kernel_val_0_V_4_read_reg_4139);

assign OP2_V_2_0_i_fu_1195_p1 = $signed(p_kernel_val_0_V_0_read_reg_4119);

assign OP2_V_2_1_1_i_fu_1213_p1 = $signed(p_kernel_val_1_V_1_read_reg_4149);

assign OP2_V_2_1_2_i_fu_1216_p1 = $signed(p_kernel_val_1_V_2_read_reg_4154);

assign OP2_V_2_1_3_i_fu_1219_p1 = $signed(p_kernel_val_1_V_3_read_reg_4159);

assign OP2_V_2_1_4_i_fu_1222_p1 = $signed(p_kernel_val_1_V_4_read_reg_4164);

assign OP2_V_2_1_i_fu_1210_p1 = $signed(p_kernel_val_1_V_0_read_reg_4144);

assign OP2_V_2_2_1_i_fu_1228_p1 = $signed(p_kernel_val_2_V_1_read_reg_4174);

assign OP2_V_2_2_2_i_fu_1231_p1 = $signed(p_kernel_val_2_V_2_read_reg_4179);

assign OP2_V_2_2_3_i_fu_1234_p1 = $signed(p_kernel_val_2_V_3_read_reg_4184);

assign OP2_V_2_2_4_i_fu_1237_p1 = $signed(p_kernel_val_2_V_4_read_reg_4189);

assign OP2_V_2_2_i_fu_1225_p1 = $signed(p_kernel_val_2_V_0_read_reg_4169);

assign OP2_V_2_3_1_i_fu_1243_p1 = $signed(p_kernel_val_3_V_1_read_reg_4199);

assign OP2_V_2_3_2_i_fu_1246_p1 = $signed(p_kernel_val_3_V_2_read_reg_4204);

assign OP2_V_2_3_3_i_fu_1249_p1 = $signed(p_kernel_val_3_V_3_read_reg_4209);

assign OP2_V_2_3_4_i_fu_1252_p1 = $signed(p_kernel_val_3_V_4_read_reg_4214);

assign OP2_V_2_3_i_fu_1240_p1 = $signed(p_kernel_val_3_V_0_read_reg_4194);

assign OP2_V_2_4_1_i_fu_1258_p1 = $signed(p_kernel_val_4_V_1_read_reg_4224);

assign OP2_V_2_4_2_i_fu_1261_p1 = $signed(p_kernel_val_4_V_2_read_reg_4229);

assign OP2_V_2_4_3_i_fu_1264_p1 = $signed(p_kernel_val_4_V_3_read_reg_4234);

assign OP2_V_2_4_4_i_fu_1267_p1 = $signed(p_kernel_val_4_V_4_read_reg_4239);

assign OP2_V_2_4_i_fu_1255_p1 = $signed(p_kernel_val_4_V_0_read_reg_4219);

assign Range1_all_ones_1_fu_3421_p2 = ((p_Result_8_i_i1_fu_3411_p4 == ap_const_lv9_1FF) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_3544_p2 = ((p_Result_8_i_i2_fu_3534_p4 == ap_const_lv9_1FF) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_3298_p2 = ((p_Result_8_i_i_fu_3288_p4 == ap_const_lv9_1FF) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_3427_p2 = ((p_Result_8_i_i1_fu_3411_p4 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_3550_p2 = ((p_Result_8_i_i2_fu_3534_p4 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_3304_p2 = ((p_Result_8_i_i_fu_3288_p4 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign ap_reg_phiprechg_col_buf_0_val_0_0_reg_908pp0_it1 = 'bx;

assign ap_reg_phiprechg_col_buf_1_val_0_0_reg_957pp0_it1 = 'bx;

assign ap_reg_phiprechg_col_buf_2_val_0_0_reg_1008pp0_it1 = 'bx;

assign ap_reg_phiprechg_p_0_6_i_1_i_reg_995pp0_it2 = 'bx;

assign ap_reg_phiprechg_p_0_6_i_2_i_reg_1046pp0_it2 = 'bx;

assign ap_reg_phiprechg_p_0_6_i_i_reg_944pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_1072pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_1059pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_3_0_reg_931pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_4_0_reg_918pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_1098pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_1085pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_1_val_3_0_reg_982pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_1_val_4_0_reg_969pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_1124pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_1111pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_2_val_3_0_reg_1033pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_2_val_4_0_reg_1020pp0_it2 = 'bx;

always @ (*) begin
    ap_sig_1037 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_1044 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)));
end

always @ (*) begin
    ap_sig_1050 = (~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_4996_pp0_iter1));
end

always @ (*) begin
    ap_sig_1157 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1));
end

always @ (*) begin
    ap_sig_1180 = ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2));
end

always @ (*) begin
    ap_sig_1370 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1));
end

always @ (*) begin
    ap_sig_1385 = ((1'b1 == ap_reg_ppiten_pp0_it3) & ~(1'b0 == ap_reg_ppstg_tmp_23_i_reg_4904_pp0_iter2) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2));
end

always @ (*) begin
    ap_sig_183 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_209 = (~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996));
end

always @ (*) begin
    ap_sig_23 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_3310 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_23_i_reg_4904 == 1'b0) & ~(1'b0 == tmp_24_i_reg_4913));
end

always @ (*) begin
    ap_sig_3314 = (~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & (1'b0 == tmp_20_i_reg_4883));
end

always @ (*) begin
    ap_sig_3316 = (~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1) & ~(1'b0 == tmp_20_i_reg_4883));
end

always @ (*) begin
    ap_sig_3319 = ((1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2));
end

always @ (*) begin
    ap_sig_3321 = (~(1'b0 == tmp_20_i_reg_4883) & ~(1'b0 == ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2));
end

always @ (*) begin
    ap_sig_345 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | (p_kernel_val_0_V_0_empty_n == 1'b0) | (p_kernel_val_0_V_1_empty_n == 1'b0) | (p_kernel_val_0_V_2_empty_n == 1'b0) | (p_kernel_val_0_V_3_empty_n == 1'b0) | (p_kernel_val_0_V_4_empty_n == 1'b0) | (p_kernel_val_1_V_0_empty_n == 1'b0) | (p_kernel_val_1_V_1_empty_n == 1'b0) | (p_kernel_val_1_V_2_empty_n == 1'b0) | (p_kernel_val_1_V_3_empty_n == 1'b0) | (p_kernel_val_1_V_4_empty_n == 1'b0) | (p_kernel_val_2_V_0_empty_n == 1'b0) | (p_kernel_val_2_V_1_empty_n == 1'b0) | (p_kernel_val_2_V_2_empty_n == 1'b0) | (p_kernel_val_2_V_3_empty_n == 1'b0) | (p_kernel_val_2_V_4_empty_n == 1'b0) | (p_kernel_val_3_V_0_empty_n == 1'b0) | (p_kernel_val_3_V_1_empty_n == 1'b0) | (p_kernel_val_3_V_2_empty_n == 1'b0) | (p_kernel_val_3_V_3_empty_n == 1'b0) | (p_kernel_val_3_V_4_empty_n == 1'b0) | (p_kernel_val_4_V_0_empty_n == 1'b0) | (p_kernel_val_4_V_1_empty_n == 1'b0) | (p_kernel_val_4_V_2_empty_n == 1'b0) | (p_kernel_val_4_V_3_empty_n == 1'b0) | (p_kernel_val_4_V_4_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (anchor_x_V_empty_n == 1'b0) | (anchor_y_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_415 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_486 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_510 = ((~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996) & (p_src_data_stream_0_V_empty_n == 1'b0)) | (~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996) & (p_src_data_stream_1_V_empty_n == 1'b0)) | (~(tmp_23_i_reg_4904 == 1'b0) & (1'b0 == brmerge_i_i_reg_4996) & (p_src_data_stream_2_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_sig_520 = (((1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6) & (p_dst_data_stream_0_V_full_n == 1'b0)) | ((1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((1'b0 == ap_reg_ppstg_brmerge396_i_i_reg_5024_pp0_iter6) & (p_dst_data_stream_2_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_sig_618 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_510) | ((1'b1 == ap_reg_ppiten_pp0_it7) & ap_sig_520)));
end

assign brmerge396_i_i_fu_1375_p2 = (tmp_22_i_reg_4894 | tmp_26_i_fu_1338_p2);

assign brmerge_i_i1_fu_3606_p2 = (neg_src_not_i_i_fu_3591_p2 | p_39_demorgan_i_not_i_i_fu_3601_p2);

assign brmerge_i_i2_fu_3665_p2 = (neg_src_not_i_i1_fu_3650_p2 | p_39_demorgan_i_not_i_i1_fu_3660_p2);

assign brmerge_i_i3_fu_3724_p2 = (neg_src_not_i_i2_fu_3709_p2 | p_39_demorgan_i_not_i_i2_fu_3719_p2);

assign brmerge_i_i_fu_1354_p2 = (rev1_fu_1348_p2 | rev_reg_4899);

assign brmerge_i_i_not_i_i1_fu_3655_p2 = (p_39_demorgan_i_i_i1_reg_5704 & neg_src_not_i_i1_fu_3650_p2);

assign brmerge_i_i_not_i_i2_fu_3714_p2 = (p_39_demorgan_i_i_i2_reg_5728 & neg_src_not_i_i2_fu_3709_p2);

assign brmerge_i_i_not_i_i_fu_3596_p2 = (p_39_demorgan_i_i_i_reg_5680 & neg_src_not_i_i_fu_3591_p2);

assign carry_1_fu_3405_p2 = (tmp_52_fu_3377_p3 & tmp_2_i_i1_fu_3399_p2);

assign carry_2_fu_3528_p2 = (tmp_72_fu_3500_p3 & tmp_2_i_i2_fu_3522_p2);

assign carry_fu_3282_p2 = (tmp_32_fu_3254_p3 & tmp_2_i_i_fu_3276_p2);

assign col_assign_cast_i_cast_fu_1312_p1 = p_0153_0_i_i_reg_897;

assign col_buf_0_val_0_0_1_fu_1427_p3 = ((tmp_21_i_reg_4887[0:0] === 1'b1) ? col_buf_0_val_0_0_phi_fu_911_p4 : ap_const_lv8_0);

assign col_buf_1_val_0_0_1_fu_1571_p3 = ((tmp_21_i_reg_4887[0:0] === 1'b1) ? col_buf_1_val_0_0_phi_fu_961_p4 : ap_const_lv8_0);

assign col_buf_2_val_0_0_1_fu_1704_p3 = ((tmp_21_i_reg_4887[0:0] === 1'b1) ? col_buf_2_val_0_0_phi_fu_1012_p4 : ap_const_lv8_0);

assign col_buf_val_0_0_0_3_i_fu_1415_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1[0:0] === 1'b1) ? src_kernel_win_0_val_0_0_fu_464 : ap_const_lv8_0);

assign col_buf_val_0_0_1_1_i_fu_1401_p3 = ((tmp_24_i_reg_4913[0:0] === 1'b1) ? k_buf_0_val_0_q0 : ap_const_lv8_0);

assign col_buf_val_0_0_2_1_i_fu_1394_p3 = ((tmp_24_i_reg_4913[0:0] === 1'b1) ? k_buf_0_val_1_q0 : ap_const_lv8_0);

assign col_buf_val_0_0_3_1_i_fu_1387_p3 = ((tmp_24_i_reg_4913[0:0] === 1'b1) ? k_buf_0_val_2_q0 : ap_const_lv8_0);

assign col_buf_val_0_0_4_1_i_fu_1380_p3 = ((tmp_24_i_reg_4913[0:0] === 1'b1) ? k_buf_0_val_3_q0 : ap_const_lv8_0);

assign col_buf_val_1_0_0_3_i_fu_2095_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2[0:0] === 1'b1) ? src_kernel_win_1_val_0_0_fu_468 : ap_const_lv8_0);

assign col_buf_val_1_0_1_1_i_fu_1565_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1[0:0] === 1'b1) ? col_buf_1_val_0_1_reg_5125 : ap_const_lv8_0);

assign col_buf_val_1_0_2_1_i_fu_1559_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1[0:0] === 1'b1) ? col_buf_1_val_0_2_reg_5120 : ap_const_lv8_0);

assign col_buf_val_1_0_3_1_i_fu_1551_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1[0:0] === 1'b1) ? col_buf_1_val_0_3_reg_5115 : ap_const_lv8_0);

assign col_buf_val_1_0_4_1_i_fu_1543_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1[0:0] === 1'b1) ? col_buf_1_val_0_4_reg_5110 : ap_const_lv8_0);

assign col_buf_val_2_0_0_3_i_fu_2289_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter2[0:0] === 1'b1) ? src_kernel_win_2_val_0_0_fu_472 : ap_const_lv8_0);

assign col_buf_val_2_0_1_1_i_fu_1698_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1[0:0] === 1'b1) ? col_buf_2_val_0_1_reg_5150 : ap_const_lv8_0);

assign col_buf_val_2_0_2_1_i_fu_1692_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1[0:0] === 1'b1) ? col_buf_2_val_0_2_reg_5145 : ap_const_lv8_0);

assign col_buf_val_2_0_3_1_i_fu_1684_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1[0:0] === 1'b1) ? col_buf_2_val_0_3_reg_5140 : ap_const_lv8_0);

assign col_buf_val_2_0_4_1_i_fu_1676_p3 = ((ap_reg_ppstg_tmp_24_i_reg_4913_pp0_iter1[0:0] === 1'b1) ? col_buf_2_val_0_4_reg_5135 : ap_const_lv8_0);

assign cols_cast_i_fu_1141_p1 = p_src_cols_V_dout;

assign deleted_zeros_1_fu_3433_p3 = ((carry_1_fu_3405_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_3421_p2 : Range1_all_zeros_1_fu_3427_p2);

assign deleted_zeros_2_fu_3556_p3 = ((carry_2_fu_3528_p2[0:0] === 1'b1) ? Range1_all_ones_2_fu_3544_p2 : Range1_all_zeros_2_fu_3550_p2);

assign deleted_zeros_fu_3310_p3 = ((carry_fu_3282_p2[0:0] === 1'b1) ? Range1_all_ones_fu_3298_p2 : Range1_all_zeros_fu_3304_p2);

assign grp_fu_3753_p0 = grp_fu_3753_p00;

assign grp_fu_3753_p00 = p_src_kernel_win_0_val_0_1_i_reg_5522;

assign grp_fu_3753_p1 = OP2_V_2_4_3_i_reg_4860;

assign grp_fu_3760_p0 = grp_fu_3760_p00;

assign grp_fu_3760_p00 = p_src_kernel_win_0_val_3_4_i_fu_1946_p3;

assign grp_fu_3760_p1 = OP2_V_2_1_i_reg_4734;

assign grp_fu_3767_p0 = grp_fu_3767_p00;

assign grp_fu_3767_p00 = src_kernel_win_0_val_0_0_1_reg_5311;

assign grp_fu_3767_p1 = OP2_V_2_4_4_i_reg_4867;

assign grp_fu_3775_p0 = grp_fu_3775_p00;

assign grp_fu_3775_p00 = p_src_kernel_win_0_val_3_2_i_reg_5170;

assign grp_fu_3775_p1 = OP2_V_2_1_2_i_reg_4748;

assign grp_fu_3783_p0 = grp_fu_3783_p00;

assign grp_fu_3783_p00 = p_src_kernel_win_0_val_1_3_i_reg_5337;

assign grp_fu_3783_p1 = OP2_V_2_3_1_i_reg_4811;

assign grp_fu_3791_p0 = grp_fu_3791_p00;

assign grp_fu_3791_p00 = p_src_kernel_win_0_val_1_4_i_reg_5332;

assign grp_fu_3791_p1 = OP2_V_2_3_i_reg_4804;

assign grp_fu_3799_p0 = grp_fu_3799_p00;

assign grp_fu_3799_p00 = ap_reg_ppstg_p_src_kernel_win_0_val_3_1_i_reg_5175_pp0_iter3;

assign grp_fu_3799_p1 = OP2_V_2_1_3_i_reg_4755;

assign grp_fu_3806_p0 = grp_fu_3806_p00;

assign grp_fu_3806_p00 = src_kernel_win_0_val_4_0_reg_918;

assign grp_fu_3806_p1 = OP2_V_2_0_4_i_reg_4727;

assign grp_fu_3813_p0 = grp_fu_3813_p00;

assign grp_fu_3813_p00 = p_src_kernel_win_0_val_4_1_i_reg_5160;

assign grp_fu_3813_p1 = OP2_V_2_0_3_i_reg_4720;

assign grp_fu_3821_p0 = grp_fu_3821_p00;

assign grp_fu_3821_p00 = p_src_kernel_win_0_val_4_4_i_reg_5155;

assign grp_fu_3821_p1 = OP2_V_2_0_i_reg_4699;

assign grp_fu_3829_p0 = grp_fu_3829_p00;

assign grp_fu_3829_p00 = src_kernel_win_1_val_0_0_fu_468;

assign grp_fu_3829_p1 = OP2_V_2_4_4_i_reg_4867;

assign grp_fu_3837_p0 = grp_fu_3837_p00;

assign grp_fu_3837_p00 = p_src_kernel_win_1_val_0_4_i_reg_5552;

assign grp_fu_3837_p1 = OP2_V_2_4_i_reg_4839;

assign grp_fu_3845_p0 = grp_fu_3845_p00;

assign grp_fu_3845_p00 = p_src_kernel_win_1_val_0_2_i_reg_5557;

assign grp_fu_3845_p1 = OP2_V_2_4_2_i_reg_4853;

assign grp_fu_3852_p0 = grp_fu_3852_p00;

assign grp_fu_3852_p00 = p_src_kernel_win_1_val_2_1_i_reg_5392;

assign grp_fu_3852_p1 = OP2_V_2_2_3_i_reg_4790;

assign grp_fu_3860_p0 = grp_fu_3860_p00;

assign grp_fu_3860_p00 = p_src_kernel_win_0_val_0_2_i_reg_5517;

assign grp_fu_3860_p1 = OP2_V_2_4_2_i_reg_4853;

assign grp_fu_3867_p0 = grp_fu_3867_p00;

assign grp_fu_3867_p00 = p_src_kernel_win_0_val_2_2_i_reg_5322;

assign grp_fu_3867_p1 = OP2_V_2_2_2_i_reg_4783;

assign grp_fu_3875_p0 = grp_fu_3875_p00;

assign grp_fu_3875_p00 = p_src_kernel_win_0_val_2_4_i_fu_2612_p3;

assign grp_fu_3875_p1 = OP2_V_2_2_i_reg_4769;

assign grp_fu_3882_p0 = grp_fu_3882_p00;

assign grp_fu_3882_p00 = p_src_kernel_win_1_val_1_1_i_reg_5407;

assign grp_fu_3882_p1 = OP2_V_2_3_3_i_reg_4825;

assign grp_fu_3890_p0 = grp_fu_3890_p00;

assign grp_fu_3890_p00 = p_src_kernel_win_0_val_1_1_i_reg_5342;

assign grp_fu_3890_p1 = OP2_V_2_3_3_i_reg_4825;

assign grp_fu_3898_p0 = grp_fu_3898_p00;

assign grp_fu_3898_p00 = p_src_kernel_win_1_val_1_3_i_reg_5402;

assign grp_fu_3898_p1 = OP2_V_2_3_1_i_reg_4811;

assign grp_fu_3906_p0 = grp_fu_3906_p00;

assign grp_fu_3906_p00 = p_src_kernel_win_1_val_0_1_i_reg_5562;

assign grp_fu_3906_p1 = OP2_V_2_4_3_i_reg_4860;

assign grp_fu_3913_p0 = grp_fu_3913_p00;

assign grp_fu_3913_p00 = p_src_kernel_win_0_val_0_4_i_reg_5512;

assign grp_fu_3913_p1 = OP2_V_2_4_i_reg_4839;

assign grp_fu_3921_p0 = grp_fu_3921_p00;

assign grp_fu_3921_p00 = p_src_kernel_win_0_val_2_1_i_reg_5327;

assign grp_fu_3921_p1 = OP2_V_2_2_3_i_reg_4790;

assign grp_fu_3929_p0 = grp_fu_3929_p00;

assign grp_fu_3929_p00 = p_src_kernel_win_1_val_2_2_i_reg_5387;

assign grp_fu_3929_p1 = OP2_V_2_2_2_i_reg_4783;

assign grp_fu_3937_p0 = grp_fu_3937_p00;

assign grp_fu_3937_p00 = p_src_kernel_win_2_val_0_1_i_reg_5602;

assign grp_fu_3937_p1 = OP2_V_2_4_3_i_reg_4860;

assign grp_fu_3944_p0 = grp_fu_3944_p00;

assign grp_fu_3944_p00 = p_src_kernel_win_2_val_2_2_i_reg_5452;

assign grp_fu_3944_p1 = OP2_V_2_2_2_i_reg_4783;

assign grp_fu_3952_p0 = grp_fu_3952_p00;

assign grp_fu_3952_p00 = p_src_kernel_win_2_val_2_4_i_fu_2901_p3;

assign grp_fu_3952_p1 = OP2_V_2_2_i_reg_4769;

assign grp_fu_3959_p0 = grp_fu_3959_p00;

assign grp_fu_3959_p00 = p_src_kernel_win_2_val_0_2_i_reg_5597;

assign grp_fu_3959_p1 = OP2_V_2_4_2_i_reg_4853;

assign grp_fu_3966_p0 = grp_fu_3966_p00;

assign grp_fu_3966_p00 = p_src_kernel_win_1_val_4_1_i_reg_5218;

assign grp_fu_3966_p1 = OP2_V_2_0_3_i_reg_4720;

assign grp_fu_3974_p0 = grp_fu_3974_p00;

assign grp_fu_3974_p00 = src_kernel_win_2_val_4_0_reg_1020;

assign grp_fu_3974_p1 = OP2_V_2_0_4_i_reg_4727;

assign grp_fu_3981_p0 = grp_fu_3981_p00;

assign grp_fu_3981_p00 = ap_reg_ppstg_p_src_kernel_win_1_val_3_1_i_reg_5233_pp0_iter3;

assign grp_fu_3981_p1 = OP2_V_2_1_3_i_reg_4755;

assign grp_fu_3988_p0 = grp_fu_3988_p00;

assign grp_fu_3988_p00 = src_kernel_win_2_val_0_0_fu_472;

assign grp_fu_3988_p1 = OP2_V_2_4_4_i_reg_4867;

assign grp_fu_3996_p0 = grp_fu_3996_p00;

assign grp_fu_3996_p00 = p_src_kernel_win_2_val_0_4_i_reg_5592;

assign grp_fu_3996_p1 = OP2_V_2_4_i_reg_4839;

assign grp_fu_4004_p0 = grp_fu_4004_p00;

assign grp_fu_4004_p00 = p_src_kernel_win_1_val_3_4_i_fu_2140_p3;

assign grp_fu_4004_p1 = OP2_V_2_1_i_reg_4734;

assign grp_fu_4011_p0 = grp_fu_4011_p00;

assign grp_fu_4011_p00 = p_src_kernel_win_2_val_3_4_i_fu_2334_p3;

assign grp_fu_4011_p1 = OP2_V_2_1_i_reg_4734;

assign grp_fu_4018_p0 = grp_fu_4018_p00;

assign grp_fu_4018_p00 = p_src_kernel_win_1_val_2_4_i_fu_2756_p3;

assign grp_fu_4018_p1 = OP2_V_2_2_i_reg_4769;

assign grp_fu_4025_p0 = grp_fu_4025_p00;

assign grp_fu_4025_p00 = p_src_kernel_win_2_val_1_3_i_reg_5467;

assign grp_fu_4025_p1 = OP2_V_2_3_1_i_reg_4811;

assign grp_fu_4033_p0 = grp_fu_4033_p00;

assign grp_fu_4033_p00 = p_src_kernel_win_2_val_2_1_i_reg_5457;

assign grp_fu_4033_p1 = OP2_V_2_2_3_i_reg_4790;

assign grp_fu_4041_p0 = grp_fu_4041_p00;

assign grp_fu_4041_p00 = p_src_kernel_win_2_val_1_4_i_reg_5462;

assign grp_fu_4041_p1 = OP2_V_2_3_i_reg_4804;

assign grp_fu_4049_p0 = grp_fu_4049_p00;

assign grp_fu_4049_p00 = p_src_kernel_win_2_val_4_1_i_reg_5276;

assign grp_fu_4049_p1 = OP2_V_2_0_3_i_reg_4720;

assign grp_fu_4057_p0 = grp_fu_4057_p00;

assign grp_fu_4057_p00 = p_src_kernel_win_2_val_4_4_i_reg_5271;

assign grp_fu_4057_p1 = OP2_V_2_0_i_reg_4699;

assign grp_fu_4065_p0 = grp_fu_4065_p00;

assign grp_fu_4065_p00 = p_src_kernel_win_2_val_1_1_i_reg_5472;

assign grp_fu_4065_p1 = OP2_V_2_3_3_i_reg_4825;

assign grp_fu_4073_p0 = grp_fu_4073_p00;

assign grp_fu_4073_p00 = p_src_kernel_win_1_val_3_2_i_reg_5228;

assign grp_fu_4073_p1 = OP2_V_2_1_2_i_reg_4748;

assign grp_fu_4081_p0 = grp_fu_4081_p00;

assign grp_fu_4081_p00 = p_src_kernel_win_1_val_1_4_i_reg_5397;

assign grp_fu_4081_p1 = OP2_V_2_3_i_reg_4804;

assign grp_fu_4089_p0 = grp_fu_4089_p00;

assign grp_fu_4089_p00 = src_kernel_win_1_val_4_0_reg_969;

assign grp_fu_4089_p1 = OP2_V_2_0_4_i_reg_4727;

assign grp_fu_4096_p0 = grp_fu_4096_p00;

assign grp_fu_4096_p00 = p_src_kernel_win_1_val_4_4_i_reg_5213;

assign grp_fu_4096_p1 = OP2_V_2_0_i_reg_4699;

assign grp_fu_4104_p0 = grp_fu_4104_p00;

assign grp_fu_4104_p00 = ap_reg_ppstg_p_src_kernel_win_2_val_3_1_i_reg_5291_pp0_iter3;

assign grp_fu_4104_p1 = OP2_V_2_1_3_i_reg_4755;

assign grp_fu_4111_p0 = grp_fu_4111_p00;

assign grp_fu_4111_p00 = p_src_kernel_win_2_val_3_2_i_reg_5286;

assign grp_fu_4111_p1 = OP2_V_2_1_2_i_reg_4748;

assign heightloop_fu_1185_p2 = (rows_cast_i_reg_4250 + start_row_cast_i_cast_fu_1157_p3);

assign i_V_fu_1279_p2 = (p_0130_0_i_i_reg_886 + ap_const_lv12_1);

assign j_V_fu_1321_p2 = (p_0153_0_i_i_reg_897 + ap_const_lv12_1);

assign k_buf_0_val_0_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_0_val_1_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_0_val_2_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_0_val_3_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_1_val_0_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_1_val_1_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_1_val_2_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_1_val_3_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_2_val_0_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_2_val_1_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_2_val_2_address0 = tmp_63_0_i_fu_1359_p1;

assign k_buf_2_val_3_address0 = tmp_63_0_i_fu_1359_p1;

assign neg_src_5_fu_3581_p2 = (signbit_reg_5662 & tmp_3_i_i_fu_3576_p2);

assign neg_src_6_fu_3640_p2 = (signbit_1_reg_5686 & tmp_3_i_i1_fu_3635_p2);

assign neg_src_fu_3699_p2 = (signbit_2_reg_5710 & tmp_3_i_i2_fu_3694_p2);

assign neg_src_not_i_i1_fu_3650_p2 = (p_38_i_i_i1_reg_5698 | signbit_not_i1_fu_3645_p2);

assign neg_src_not_i_i2_fu_3709_p2 = (p_38_i_i_i2_reg_5722 | signbit_not_i2_fu_3704_p2);

assign neg_src_not_i_i_fu_3591_p2 = (p_38_i_i_i_reg_5674 | signbit_not_i_fu_3586_p2);

assign p_38_i_i_i1_fu_3441_p2 = (carry_1_fu_3405_p2 & Range1_all_ones_1_fu_3421_p2);

assign p_38_i_i_i2_fu_3564_p2 = (carry_2_fu_3528_p2 & Range1_all_ones_2_fu_3544_p2);

assign p_38_i_i_i_fu_3318_p2 = (carry_fu_3282_p2 & Range1_all_ones_fu_3298_p2);

assign p_39_demorgan_i_i_i1_fu_3447_p2 = (deleted_zeros_1_fu_3433_p3 | signbit_1_fu_3347_p3);

assign p_39_demorgan_i_i_i2_fu_3570_p2 = (deleted_zeros_2_fu_3556_p3 | signbit_2_fu_3470_p3);

assign p_39_demorgan_i_i_i_fu_3324_p2 = (deleted_zeros_fu_3310_p3 | signbit_fu_3224_p3);

assign p_39_demorgan_i_not_i_i1_fu_3660_p2 = (p_39_demorgan_i_i_i1_reg_5704 ^ 1'b1);

assign p_39_demorgan_i_not_i_i2_fu_3719_p2 = (p_39_demorgan_i_i_i2_reg_5728 ^ 1'b1);

assign p_39_demorgan_i_not_i_i_fu_3601_p2 = (p_39_demorgan_i_i_i_reg_5680 ^ 1'b1);

assign p_Result_8_i_i1_fu_3411_p4 = {{p_Val2_s_fu_3341_p2[ap_const_lv32_14 : ap_const_lv32_C]}};

assign p_Result_8_i_i2_fu_3534_p4 = {{p_Val2_14_fu_3464_p2[ap_const_lv32_14 : ap_const_lv32_C]}};

assign p_Result_8_i_i_fu_3288_p4 = {{p_Val2_6_fu_3218_p2[ap_const_lv32_14 : ap_const_lv32_C]}};

assign p_Val2_11_0_0_1_cast_i_fu_2008_p1 = grp_fu_3821_p3;

assign p_Val2_11_0_0_3_i_fu_2020_p2 = ($signed(tmp54_cast_fu_2017_p1) + $signed(p_Val2_11_0_0_1_cast_i_fu_2008_p1));

assign p_Val2_11_0_1_2_i_fu_2650_p2 = ($signed(tmp56_cast_fu_2647_p1) + $signed(tmp12_reg_5347));

assign p_Val2_11_0_3_i_fu_3110_p2 = ($signed(tmp61_cast_fu_3107_p1) + $signed(tmp17_fu_3102_p2));

assign p_Val2_11_1_0_1_cast_i_fu_2202_p1 = grp_fu_4096_p3;

assign p_Val2_11_1_0_3_i_fu_2214_p2 = ($signed(tmp80_cast_fu_2211_p1) + $signed(p_Val2_11_1_0_1_cast_i_fu_2202_p1));

assign p_Val2_11_1_1_2_i_fu_2794_p2 = ($signed(tmp82_cast_fu_2791_p1) + $signed(tmp32_reg_5412));

assign p_Val2_11_1_3_i_fu_3146_p2 = ($signed(tmp87_cast_fu_3143_p1) + $signed(tmp37_fu_3138_p2));

assign p_Val2_11_2_0_1_cast_i_fu_2396_p1 = grp_fu_4057_p3;

assign p_Val2_11_2_0_3_i_fu_2408_p2 = ($signed(tmp106_cast_fu_2405_p1) + $signed(p_Val2_11_2_0_1_cast_i_fu_2396_p1));

assign p_Val2_11_2_1_2_i_fu_2939_p2 = ($signed(tmp108_cast_fu_2936_p1) + $signed(tmp52_reg_5477));

assign p_Val2_11_2_3_i_fu_3182_p2 = ($signed(tmp113_cast_fu_3179_p1) + $signed(tmp57_fu_3174_p2));

assign p_Val2_14_fu_3464_p2 = ($signed(tmp128_cast_fu_3461_p1) + $signed(tmp65_fu_3456_p2));

assign p_Val2_15_fu_3478_p4 = {{p_Val2_14_fu_3464_p2[ap_const_lv32_B : ap_const_lv32_4]}};

assign p_Val2_17_fu_3508_p2 = (p_Val2_15_fu_3478_p4 + tmp_1_i_i1_fu_3496_p1);

assign p_Val2_4_fu_3232_p4 = {{p_Val2_6_fu_3218_p2[ap_const_lv32_B : ap_const_lv32_4]}};

assign p_Val2_5_fu_3262_p2 = (p_Val2_4_fu_3232_p4 + tmp_1_i_i_fu_3250_p1);

assign p_Val2_6_fu_3218_p2 = ($signed(tmp76_cast_fu_3215_p1) + $signed(tmp25_fu_3210_p2));

assign p_Val2_7_fu_3355_p4 = {{p_Val2_s_fu_3341_p2[ap_const_lv32_B : ap_const_lv32_4]}};

assign p_Val2_8_0_0_1_i_fu_1520_p0 = p_Val2_8_0_0_1_i_fu_1520_p00;

assign p_Val2_8_0_0_1_i_fu_1520_p00 = p_src_kernel_win_0_val_4_3_i_fu_1474_p3;

assign p_Val2_8_0_0_1_i_fu_1520_p1 = OP2_V_2_0_1_i_reg_4706;

assign p_Val2_8_0_0_1_i_fu_1520_p2 = ($signed({{1'b0}, {p_Val2_8_0_0_1_i_fu_1520_p0}}) * $signed(p_Val2_8_0_0_1_i_fu_1520_p1));

assign p_Val2_8_0_0_2_i_fu_1529_p0 = p_Val2_8_0_0_2_i_fu_1529_p00;

assign p_Val2_8_0_0_2_i_fu_1529_p00 = p_src_kernel_win_0_val_4_2_i_fu_1481_p3;

assign p_Val2_8_0_0_2_i_fu_1529_p1 = OP2_V_2_0_2_i_reg_4713;

assign p_Val2_8_0_0_2_i_fu_1529_p2 = ($signed({{1'b0}, {p_Val2_8_0_0_2_i_fu_1529_p0}}) * $signed(p_Val2_8_0_0_2_i_fu_1529_p1));

assign p_Val2_8_0_1_1_i_fu_1538_p0 = p_Val2_8_0_1_1_i_fu_1538_p00;

assign p_Val2_8_0_1_1_i_fu_1538_p00 = p_src_kernel_win_0_val_3_3_i_fu_1495_p3;

assign p_Val2_8_0_1_1_i_fu_1538_p1 = OP2_V_2_1_1_i_reg_4741;

assign p_Val2_8_0_1_1_i_fu_1538_p2 = ($signed({{1'b0}, {p_Val2_8_0_1_1_i_fu_1538_p0}}) * $signed(p_Val2_8_0_1_1_i_fu_1538_p1));

assign p_Val2_8_0_1_4_i_fu_2051_p0 = p_Val2_8_0_1_4_i_fu_2051_p00;

assign p_Val2_8_0_1_4_i_fu_2051_p00 = src_kernel_win_0_val_3_0_reg_931;

assign p_Val2_8_0_1_4_i_fu_2051_p1 = OP2_V_2_1_4_i_reg_4762;

assign p_Val2_8_0_1_4_i_fu_2051_p2 = ($signed({{1'b0}, {p_Val2_8_0_1_4_i_fu_2051_p0}}) * $signed(p_Val2_8_0_1_4_i_fu_2051_p1));

assign p_Val2_8_0_2_1_i_fu_2060_p0 = p_Val2_8_0_2_1_i_fu_2060_p00;

assign p_Val2_8_0_2_1_i_fu_2060_p00 = p_src_kernel_win_0_val_2_3_i_fu_1953_p3;

assign p_Val2_8_0_2_1_i_fu_2060_p1 = OP2_V_2_2_1_i_reg_4776;

assign p_Val2_8_0_2_1_i_fu_2060_p2 = ($signed({{1'b0}, {p_Val2_8_0_2_1_i_fu_2060_p0}}) * $signed(p_Val2_8_0_2_1_i_fu_2060_p1));

assign p_Val2_8_0_2_4_i_fu_2069_p0 = p_Val2_8_0_2_4_i_fu_2069_p00;

assign p_Val2_8_0_2_4_i_fu_2069_p00 = ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_1059pp0_it3;

assign p_Val2_8_0_2_4_i_fu_2069_p1 = OP2_V_2_2_4_i_reg_4797;

assign p_Val2_8_0_2_4_i_fu_2069_p2 = ($signed({{1'b0}, {p_Val2_8_0_2_4_i_fu_2069_p0}}) * $signed(p_Val2_8_0_2_4_i_fu_2069_p1));

assign p_Val2_8_0_3_2_i_fu_2078_p0 = p_Val2_8_0_3_2_i_fu_2078_p00;

assign p_Val2_8_0_3_2_i_fu_2078_p00 = p_src_kernel_win_0_val_1_2_i_fu_1988_p3;

assign p_Val2_8_0_3_2_i_fu_2078_p1 = OP2_V_2_3_2_i_reg_4818;

assign p_Val2_8_0_3_2_i_fu_2078_p2 = ($signed({{1'b0}, {p_Val2_8_0_3_2_i_fu_2078_p0}}) * $signed(p_Val2_8_0_3_2_i_fu_2078_p1));

assign p_Val2_8_0_3_4_i_fu_2087_p0 = p_Val2_8_0_3_4_i_fu_2087_p00;

assign p_Val2_8_0_3_4_i_fu_2087_p00 = ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_1072pp0_it3;

assign p_Val2_8_0_3_4_i_fu_2087_p1 = OP2_V_2_3_4_i_reg_4832;

assign p_Val2_8_0_3_4_i_fu_2087_p2 = ($signed({{1'b0}, {p_Val2_8_0_3_4_i_fu_2087_p0}}) * $signed(p_Val2_8_0_3_4_i_fu_2087_p1));

assign p_Val2_8_0_4_1_i_fu_2715_p0 = p_Val2_8_0_4_1_i_fu_2715_p00;

assign p_Val2_8_0_4_1_i_fu_2715_p00 = p_src_kernel_win_0_val_0_3_i_fu_2626_p3;

assign p_Val2_8_0_4_1_i_fu_2715_p1 = OP2_V_2_4_1_i_reg_4846;

assign p_Val2_8_0_4_1_i_fu_2715_p2 = ($signed({{1'b0}, {p_Val2_8_0_4_1_i_fu_2715_p0}}) * $signed(p_Val2_8_0_4_1_i_fu_2715_p1));

assign p_Val2_8_1_0_1_i_fu_1653_p0 = p_Val2_8_1_0_1_i_fu_1653_p00;

assign p_Val2_8_1_0_1_i_fu_1653_p00 = p_src_kernel_win_1_val_4_3_i_fu_1607_p3;

assign p_Val2_8_1_0_1_i_fu_1653_p1 = OP2_V_2_0_1_i_reg_4706;

assign p_Val2_8_1_0_1_i_fu_1653_p2 = ($signed({{1'b0}, {p_Val2_8_1_0_1_i_fu_1653_p0}}) * $signed(p_Val2_8_1_0_1_i_fu_1653_p1));

assign p_Val2_8_1_0_2_i_fu_1662_p0 = p_Val2_8_1_0_2_i_fu_1662_p00;

assign p_Val2_8_1_0_2_i_fu_1662_p00 = p_src_kernel_win_1_val_4_2_i_fu_1614_p3;

assign p_Val2_8_1_0_2_i_fu_1662_p1 = OP2_V_2_0_2_i_reg_4713;

assign p_Val2_8_1_0_2_i_fu_1662_p2 = ($signed({{1'b0}, {p_Val2_8_1_0_2_i_fu_1662_p0}}) * $signed(p_Val2_8_1_0_2_i_fu_1662_p1));

assign p_Val2_8_1_1_1_i_fu_1671_p0 = p_Val2_8_1_1_1_i_fu_1671_p00;

assign p_Val2_8_1_1_1_i_fu_1671_p00 = p_src_kernel_win_1_val_3_3_i_fu_1628_p3;

assign p_Val2_8_1_1_1_i_fu_1671_p1 = OP2_V_2_1_1_i_reg_4741;

assign p_Val2_8_1_1_1_i_fu_1671_p2 = ($signed({{1'b0}, {p_Val2_8_1_1_1_i_fu_1671_p0}}) * $signed(p_Val2_8_1_1_1_i_fu_1671_p1));

assign p_Val2_8_1_1_4_i_fu_2245_p0 = p_Val2_8_1_1_4_i_fu_2245_p00;

assign p_Val2_8_1_1_4_i_fu_2245_p00 = src_kernel_win_1_val_3_0_reg_982;

assign p_Val2_8_1_1_4_i_fu_2245_p1 = OP2_V_2_1_4_i_reg_4762;

assign p_Val2_8_1_1_4_i_fu_2245_p2 = ($signed({{1'b0}, {p_Val2_8_1_1_4_i_fu_2245_p0}}) * $signed(p_Val2_8_1_1_4_i_fu_2245_p1));

assign p_Val2_8_1_2_1_i_fu_2254_p0 = p_Val2_8_1_2_1_i_fu_2254_p00;

assign p_Val2_8_1_2_1_i_fu_2254_p00 = p_src_kernel_win_1_val_2_3_i_fu_2147_p3;

assign p_Val2_8_1_2_1_i_fu_2254_p1 = OP2_V_2_2_1_i_reg_4776;

assign p_Val2_8_1_2_1_i_fu_2254_p2 = ($signed({{1'b0}, {p_Val2_8_1_2_1_i_fu_2254_p0}}) * $signed(p_Val2_8_1_2_1_i_fu_2254_p1));

assign p_Val2_8_1_2_4_i_fu_2263_p0 = p_Val2_8_1_2_4_i_fu_2263_p00;

assign p_Val2_8_1_2_4_i_fu_2263_p00 = ap_reg_phiprechg_src_kernel_win_1_val_2_0_reg_1085pp0_it3;

assign p_Val2_8_1_2_4_i_fu_2263_p1 = OP2_V_2_2_4_i_reg_4797;

assign p_Val2_8_1_2_4_i_fu_2263_p2 = ($signed({{1'b0}, {p_Val2_8_1_2_4_i_fu_2263_p0}}) * $signed(p_Val2_8_1_2_4_i_fu_2263_p1));

assign p_Val2_8_1_3_2_i_fu_2272_p0 = p_Val2_8_1_3_2_i_fu_2272_p00;

assign p_Val2_8_1_3_2_i_fu_2272_p00 = p_src_kernel_win_1_val_1_2_i_fu_2182_p3;

assign p_Val2_8_1_3_2_i_fu_2272_p1 = OP2_V_2_3_2_i_reg_4818;

assign p_Val2_8_1_3_2_i_fu_2272_p2 = ($signed({{1'b0}, {p_Val2_8_1_3_2_i_fu_2272_p0}}) * $signed(p_Val2_8_1_3_2_i_fu_2272_p1));

assign p_Val2_8_1_3_4_i_fu_2281_p0 = p_Val2_8_1_3_4_i_fu_2281_p00;

assign p_Val2_8_1_3_4_i_fu_2281_p00 = ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_1098pp0_it3;

assign p_Val2_8_1_3_4_i_fu_2281_p1 = OP2_V_2_3_4_i_reg_4832;

assign p_Val2_8_1_3_4_i_fu_2281_p2 = ($signed({{1'b0}, {p_Val2_8_1_3_4_i_fu_2281_p0}}) * $signed(p_Val2_8_1_3_4_i_fu_2281_p1));

assign p_Val2_8_1_4_1_i_fu_2859_p0 = p_Val2_8_1_4_1_i_fu_2859_p00;

assign p_Val2_8_1_4_1_i_fu_2859_p00 = p_src_kernel_win_1_val_0_3_i_fu_2770_p3;

assign p_Val2_8_1_4_1_i_fu_2859_p1 = OP2_V_2_4_1_i_reg_4846;

assign p_Val2_8_1_4_1_i_fu_2859_p2 = ($signed({{1'b0}, {p_Val2_8_1_4_1_i_fu_2859_p0}}) * $signed(p_Val2_8_1_4_1_i_fu_2859_p1));

assign p_Val2_8_2_0_1_i_fu_1786_p0 = p_Val2_8_2_0_1_i_fu_1786_p00;

assign p_Val2_8_2_0_1_i_fu_1786_p00 = p_src_kernel_win_2_val_4_3_i_fu_1740_p3;

assign p_Val2_8_2_0_1_i_fu_1786_p1 = OP2_V_2_0_1_i_reg_4706;

assign p_Val2_8_2_0_1_i_fu_1786_p2 = ($signed({{1'b0}, {p_Val2_8_2_0_1_i_fu_1786_p0}}) * $signed(p_Val2_8_2_0_1_i_fu_1786_p1));

assign p_Val2_8_2_0_2_i_fu_1795_p0 = p_Val2_8_2_0_2_i_fu_1795_p00;

assign p_Val2_8_2_0_2_i_fu_1795_p00 = p_src_kernel_win_2_val_4_2_i_fu_1747_p3;

assign p_Val2_8_2_0_2_i_fu_1795_p1 = OP2_V_2_0_2_i_reg_4713;

assign p_Val2_8_2_0_2_i_fu_1795_p2 = ($signed({{1'b0}, {p_Val2_8_2_0_2_i_fu_1795_p0}}) * $signed(p_Val2_8_2_0_2_i_fu_1795_p1));

assign p_Val2_8_2_1_1_i_fu_1804_p0 = p_Val2_8_2_1_1_i_fu_1804_p00;

assign p_Val2_8_2_1_1_i_fu_1804_p00 = p_src_kernel_win_2_val_3_3_i_fu_1761_p3;

assign p_Val2_8_2_1_1_i_fu_1804_p1 = OP2_V_2_1_1_i_reg_4741;

assign p_Val2_8_2_1_1_i_fu_1804_p2 = ($signed({{1'b0}, {p_Val2_8_2_1_1_i_fu_1804_p0}}) * $signed(p_Val2_8_2_1_1_i_fu_1804_p1));

assign p_Val2_8_2_1_4_i_fu_2439_p0 = p_Val2_8_2_1_4_i_fu_2439_p00;

assign p_Val2_8_2_1_4_i_fu_2439_p00 = src_kernel_win_2_val_3_0_reg_1033;

assign p_Val2_8_2_1_4_i_fu_2439_p1 = OP2_V_2_1_4_i_reg_4762;

assign p_Val2_8_2_1_4_i_fu_2439_p2 = ($signed({{1'b0}, {p_Val2_8_2_1_4_i_fu_2439_p0}}) * $signed(p_Val2_8_2_1_4_i_fu_2439_p1));

assign p_Val2_8_2_2_1_i_fu_2448_p0 = p_Val2_8_2_2_1_i_fu_2448_p00;

assign p_Val2_8_2_2_1_i_fu_2448_p00 = p_src_kernel_win_2_val_2_3_i_fu_2341_p3;

assign p_Val2_8_2_2_1_i_fu_2448_p1 = OP2_V_2_2_1_i_reg_4776;

assign p_Val2_8_2_2_1_i_fu_2448_p2 = ($signed({{1'b0}, {p_Val2_8_2_2_1_i_fu_2448_p0}}) * $signed(p_Val2_8_2_2_1_i_fu_2448_p1));

assign p_Val2_8_2_2_4_i_fu_2457_p0 = p_Val2_8_2_2_4_i_fu_2457_p00;

assign p_Val2_8_2_2_4_i_fu_2457_p00 = ap_reg_phiprechg_src_kernel_win_2_val_2_0_reg_1111pp0_it3;

assign p_Val2_8_2_2_4_i_fu_2457_p1 = OP2_V_2_2_4_i_reg_4797;

assign p_Val2_8_2_2_4_i_fu_2457_p2 = ($signed({{1'b0}, {p_Val2_8_2_2_4_i_fu_2457_p0}}) * $signed(p_Val2_8_2_2_4_i_fu_2457_p1));

assign p_Val2_8_2_3_2_i_fu_2466_p0 = p_Val2_8_2_3_2_i_fu_2466_p00;

assign p_Val2_8_2_3_2_i_fu_2466_p00 = p_src_kernel_win_2_val_1_2_i_fu_2376_p3;

assign p_Val2_8_2_3_2_i_fu_2466_p1 = OP2_V_2_3_2_i_reg_4818;

assign p_Val2_8_2_3_2_i_fu_2466_p2 = ($signed({{1'b0}, {p_Val2_8_2_3_2_i_fu_2466_p0}}) * $signed(p_Val2_8_2_3_2_i_fu_2466_p1));

assign p_Val2_8_2_3_4_i_fu_2475_p0 = p_Val2_8_2_3_4_i_fu_2475_p00;

assign p_Val2_8_2_3_4_i_fu_2475_p00 = ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_1124pp0_it3;

assign p_Val2_8_2_3_4_i_fu_2475_p1 = OP2_V_2_3_4_i_reg_4832;

assign p_Val2_8_2_3_4_i_fu_2475_p2 = ($signed({{1'b0}, {p_Val2_8_2_3_4_i_fu_2475_p0}}) * $signed(p_Val2_8_2_3_4_i_fu_2475_p1));

assign p_Val2_8_2_4_1_i_fu_3004_p0 = p_Val2_8_2_4_1_i_fu_3004_p00;

assign p_Val2_8_2_4_1_i_fu_3004_p00 = p_src_kernel_win_2_val_0_3_i_fu_2915_p3;

assign p_Val2_8_2_4_1_i_fu_3004_p1 = OP2_V_2_4_1_i_reg_4846;

assign p_Val2_8_2_4_1_i_fu_3004_p2 = ($signed({{1'b0}, {p_Val2_8_2_4_1_i_fu_3004_p0}}) * $signed(p_Val2_8_2_4_1_i_fu_3004_p1));

assign p_Val2_8_fu_3385_p2 = (p_Val2_7_fu_3355_p4 + tmp_1_i_i6_fu_3373_p1);

assign p_Val2_s_fu_3341_p2 = ($signed(tmp102_cast_fu_3338_p1) + $signed(tmp45_fu_3333_p2));

assign p_dst_data_stream_0_V_din = ((brmerge_i_i1_fu_3606_p2[0:0] === 1'b1) ? p_mux_i_i_fu_3612_p3 : p_i_i_fu_3619_p3);

assign p_dst_data_stream_1_V_din = ((brmerge_i_i2_fu_3665_p2[0:0] === 1'b1) ? p_mux_i_i1_fu_3671_p3 : p_i_i1_fu_3678_p3);

assign p_dst_data_stream_2_V_din = ((brmerge_i_i3_fu_3724_p2[0:0] === 1'b1) ? p_mux_i_i2_fu_3730_p3 : p_i_i2_fu_3737_p3);

assign p_i_i1_fu_3678_p3 = ((neg_src_6_fu_3640_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_8_reg_5692);

assign p_i_i2_fu_3737_p3 = ((neg_src_fu_3699_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_17_reg_5716);

assign p_i_i_fu_3619_p3 = ((neg_src_5_fu_3581_p2[0:0] === 1'b1) ? ap_const_lv8_0 : p_Val2_5_reg_5668);

assign p_mux_i_i1_fu_3671_p3 = ((brmerge_i_i_not_i_i1_fu_3655_p2[0:0] === 1'b1) ? p_Val2_8_reg_5692 : ap_const_lv8_FF);

assign p_mux_i_i2_fu_3730_p3 = ((brmerge_i_i_not_i_i2_fu_3714_p2[0:0] === 1'b1) ? p_Val2_17_reg_5716 : ap_const_lv8_FF);

assign p_mux_i_i_fu_3612_p3 = ((brmerge_i_i_not_i_i_fu_3596_p2[0:0] === 1'b1) ? p_Val2_5_reg_5668 : ap_const_lv8_FF);

assign p_src_kernel_win_0_val_0_1_i_fu_2640_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_1_fu_224);

assign p_src_kernel_win_0_val_0_2_i_fu_2633_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_2_fu_228);

assign p_src_kernel_win_0_val_0_3_i_fu_2626_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_3_fu_232);

assign p_src_kernel_win_0_val_0_4_i_fu_2619_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_4_fu_236);

assign p_src_kernel_win_0_val_1_1_i_fu_1995_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_1_fu_240);

assign p_src_kernel_win_0_val_1_2_i_fu_1988_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_2_fu_244);

assign p_src_kernel_win_0_val_1_3_i_fu_1981_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_3_fu_248);

assign p_src_kernel_win_0_val_1_4_i_fu_1974_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_4_fu_252);

assign p_src_kernel_win_0_val_2_1_i_fu_1967_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_1_fu_256);

assign p_src_kernel_win_0_val_2_2_i_fu_1960_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_2_fu_260);

assign p_src_kernel_win_0_val_2_3_i_fu_1953_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_3_fu_264);

assign p_src_kernel_win_0_val_2_4_i_fu_2612_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_4_fu_268);

assign p_src_kernel_win_0_val_3_1_i_fu_1509_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_3_1_fu_272);

assign p_src_kernel_win_0_val_3_2_i_fu_1502_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_3_2_fu_276);

assign p_src_kernel_win_0_val_3_3_i_fu_1495_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_3_3_fu_280);

assign p_src_kernel_win_0_val_3_4_i_fu_1946_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_3_4_fu_284);

assign p_src_kernel_win_0_val_4_1_i_fu_1488_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_4_1_fu_288);

assign p_src_kernel_win_0_val_4_2_i_fu_1481_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_4_2_fu_292);

assign p_src_kernel_win_0_val_4_3_i_fu_1474_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_4_3_fu_296);

assign p_src_kernel_win_0_val_4_4_i_fu_1467_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_4_4_fu_300);

assign p_src_kernel_win_1_val_0_1_i_fu_2784_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_0_1_fu_304);

assign p_src_kernel_win_1_val_0_2_i_fu_2777_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_0_2_fu_308);

assign p_src_kernel_win_1_val_0_3_i_fu_2770_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_0_3_fu_312);

assign p_src_kernel_win_1_val_0_4_i_fu_2763_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_0_4_fu_316);

assign p_src_kernel_win_1_val_1_1_i_fu_2189_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_1_1_fu_320);

assign p_src_kernel_win_1_val_1_2_i_fu_2182_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_1_2_fu_324);

assign p_src_kernel_win_1_val_1_3_i_fu_2175_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_1_3_fu_328);

assign p_src_kernel_win_1_val_1_4_i_fu_2168_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_1_4_fu_332);

assign p_src_kernel_win_1_val_2_1_i_fu_2161_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_2_1_fu_336);

assign p_src_kernel_win_1_val_2_2_i_fu_2154_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_2_2_fu_340);

assign p_src_kernel_win_1_val_2_3_i_fu_2147_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_2_3_fu_344);

assign p_src_kernel_win_1_val_2_4_i_fu_2756_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_2_4_fu_348);

assign p_src_kernel_win_1_val_3_1_i_fu_1642_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_3_1_fu_352);

assign p_src_kernel_win_1_val_3_2_i_fu_1635_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_3_2_fu_356);

assign p_src_kernel_win_1_val_3_3_i_fu_1628_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_3_3_fu_360);

assign p_src_kernel_win_1_val_3_4_i_fu_2140_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_3_4_fu_364);

assign p_src_kernel_win_1_val_4_1_i_fu_1621_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_4_1_fu_368);

assign p_src_kernel_win_1_val_4_2_i_fu_1614_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_4_2_fu_372);

assign p_src_kernel_win_1_val_4_3_i_fu_1607_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_4_3_fu_376);

assign p_src_kernel_win_1_val_4_4_i_fu_1600_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_1_val_4_4_fu_380);

assign p_src_kernel_win_2_val_0_1_i_fu_2929_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_0_1_fu_384);

assign p_src_kernel_win_2_val_0_2_i_fu_2922_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_0_2_fu_388);

assign p_src_kernel_win_2_val_0_3_i_fu_2915_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_0_3_fu_392);

assign p_src_kernel_win_2_val_0_4_i_fu_2908_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_0_4_fu_396);

assign p_src_kernel_win_2_val_1_1_i_fu_2383_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_1_1_fu_400);

assign p_src_kernel_win_2_val_1_2_i_fu_2376_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_1_2_fu_404);

assign p_src_kernel_win_2_val_1_3_i_fu_2369_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_1_3_fu_408);

assign p_src_kernel_win_2_val_1_4_i_fu_2362_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_1_4_fu_412);

assign p_src_kernel_win_2_val_2_1_i_fu_2355_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_2_1_fu_416);

assign p_src_kernel_win_2_val_2_2_i_fu_2348_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_2_2_fu_420);

assign p_src_kernel_win_2_val_2_3_i_fu_2341_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_2_3_fu_424);

assign p_src_kernel_win_2_val_2_4_i_fu_2901_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter3[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_2_4_fu_428);

assign p_src_kernel_win_2_val_3_1_i_fu_1775_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_3_1_fu_432);

assign p_src_kernel_win_2_val_3_2_i_fu_1768_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_3_2_fu_436);

assign p_src_kernel_win_2_val_3_3_i_fu_1761_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_3_3_fu_440);

assign p_src_kernel_win_2_val_3_4_i_fu_2334_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_3_4_fu_444);

assign p_src_kernel_win_2_val_4_1_i_fu_1754_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_4_1_fu_448);

assign p_src_kernel_win_2_val_4_2_i_fu_1747_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_4_2_fu_452);

assign p_src_kernel_win_2_val_4_3_i_fu_1740_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_4_3_fu_456);

assign p_src_kernel_win_2_val_4_4_i_fu_1733_p3 = ((ap_reg_ppstg_tmp_25_i_reg_4932_pp0_iter1[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_2_val_4_4_fu_460);

assign rev1_fu_1348_p2 = (ult1_fu_1343_p2 ^ 1'b1);

assign rev_fu_1306_p2 = (ult_fu_1301_p2 ^ 1'b1);

assign rows_cast_i_fu_1137_p1 = p_src_rows_V_dout;

assign signbit_1_fu_3347_p3 = p_Val2_s_fu_3341_p2[ap_const_lv32_14];

assign signbit_2_fu_3470_p3 = p_Val2_14_fu_3464_p2[ap_const_lv32_14];

assign signbit_fu_3224_p3 = p_Val2_6_fu_3218_p2[ap_const_lv32_14];

assign signbit_not_i1_fu_3645_p2 = (signbit_1_reg_5686 ^ 1'b1);

assign signbit_not_i2_fu_3704_p2 = (signbit_2_reg_5710 ^ 1'b1);

assign signbit_not_i_fu_3586_p2 = (signbit_reg_5662 ^ 1'b1);

assign start_col_cast_i_cast_cast_fu_1178_p3 = ((anchor_x_V_read_reg_4266[0:0] === 1'b1) ? ap_const_lv12_2 : ap_const_lv12_4);

assign start_col_cast_i_cast_fu_1171_p3 = ((anchor_x_V_read_reg_4266[0:0] === 1'b1) ? ap_const_lv13_2 : ap_const_lv13_4);

assign start_row_cast_i_cast_cast_fu_1164_p3 = ((anchor_y_V_read_reg_4272[0:0] === 1'b1) ? ap_const_lv12_2 : ap_const_lv12_4);

assign start_row_cast_i_cast_fu_1157_p3 = ((anchor_y_V_read_reg_4272[0:0] === 1'b1) ? ap_const_lv13_2 : ap_const_lv13_4);

assign tmp100_cast_fu_3330_p1 = tmp44_reg_5647;

assign tmp102_cast_fu_3338_p1 = $signed(ap_reg_ppstg_tmp49_reg_5587_pp0_iter5);

assign tmp103_cast_fu_2868_p1 = grp_fu_3898_p3;

assign tmp104_cast_fu_2874_p1 = grp_fu_3882_p3;

assign tmp106_cast_fu_2405_p1 = grp_fu_4049_p3;

assign tmp108_cast_fu_2936_p1 = tmp54_reg_5482;

assign tmp112_cast_fu_3171_p1 = tmp56_reg_5612;

assign tmp113_cast_fu_3179_p1 = $signed(tmp61_reg_5617);

assign tmp114_cast_fu_2973_p1 = grp_fu_3944_p3;

assign tmp115_cast_fu_2979_p1 = grp_fu_4033_p3;

assign tmp126_cast_fu_3453_p1 = tmp64_reg_5657;

assign tmp128_cast_fu_3461_p1 = $signed(ap_reg_ppstg_tmp69_reg_5627_pp0_iter5);

assign tmp129_cast_fu_3013_p1 = grp_fu_4025_p3;

assign tmp130_cast_fu_3019_p1 = grp_fu_4065_p3;

assign tmp17_fu_3102_p2 = ($signed(tmp60_cast_fu_3099_p1) + $signed(tmp15_reg_5527));

assign tmp21_fu_2693_p2 = ($signed(tmp63_cast_fu_2690_p1) + $signed(tmp62_cast_fu_2684_p1));

assign tmp25_fu_3210_p2 = ($signed(tmp74_cast_fu_3207_p1) + $signed(tmp22_reg_5632));

assign tmp29_fu_2732_p2 = ($signed(tmp78_cast_fu_2729_p1) + $signed(tmp77_cast_fu_2723_p1));

assign tmp37_fu_3138_p2 = ($signed(tmp86_cast_fu_3135_p1) + $signed(tmp35_reg_5567));

assign tmp41_fu_2837_p2 = ($signed(tmp89_cast_fu_2834_p1) + $signed(tmp88_cast_fu_2828_p1));

assign tmp45_fu_3333_p2 = ($signed(tmp100_cast_fu_3330_p1) + $signed(tmp42_reg_5642));

assign tmp49_fu_2877_p2 = ($signed(tmp104_cast_fu_2874_p1) + $signed(tmp103_cast_fu_2868_p1));

assign tmp54_cast_fu_2017_p1 = grp_fu_3813_p3;

assign tmp56_cast_fu_2647_p1 = tmp14_reg_5352;

assign tmp57_fu_3174_p2 = ($signed(tmp112_cast_fu_3171_p1) + $signed(tmp55_reg_5607));

assign tmp60_cast_fu_3099_p1 = tmp16_reg_5532;

assign tmp61_cast_fu_3107_p1 = $signed(tmp21_reg_5537);

assign tmp61_fu_2982_p2 = ($signed(tmp115_cast_fu_2979_p1) + $signed(tmp114_cast_fu_2973_p1));

assign tmp62_cast_fu_2684_p1 = grp_fu_3867_p3;

assign tmp63_cast_fu_2690_p1 = grp_fu_3921_p3;

assign tmp65_fu_3456_p2 = ($signed(tmp126_cast_fu_3453_p1) + $signed(tmp62_reg_5652));

assign tmp69_fu_3022_p2 = ($signed(tmp130_cast_fu_3019_p1) + $signed(tmp129_cast_fu_3013_p1));

assign tmp74_cast_fu_3207_p1 = tmp24_reg_5637;

assign tmp76_cast_fu_3215_p1 = $signed(ap_reg_ppstg_tmp29_reg_5547_pp0_iter5);

assign tmp77_cast_fu_2723_p1 = grp_fu_3783_p3;

assign tmp78_cast_fu_2729_p1 = grp_fu_3890_p3;

assign tmp80_cast_fu_2211_p1 = grp_fu_3966_p3;

assign tmp82_cast_fu_2791_p1 = tmp34_reg_5417;

assign tmp86_cast_fu_3135_p1 = tmp36_reg_5572;

assign tmp87_cast_fu_3143_p1 = $signed(tmp41_reg_5577);

assign tmp88_cast_fu_2828_p1 = grp_fu_3929_p3;

assign tmp89_cast_fu_2834_p1 = grp_fu_3852_p3;

assign tmp_18_cast_i_cast_fu_1270_p1 = p_0130_0_i_i_reg_886;

assign tmp_19_i_fu_1274_p2 = ((tmp_18_cast_i_cast_fu_1270_p1 < heightloop_reg_4689) ? 1'b1 : 1'b0);

assign tmp_1_i_i1_fu_3496_p1 = tmp_71_fu_3488_p3;

assign tmp_1_i_i6_fu_3373_p1 = tmp_51_fu_3365_p3;

assign tmp_1_i_i_fu_3250_p1 = tmp_31_fu_3242_p3;

assign tmp_20_i_fu_1285_p2 = ((p_0130_0_i_i_reg_886 == ap_const_lv12_0) ? 1'b1 : 1'b0);

assign tmp_21_i_fu_1291_p2 = ((p_0130_0_i_i_reg_886 < p_src_rows_V_read_reg_4244) ? 1'b1 : 1'b0);

assign tmp_22_i_fu_1296_p2 = ((p_0130_0_i_i_reg_886 < start_row_cast_i_cast_cast_reg_4679) ? 1'b1 : 1'b0);

assign tmp_23_i_fu_1316_p2 = ((col_assign_cast_i_cast_fu_1312_p1 < widthloop_reg_4694) ? 1'b1 : 1'b0);

assign tmp_24_i_fu_1327_p2 = ((p_0153_0_i_i_reg_897 < p_src_cols_V_read_reg_4255) ? 1'b1 : 1'b0);

assign tmp_25_i_fu_1332_p2 = ((p_0153_0_i_i_reg_897 == ap_const_lv12_0) ? 1'b1 : 1'b0);

assign tmp_26_i_fu_1338_p2 = ((p_0153_0_i_i_reg_897 < start_col_cast_i_cast_cast_reg_4684) ? 1'b1 : 1'b0);

assign tmp_2_i_i1_fu_3399_p2 = (tmp_53_fu_3391_p3 ^ 1'b1);

assign tmp_2_i_i2_fu_3522_p2 = (tmp_73_fu_3514_p3 ^ 1'b1);

assign tmp_2_i_i_fu_3276_p2 = (tmp_33_fu_3268_p3 ^ 1'b1);

assign tmp_31_fu_3242_p3 = p_Val2_6_fu_3218_p2[ap_const_lv32_3];

assign tmp_32_fu_3254_p3 = p_Val2_6_fu_3218_p2[ap_const_lv32_B];

assign tmp_33_fu_3268_p3 = p_Val2_5_fu_3262_p2[ap_const_lv32_7];

assign tmp_3_i_i1_fu_3635_p2 = (p_38_i_i_i1_reg_5698 ^ 1'b1);

assign tmp_3_i_i2_fu_3694_p2 = (p_38_i_i_i2_reg_5722 ^ 1'b1);

assign tmp_3_i_i_fu_3576_p2 = (p_38_i_i_i_reg_5674 ^ 1'b1);

assign tmp_51_fu_3365_p3 = p_Val2_s_fu_3341_p2[ap_const_lv32_3];

assign tmp_52_fu_3377_p3 = p_Val2_s_fu_3341_p2[ap_const_lv32_B];

assign tmp_53_fu_3391_p3 = p_Val2_8_fu_3385_p2[ap_const_lv32_7];

assign tmp_63_0_i_fu_1359_p1 = p_0153_0_i_i_reg_897;

assign tmp_6_i_fu_1145_p2 = (tmp_5_i_reg_875 + ap_const_lv2_1);

assign tmp_71_fu_3488_p3 = p_Val2_14_fu_3464_p2[ap_const_lv32_3];

assign tmp_72_fu_3500_p3 = p_Val2_14_fu_3464_p2[ap_const_lv32_B];

assign tmp_73_fu_3514_p3 = p_Val2_17_fu_3508_p2[ap_const_lv32_7];

assign tmp_7_i_fu_1151_p2 = ((tmp_5_i_reg_875 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign ult1_fu_1343_p2 = ((p_0153_0_i_i_reg_897 < p_src_cols_V_read_reg_4255) ? 1'b1 : 1'b0);

assign ult_fu_1301_p2 = ((p_0130_0_i_i_reg_886 < p_src_rows_V_read_reg_4244) ? 1'b1 : 1'b0);

assign widthloop_fu_1190_p2 = (cols_cast_i_reg_4261 + start_col_cast_i_cast_fu_1171_p3);

always @ (posedge ap_clk) begin
    rows_cast_i_reg_4250[12] <= 1'b0;
    cols_cast_i_reg_4261[12] <= 1'b0;
    start_row_cast_i_cast_cast_reg_4679[0] <= 1'b0;
    start_row_cast_i_cast_cast_reg_4679[11:3] <= 9'b000000000;
    start_col_cast_i_cast_cast_reg_4684[0] <= 1'b0;
    start_col_cast_i_cast_cast_reg_4684[11:3] <= 9'b000000000;
end

endmodule //filter_Filter2D136
