{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530720011818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530720011818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 13:00:11 2018 " "Processing started: Wed Jul 04 13:00:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530720011818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530720011818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testeUART -c testeUART " "Command: quartus_map --read_settings_files=on --write_settings_files=off testeUART -c testeUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530720011819 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530720012195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../modules/uart_tx.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530720012251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530720012251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../modules/uart_rx.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530720012255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530720012255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "../modules/UART_Controller.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530720012258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530720012258 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UART.v(34) " "Verilog HDL Module Instantiation warning at UART.v(34): ignored dangling comma in List of Port Connections" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1530720012262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530720012263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530720012263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602.v(56) " "Verilog HDL information at LCD1602.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../modules/LCD1602.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/LCD1602.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530720012267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Found entity 1: LCD1602" {  } { { "../modules/LCD1602.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/LCD1602.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530720012268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530720012268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/control_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/control_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_uart " "Found entity 1: control_uart" {  } { { "../modules/control_uart.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/control_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530720012271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530720012271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/usuario/desktop/gustavo henrique/mi-sd-comunicacao-serial-nios-master/src/modules/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../modules/clk_divider.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530720012276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530720012276 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led UART.v(17) " "Verilog HDL Implicit Net warning at UART.v(17): created implicit net for \"led\"" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530720012276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530720012315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led UART.v(17) " "Verilog HDL or VHDL warning at UART.v(17): object \"led\" assigned a value but never read" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530720012316 "|UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 UART.v(17) " "Verilog HDL assignment warning at UART.v(17): truncated value with size 4 to match size of target (1)" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530720012316 "|UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_divider\"" {  } { { "../modules/UART.v" "clk_divider" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530720012328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_uart control_uart:control_uart " "Elaborating entity \"control_uart\" for hierarchy \"control_uart:control_uart\"" {  } { { "../modules/UART.v" "control_uart" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530720012331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "configuration control_uart.v(15) " "Verilog HDL or VHDL warning at control_uart.v(15): object \"configuration\" assigned a value but never read" {  } { { "../modules/control_uart.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/control_uart.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530720012332 "|UART|control_uart:control_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataOut control_uart.v(13) " "Output port \"dataOut\" at control_uart.v(13) has no driver" {  } { { "../modules/control_uart.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/control_uart.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530720012332 "|UART|control_uart:control_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx\"" {  } { { "../modules/UART.v" "uart_rx" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530720012334 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530720012807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530720012847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/Teste UART/output_files/testeUART.map.smsg " "Generated suppressed messages file C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/Teste UART/output_files/testeUART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530720012922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530720013014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530720013014 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530720013049 "|UART|button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530720013049 "|UART|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../modules/UART.v" "" { Text "C:/Users/usuario/Desktop/Gustavo Henrique/MI-SD-Comunicacao-Serial-Nios-master/src/modules/UART.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530720013049 "|UART|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530720013049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530720013049 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530720013049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530720013049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530720013070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 13:00:13 2018 " "Processing ended: Wed Jul 04 13:00:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530720013070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530720013070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530720013070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530720013070 ""}
