Microsemi Libero Software
Version: 11.1.3.1
Release: v11.1 SP3

Info: The design WuPu.adb was last modified by software version 11.1.3.1.
Opened an existing Libero design WuPu.adb.
'BA_NAME' set to 'WuPu_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...

Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Wed Nov 13 14:50:09 2013

Placer Finished: Wed Nov 13 14:50:20 2013
Total Placer CPU Time:     00:00:11

                        o - o - o - o - o - o

INFO: NO_TOP_AGGREGATION option enabled
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.

Timing-driven Router 
Design: WuPu                            Started: Wed Nov 13 14:50:23 2013

While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
 
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Iterative improvement...
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.

Timing-driven Router completed successfully.

Design: WuPu                            
Finished: Wed Nov 13 14:50:28 2013
Total CPU Time:     00:00:04            Total Elapsed Time: 00:00:05
Total Memory Usage: 91.9 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/muxSwitcthRing_0/MX2_Result:Y, RingOscillator_0/AO14_0:Y,
RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y, RingOscillator_0/AO14_12:Y,
RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y, RingOscillator_0/AO14_3:Y,
RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y, RingOscillator_0/AO14_17:Y,
RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y, RingOscillator_0/AO14_6:Y,
RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y, RingOscillator_0/AO14_20:Y,
RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y, RingOscillator_0/AO14_9:Y,
RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y, RingOscillator_0/AO14_23:Y,
RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Finished loading the Timing data.

The Layout command succeeded ( 00:00:25 )
Wrote status report to file: WuPu_place_and_route_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalnet report to file: WuPu_globalnet_report.txt

The Report command succeeded ( 00:00:00 )
Wrote globalusage report to file: WuPu_globalusage_report.txt

The Report command succeeded ( 00:00:00 )
Wrote iobank report to file: WuPu_iobank_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: WuPu_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: WuPu_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\WupuTestbedReady\designer\impl1\WuPu.adb.

The Execute Script command succeeded ( 00:00:28 )
Design closed.

