<profile>

<section name = "Vivado HLS Report for 'equalizer'" level="0">
<item name = "Date">Tue Dec 16 00:52:41 2025
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">equalizer</item>
<item name = "Solution">equalizer</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.00</item>
<item name = "Clock uncertainty (ns)">1.00</item>
<item name = "Estimated clock period (ns)">6.44</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">71, 176, 72, 177, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- filter_loop">175, 175, 35, -, -, 5, no</column>
<column name="- Loop 2">70, 70, 14, -, -, 5, no</column>
<column name=" + setCoeffs_loop">12, 12, 2, -, -, 6, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 180, 118</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 8, 822, 1362</column>
<column name="Memory">0, -, 320, 27</column>
<column name="Multiplexer">-, -, -, 365</column>
<column name="Register">-, -, 475, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 10, 5, 10</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="equalizer_eq_io_s_axi_U">equalizer_eq_io_s_axi, 2, 0, 230, 302</column>
<column name="equalizer_faddfsucud_U0">equalizer_faddfsucud, 0, 2, 306, 418</column>
<column name="equalizer_fmul_32dEe_U1">equalizer_fmul_32dEe, 0, 3, 143, 321</column>
<column name="equalizer_fmul_32dEe_U2">equalizer_fmul_32dEe, 0, 3, 143, 321</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="iir_coeff_array_U">equalizer_iir_coebkb, 0, 64, 15, 30, 32, 1, 960</column>
<column name="iir_x_1_U">equalizer_iir_x_1, 0, 64, 3, 5, 32, 1, 160</column>
<column name="iir_x_0_U">equalizer_iir_x_1, 0, 64, 3, 5, 32, 1, 160</column>
<column name="iir_y_1_U">equalizer_iir_x_1, 0, 64, 3, 5, 32, 1, 160</column>
<column name="iir_y_2_U">equalizer_iir_x_1, 0, 64, 3, 5, 32, 1, 160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_337_p2">+, 0, 14, 9, 3, 1</column>
<column name="i_fu_432_p2">+, 0, 14, 9, 3, 1</column>
<column name="j_fu_459_p2">+, 0, 14, 9, 3, 1</column>
<column name="tmp_10_fu_442_p2">+, 0, 23, 11, 6, 6</column>
<column name="tmp_5_fu_393_p2">+, 0, 23, 11, 6, 2</column>
<column name="tmp_6_fu_404_p2">+, 0, 23, 11, 6, 3</column>
<column name="tmp_7_fu_415_p2">+, 0, 23, 11, 6, 3</column>
<column name="tmp_3_fu_371_p2">-, 0, 23, 11, 6, 6</column>
<column name="tmp_s_fu_325_p2">-, 0, 23, 11, 6, 6</column>
<column name="exitcond1_i_fu_331_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="exitcond_i2_fu_453_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="exitcond_i_fu_426_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="tmp_1_fu_299_p2">icmp, 0, 0, 16, 32, 1</column>
<column name="tmp_4_fu_382_p2">or, 0, 0, 6, 6, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">173, 39, 1, 39</column>
<column name="grp_fu_257_opcode">15, 3, 2, 6</column>
<column name="grp_fu_257_p0">15, 3, 32, 96</column>
<column name="grp_fu_257_p1">21, 4, 32, 128</column>
<column name="grp_fu_261_p0">21, 4, 32, 128</column>
<column name="grp_fu_261_p1">27, 5, 32, 160</column>
<column name="i_i1_reg_212">9, 2, 3, 6</column>
<column name="i_i_reg_235">9, 2, 3, 6</column>
<column name="iir_coeff_array_address0">21, 4, 5, 20</column>
<column name="iir_coeff_array_address1">21, 4, 5, 20</column>
<column name="iir_x_0_address0">15, 3, 3, 9</column>
<column name="j_i_reg_246">9, 2, 3, 6</column>
<column name="temp_i_reg_223">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">38, 0, 38, 0</column>
<column name="b2_reg_564">32, 0, 32, 0</column>
<column name="i_1_reg_482">3, 0, 3, 0</column>
<column name="i_i1_reg_212">3, 0, 3, 0</column>
<column name="i_i_reg_235">3, 0, 3, 0</column>
<column name="i_reg_515">3, 0, 3, 0</column>
<column name="iir_coeff_array_addr_2_reg_497">4, 0, 5, 1</column>
<column name="iir_coeff_array_addr_3_reg_502">4, 0, 5, 1</column>
<column name="iir_coeff_array_addr_4_reg_507">4, 0, 5, 1</column>
<column name="iir_coeff_array_addr_5_reg_545">5, 0, 5, 0</column>
<column name="iir_x_0_addr_reg_525">3, 0, 3, 0</column>
<column name="iir_x_0_load_reg_558">32, 0, 32, 0</column>
<column name="iir_x_1_addr_reg_520">3, 0, 3, 0</column>
<column name="iir_x_1_load_reg_569">32, 0, 32, 0</column>
<column name="iir_y_1_addr_reg_530">3, 0, 3, 0</column>
<column name="iir_y_1_load_reg_579">32, 0, 32, 0</column>
<column name="iir_y_2_addr_reg_535">3, 0, 3, 0</column>
<column name="iir_y_2_load_reg_585">32, 0, 32, 0</column>
<column name="j_i_reg_246">3, 0, 3, 0</column>
<column name="j_reg_553">3, 0, 3, 0</column>
<column name="reg_270">32, 0, 32, 0</column>
<column name="reg_275">32, 0, 32, 0</column>
<column name="reg_281">32, 0, 32, 0</column>
<column name="reg_287">32, 0, 32, 0</column>
<column name="reg_292">32, 0, 32, 0</column>
<column name="temp_i_reg_223">32, 0, 32, 0</column>
<column name="tmp_1_reg_470">1, 0, 1, 0</column>
<column name="tmp_3_i_reg_574">32, 0, 32, 0</column>
<column name="tmp_s_reg_474">5, 0, 6, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_eq_io_AWVALID">in, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_AWREADY">out, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_AWADDR">in, 8, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_WVALID">in, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_WREADY">out, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_WDATA">in, 32, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_WSTRB">in, 4, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_ARVALID">in, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_ARREADY">out, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_ARADDR">in, 8, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_RVALID">out, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_RREADY">in, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_RDATA">out, 32, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_RRESP">out, 2, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_BVALID">out, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_BREADY">in, 1, s_axi, eq_io, array</column>
<column name="s_axi_eq_io_BRESP">out, 2, s_axi, eq_io, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, equalizer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, equalizer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, equalizer, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.44</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_4_i', equalizer/iir.h:46->equalizer/iir.cpp:6">fadd, 6.44, 6.44, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
