// Seed: 123628280
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    output uwire id_3,
    input wand id_4,
    input tri id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wor id_8
);
  wire  id_10;
  logic id_11;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output tri1 id_2,
    input tri id_3,
    inout supply0 id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    output tri1 id_9,
    output supply1 id_10,
    input wor id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_10,
      id_1,
      id_4,
      id_11,
      id_8,
      id_9,
      id_7,
      id_11
  );
endmodule
