{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-04-15 11:41:27.020757: I tensorflow/core/util/port.cc:113] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2025-04-15 11:41:27.045674: E external/local_xla/xla/stream_executor/cuda/cuda_dnn.cc:9261] Unable to register cuDNN factory: Attempting to register factory for plugin cuDNN when one has already been registered\n",
      "2025-04-15 11:41:27.045692: E external/local_xla/xla/stream_executor/cuda/cuda_fft.cc:607] Unable to register cuFFT factory: Attempting to register factory for plugin cuFFT when one has already been registered\n",
      "2025-04-15 11:41:27.046665: E external/local_xla/xla/stream_executor/cuda/cuda_blas.cc:1515] Unable to register cuBLAS factory: Attempting to register factory for plugin cuBLAS when one has already been registered\n",
      "2025-04-15 11:41:27.051369: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 AVX512F AVX512_VNNI AVX512_BF16 FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2025-04-15 11:41:27.502804: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<module 'hls_utils' from '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/hls_utils.py'>"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import hls_utils\n",
    "import importlib\n",
    "importlib.reload(hls_utils)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "bits, int_bits = 16, 2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-04-15 11:41:30.345152: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2025-04-15 11:41:30.346374: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2025-04-15 11:41:30.347554: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2025-04-15 11:41:30.348768: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2025-04-15 11:41:30.382989: W tensorflow/core/common_runtime/gpu/gpu_device.cc:2256] Cannot dlopen some GPU libraries. Please make sure the missing libraries mentioned above are installed properly if you would like to use GPU. Follow the guide at https://www.tensorflow.org/install/gpu for how to download and setup the required libraries for your platform.\n",
      "Skipping registering GPU devices...\n",
      "/home/z.ma/.local/lib/python3.10/site-packages/keras/src/constraints.py:365: UserWarning: The `keras.constraints.serialize()` API should only be used for objects of type `keras.constraints.Constraint`. Found an instance of type <class 'qkeras.quantizers.quantized_bits'>, which may lead to improper serialization.\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: fc1_input, layer type: InputLayer, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: fc1, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 64]\n",
      "Layer name: relu1, layer type: Activation, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: fc2, layer type: QDense, input shapes: [[None, 64]], output shape: [None, 32]\n",
      "Layer name: relu2, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: fc3, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: relu3, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: fc4, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 5]\n",
      "Layer name: relu4, layer type: Activation, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "-----------------------------------\n",
      "Model\n",
      "  Precision:         ap_fixed<16,2>\n",
      "  ReuseFactor:       1\n",
      "  Strategy:          Latency\n",
      "  BramFactor:        1000000000\n",
      "  TraceOutput:       False\n",
      "-----------------------------------\n",
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: fc1_input, layer type: InputLayer, input shapes: [[None, 16]], output shape: [None, 16]\n",
      "Layer name: fc1, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 64]\n",
      "Layer name: relu1, layer type: Activation, input shapes: [[None, 64]], output shape: [None, 64]\n",
      "Layer name: fc2, layer type: QDense, input shapes: [[None, 64]], output shape: [None, 32]\n",
      "Layer name: relu2, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: fc3, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: relu3, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: fc4, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 5]\n",
      "Layer name: relu4, layer type: Activation, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "Creating HLS model\n",
      "Writing HLS project\n",
      "Done\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'z.ma' on host 'waiter' (Linux_x86_64 version 5.15.0-134-generic) on Tue Apr 15 11:41:34 PDT 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.562ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:38:65\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:38:69\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:46:67\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:46:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:54:67\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:54:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:77\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1632.246 ; gain = 1228.723 ; free physical = 3668 ; free virtual = 310015\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1632.246 ; gain = 1228.723 ; free physical = 3671 ; free virtual = 310017\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>::dense' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>::dense' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>::dense' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:58).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1632.246 ; gain = 1228.723 ; free physical = 3618 ; free virtual = 309975\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1632.246 ; gain = 1228.723 ; free physical = 3605 ; free virtual = 309967\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data_stream.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:1) on argument 'fc1_input.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:96) on argument 'layer13_out.V.data.V' (firmware/myproject.cpp:9). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 1024-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 80-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 80-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 1024-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 256-bit variable.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (firmware/myproject_axi.cpp:17) in function 'myproject_axi' automatically.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config13>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject_axi.cpp:17) in function 'myproject_axi' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 64.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:36) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:40) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:60) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:44) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:48) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:52) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:56) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:36) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:40) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:44) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:48) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:52) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): \n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config13>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): \n",
      "\t 'Block_codeRepl315_proc209'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit317_proc'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>'... converting 193 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config13>'... converting 16 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:20:41) in function 'Block_codeRepl315_proc209'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_mult.h:17:9)...992 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_mult.h:17:9)...2016 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...960 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...155 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 5173.109 ; gain = 4769.586 ; free physical = 6382 ; free virtual = 307952\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config4>' to 'relu<array<ap_fixed,64u>,array<ap_fixed<16,2,5,3,0>,64u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config13>' to 'relu<array<ap_fixed,5u>,array<ap_fixed<16,2,5,3,0>,5u>,relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config7>' to 'relu<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,32u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config10>' to 'relu<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,32u>,relu_config10>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config5>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config2>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'dense<array<ap_fixed,64u>,array<ap_fixed<16,2,5,3,0>,32u>,config5>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config11>' to 'dense<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,5u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config8>' to 'dense<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,32u>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config2>' to 'dense<array<ap_fixed,16u>,array<ap_fixed<16,2,5,3,0>,64u>,config2>' (firmware/nnet_utils/nnet_dense_stream.h:34:1)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 5173.109 ; gain = 4769.586 ; free physical = 6217 ; free virtual = 307948\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config2>' to 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,16u>,array<ap_fixed<16,2,5,3,0>,64u>,config2>' to 'dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_64u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,64u>,array<ap_fixed<16,2,5,3,0>,64u>,relu_config4>' to 'relu_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_64u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config5>' to 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,64u>,array<ap_fixed<16,2,5,3,0>,32u>,config5>' to 'dense_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_32u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,32u>,relu_config7>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config8>' to 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,32u>,config8>' to 'dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,32u>,relu_config10>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,5u>,config11>' to 'dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_5u_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,5u>,array<ap_fixed<16,2,5,3,0>,5u>,relu_config13>' to 'relu_array_ap_fixed_5u_array_ap_fixed_16_2_5_3_0_5u_relu_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit317_proc' to 'Block_myproject_axi_exit317_proc'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl315_proc209' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 117.38 seconds; current allocated memory: 464.635 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 465.269 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 478.869 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.93 seconds; current allocated memory: 572.063 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_64u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.43 seconds; current allocated memory: 574.966 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 576.704 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_64u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,64u>,array<ap_fixed<16,2,5,3,0>,64u>,relu_config4>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 579.634 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 581.426 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config5>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.34 seconds; current allocated memory: 608.955 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 19.06 seconds; current allocated memory: 701.312 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.11 seconds; current allocated memory: 706.828 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 709.511 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,32u>,relu_config7>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 714.309 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 715.210 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config8>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 728.914 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.23 seconds; current allocated memory: 822.388 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 825.261 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 826.766 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,32u>,array<ap_fixed<16,2,5,3,0>,32u>,relu_config10>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 829.406 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 830.343 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 2, 5, 3, 0>, ap_fixed<16, 2, 5, 3, 0>, config11>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 832.831 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 837.262 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_5u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 837.849 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 838.420 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_5u_array_ap_fixed_16_2_5_3_0_5u_relu_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,5u>,array<ap_fixed<16,2,5,3,0>,5u>,relu_config13>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 838.848 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 839.064 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 840.459 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 9.59 seconds; current allocated memory: 862.597 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit317_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.53 seconds; current allocated memory: 872.003 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 872.110 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 872.371 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 872.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 872.881 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.12 seconds; current allocated memory: 882.815 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl315_proc209' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl315_proc209'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.13 seconds; current allocated memory: 893.268 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s' is 17584 from HDL expression: (1'b0 == ap_block_pp0_stage0)\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 926.984 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_64u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16u_array_ap_fixed_16_2_5_3_0_64u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.54 seconds; current allocated memory: 997.541 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_64u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_64u_relu_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 1009.090 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config5_s' is 36400 from HDL expression: (1'b0 == ap_block_pp0_stage0)\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.038 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_32u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_32u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 14.32 seconds; current allocated memory: 1.172 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 1.181 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s' is 18144 from HDL expression: (1'b0 == ap_block_pp0_stage0)\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 1.208 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.81 seconds; current allocated memory: 1.275 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config10_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 1.281 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.287 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_5u_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_5u_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_5u_array_ap_fixed_16_2_5_3_0_5u_relu_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_5u_array_ap_fixed_16_2_5_3_0_5u_relu_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 1.301 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config10_U0' to 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config10bkb' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.18 seconds; current allocated memory: 1.313 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit317_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit317_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.1 seconds; current allocated memory: 1.329 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_53_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.330 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.\n",
      "WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit317_proc with non-FIFO I/O\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 1.333 GB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 255.00 MHz\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_64u_relu_config4_U0_U(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_64u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_32u_config5_U0_U(start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_32u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config7_U0_U(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config7_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0_U(start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config10bkb_U(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_relu_config10bkb)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_5u_config11_U0_U(start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_5u_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_16_2_5_3_0_5u_relu_config13_U0_U(start_for_relu_array_ap_fixed_5u_array_ap_fixed_16_2_5_3_0_5u_relu_config13_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_1_i_0_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit317_proc_U0_U(start_for_Block_myproject_axi_exit317_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:48 ; elapsed = 00:04:44 . Memory (MB): peak = 5173.109 ; gain = 4769.586 ; free physical = 3102 ; free virtual = 306303\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h4m43s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_0_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_0_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 11:46:29 2025...\n",
      "***** EXPORT IP COMPLETED IN 0h0m21s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 305.63 seconds; peak allocated memory: 1.333 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Apr 15 11:46:39 2025...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Found 1 solution(s) in jettagger_prj/jettagger_16_2_reuse_1/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vivado HLS Report for 'myproject_axi'\n",
      "================================================================\n",
      "* Date:           Tue Apr 15 11:46:03 2025\n",
      "\n",
      "* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1\n",
      "* Product family: zynquplus\n",
      "* Target device:  xczu9eg-ffvb1156-2-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  | 4.50 ns | 3.921 ns |   0.56 ns  |\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |\n",
      "    |   min   |   max   |    min   |    max   | min | max |   Type   |\n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "    |       65|       65| 0.292 us | 0.292 us |   66|   66| dataflow |\n",
      "    +---------+---------+----------+----------+-----+-----+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+\n",
      "        |                                     |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |\n",
      "        |               Instance              |              Module              |   min   |   max   |    min    |    max    | min | max |   Type   |\n",
      "        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+\n",
      "        |myproject_U0                         |myproject                         |       22|       22| 99.000 ns | 99.000 ns |    4|    4| dataflow |\n",
      "        |Block_codeRepl315_proc209_U0         |Block_codeRepl315_proc209         |       65|       65|  0.292 us |  0.292 us |   65|   65|   none   |\n",
      "        |Loop_2_proc_U0                       |Loop_2_proc                       |       21|       21| 94.500 ns | 94.500 ns |   21|   21|   none   |\n",
      "        |Block_myproject_axi_exit317_proc_U0  |Block_myproject_axi_exit317_proc  |        0|        0|    0 ns   |    0 ns   |    0|    0|   none   |\n",
      "        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|DSP              |        -|      -|       -|       -|    -|\n",
      "|Expression       |        -|      -|       0|      24|    -|\n",
      "|FIFO             |        0|      -|     135|     744|    -|\n",
      "|Instance         |        0|   4192|   31257|  129846|    -|\n",
      "|Memory           |        -|      -|       -|       -|    -|\n",
      "|Multiplexer      |        -|      -|       -|      45|    -|\n",
      "|Register         |        -|      -|       5|       -|    -|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Total            |        0|   4192|   31397|  130659|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Available        |     1824|   2520|  548160|  274080|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Utilization (%)  |        0|    166|       5|      47|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +-------------------------------------+----------------------------------+---------+-------+-------+--------+-----+\n",
      "    |               Instance              |              Module              | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|\n",
      "    +-------------------------------------+----------------------------------+---------+-------+-------+--------+-----+\n",
      "    |Block_codeRepl315_proc209_U0         |Block_codeRepl315_proc209         |        0|      0|    578|    5362|    0|\n",
      "    |Block_myproject_axi_exit317_proc_U0  |Block_myproject_axi_exit317_proc  |        0|      0|     82|     103|    0|\n",
      "    |Loop_2_proc_U0                       |Loop_2_proc                       |        0|      0|    196|    1000|    0|\n",
      "    |myproject_U0                         |myproject                         |        0|   4192|  30401|  123381|    0|\n",
      "    +-------------------------------------+----------------------------------+---------+-------+-------+--------+-----+\n",
      "    |Total                                |                                  |        0|   4192|  31257|  129846|    0|\n",
      "    +-------------------------------------+----------------------------------+---------+-------+-------+--------+-----+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls_utils.HLS_run_jet_tagger(bits=bits, int_bits=int_bits, reuse_factor=1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xczu9eg-ffvb1156-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 4.5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "## variable maximum_size\n",
      "## set maximum_size 4096\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${project_name}_vivado_accelerator -part xczu9eg-ffvb1156-2-e -force\n",
      "# set_property board_part xilinx.com:zcu102:part0:3.3 [current_project]\n",
      "# set_property  ip_repo_paths  ${project_name}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# set_property  ip_repo_paths ${project_name}_prj/solution1/impl/ip [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_prj/solution1/impl/ip'.\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset \"1\" }  [get_bd_cells zynq_ultra_ps_e_0]\n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "# set_property -dict [list CONFIG.PSU__USE__S_AXI_GP0 {1} CONFIG.PSU__SAXIGP0__DATA_WIDTH {32}] [get_bd_cells zynq_ultra_ps_e_0]\n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_m_axi_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HPC0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HPC0_FPD]\n",
      "WARNING: [BD 41-1743] Cannot assign slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH' into address space '/axi_dma_0/Data_MM2S' because no valid addressing path exists. The addressing path from slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH' to address space '/axi_dma_0/Data_MM2S' terminates at master interface '/axi_dma_0/M_AXI_MM2S'. The apertures for this interface {<0x0_0000_0000 [ 4G ]>} do not intersect with valid path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.\n",
      "Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.\n",
      "Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_PCIE_LOW' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xE000_0000 [ 256M ]>.\n",
      "Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xC000_0000 [ 512M ]>.\n",
      "Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xFF00_0000 [ 16M ]>.\n",
      "INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM does not match the usage memory of address space /axi_dma_0/Data_MM2S and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.\n",
      "Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.\n",
      "Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.\n",
      "# endgroup\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HPC0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "WARNING: [BD 41-1743] Cannot assign slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH' into address space '/axi_dma_0/Data_S2MM' because no valid addressing path exists. The addressing path from slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH' to address space '/axi_dma_0/Data_S2MM' terminates at master interface '/axi_dma_0/M_AXI_S2MM'. The apertures for this interface {<0x0_0000_0000 [ 4G ]>} do not intersect with valid path apertures {<0x8_0000_0000 [ 32G ]>}. This assignment will be automatically excluded.\n",
      "Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.\n",
      "Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_PCIE_LOW' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xE000_0000 [ 256M ]>.\n",
      "Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xC000_0000 [ 512M ]>.\n",
      "Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xFF00_0000 [ 16M ]>.\n",
      "INFO: [BD 41-1051] The usage register of slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM does not match the usage memory of address space /axi_dma_0/Data_S2MM and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.\n",
      "Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.\n",
      "Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]\n",
      "WARNING: [xilinx.com:ip:zynq_ultra_ps_e:3.3-1] /zynq_ultra_ps_e_0</axi_smc/M00_AXI> of </axi_smc> is connected to </zynq_ultra_ps_e_0>. To avoid loops, any interface from </zynq_ultra_ps_e_0> should not be connected to </zynq_ultra_ps_e_0> using </axi_smc>\n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${project_name}_axi:1.0 ${project_name}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${project_name}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins ${project_name}_axi_0/out_r]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${project_name}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${project_name}_axi_0]\n",
      "# make_wrapper -files [get_files ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change \n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)\n",
      "WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)\n",
      "WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)\n",
      "Wrote  : </home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "VHDL Output written to : /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "VHDL Output written to : /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "VHDL Output written to : /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "VHDL Output written to : /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] design_1_zynq_ultra_ps_e_0_0: \n",
      "Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.\n",
      "This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your\n",
      "design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.\n",
      "The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.\n",
      "For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows\n",
      "INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC0_FPD'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .\n",
      "Exporting to file /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh\n",
      "Generated Block Design Tcl file /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl\n",
      "Generated Hardware Definition File /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "[Sun Apr 13 16:57:46 2025] Launched design_1_myproject_axi_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_auto_ds_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_ds_1_synth_1, design_1_auto_pc_1_synth_1, design_1_rst_ps8_0_99M_0_synth_1, design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_xbar_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_myproject_axi_0_0_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_axi_smc_0_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_axi_smc_0_synth_1/runme.log\n",
      "design_1_auto_ds_0_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_auto_ds_0_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_auto_ds_1_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_auto_ds_1_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_rst_ps8_0_99M_0_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps8_0_99M_0_synth_1/runme.log\n",
      "design_1_zynq_ultra_ps_e_0_0_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "synth_1: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Sun Apr 13 16:57:46 2025] Launched impl_1...\n",
      "Run output will be captured here: /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2371.727 ; gain = 222.109 ; free physical = 14617 ; free virtual = 316334\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Sun Apr 13 16:57:46 2025] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_prj/solution1/impl/ip'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2932.027 ; gain = 0.000 ; free physical = 17777 ; free virtual = 315107\n",
      "INFO: [Netlist 29-17] Analyzing 31453 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'\n",
      "Finished Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'\n",
      "Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'\n",
      "Finished Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'\n",
      "Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'\n",
      "Finished Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'\n",
      "Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Finished Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Finished Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'\n",
      "Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'\n",
      "Finished Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'\n",
      "Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'\n",
      "Finished Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'\n",
      "Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4038.020 ; gain = 0.000 ; free physical = 17504 ; free virtual = 314834\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 2617 instances were transformed.\n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2520 instances\n",
      "  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances\n",
      "  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 90 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances\n",
      "\n",
      "20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:47 . Memory (MB): peak = 4038.020 ; gain = 1952.344 ; free physical = 17504 ; free virtual = 314834\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4053.895 ; gain = 15.875 ; free physical = 17476 ; free virtual = 314808\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1b56c7310\n",
      "\n",
      "Time (s): cpu = 00:01:55 ; elapsed = 00:00:27 . Memory (MB): peak = 5769.652 ; gain = 1715.758 ; free physical = 15027 ; free virtual = 312403\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 33 inverter(s) to 2561 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 11748818e\n",
      "\n",
      "Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 5945.465 ; gain = 21.875 ; free physical = 16664 ; free virtual = 314037\n",
      "INFO: [Opt 31-389] Phase Retarget created 59 cells and removed 455 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 19 inverter(s) to 19 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 14b701684\n",
      "\n",
      "Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 5945.465 ; gain = 21.875 ; free physical = 16895 ; free virtual = 314269\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 18278 cells and removed 30755 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 128b5a3fd\n",
      "\n",
      "Time (s): cpu = 00:01:05 ; elapsed = 00:00:32 . Memory (MB): peak = 5945.465 ; gain = 21.875 ; free physical = 16839 ; free virtual = 314213\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1722 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.\n",
      "Phase 4 BUFG optimization | Checksum: 128b5a3fd\n",
      "\n",
      "Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 5945.465 ; gain = 21.875 ; free physical = 16832 ; free virtual = 314207\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 128b5a3fd\n",
      "\n",
      "Time (s): cpu = 00:01:17 ; elapsed = 00:00:44 . Memory (MB): peak = 5945.465 ; gain = 21.875 ; free physical = 16829 ; free virtual = 314203\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 182419522\n",
      "\n",
      "Time (s): cpu = 00:01:19 ; elapsed = 00:00:46 . Memory (MB): peak = 5945.465 ; gain = 21.875 ; free physical = 16831 ; free virtual = 314206\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 127 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              59  |             455  |                                             78  |\n",
      "|  Constant propagation         |           18278  |           30755  |                                             88  |\n",
      "|  Sweep                        |               0  |            1722  |                                            243  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |             127  |                                             96  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 5945.465 ; gain = 0.000 ; free physical = 16829 ; free virtual = 314204\n",
      "Ending Logic Optimization Task | Checksum: bb3eb0bb\n",
      "\n",
      "Time (s): cpu = 00:01:32 ; elapsed = 00:00:57 . Memory (MB): peak = 5945.465 ; gain = 21.875 ; free physical = 16829 ; free virtual = 314204\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports\n",
      "Number of BRAM Ports augmented: 4 newly gated: 4 Total Ports: 12\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 1412eaf7f\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9159.781 ; gain = 0.000 ; free physical = 16131 ; free virtual = 313508\n",
      "Ending Power Optimization Task | Checksum: 1412eaf7f\n",
      "\n",
      "Time (s): cpu = 00:02:42 ; elapsed = 00:01:09 . Memory (MB): peak = 9159.781 ; gain = 3214.316 ; free physical = 16399 ; free virtual = 313776\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 1412eaf7f\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9159.781 ; gain = 0.000 ; free physical = 16399 ; free virtual = 313776\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9159.781 ; gain = 0.000 ; free physical = 16399 ; free virtual = 313776\n",
      "Ending Netlist Obfuscation Task | Checksum: 13a61730c\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9159.781 ; gain = 0.000 ; free physical = 16399 ; free virtual = 313776\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:06:14 ; elapsed = 00:02:38 . Memory (MB): peak = 9159.781 ; gain = 5121.762 ; free physical = 16399 ; free virtual = 313776\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 9167.785 ; gain = 8.004 ; free physical = 16334 ; free virtual = 313778\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 9191.797 ; gain = 24.012 ; free physical = 16075 ; free virtual = 313534\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9191.797 ; gain = 0.000 ; free physical = 16071 ; free virtual = 313530\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 663be963\n",
      "\n",
      "Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9191.797 ; gain = 0.000 ; free physical = 16071 ; free virtual = 313530\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9191.797 ; gain = 0.000 ; free physical = 16071 ; free virtual = 313530\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f152b037\n",
      "\n",
      "Time (s): cpu = 00:01:48 ; elapsed = 00:00:35 . Memory (MB): peak = 9191.797 ; gain = 0.000 ; free physical = 14367 ; free virtual = 311827\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 142db8349\n",
      "\n",
      "Time (s): cpu = 00:04:01 ; elapsed = 00:01:34 . Memory (MB): peak = 9631.320 ; gain = 439.523 ; free physical = 13846 ; free virtual = 311323\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 142db8349\n",
      "\n",
      "Time (s): cpu = 00:04:01 ; elapsed = 00:01:34 . Memory (MB): peak = 9631.320 ; gain = 439.523 ; free physical = 13844 ; free virtual = 311321\n",
      "Phase 1 Placer Initialization | Checksum: 142db8349\n",
      "\n",
      "Time (s): cpu = 00:04:03 ; elapsed = 00:01:36 . Memory (MB): peak = 9631.320 ; gain = 439.523 ; free physical = 13825 ; free virtual = 311303\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "\n",
      "Phase 2.1.1 Partition Driven Placement\n",
      "\n",
      "Phase 2.1.1.1 PBP: Partition Driven Placement\n",
      "Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 10d256058\n",
      "\n",
      "Time (s): cpu = 00:06:58 ; elapsed = 00:02:43 . Memory (MB): peak = 9711.359 ; gain = 519.562 ; free physical = 13671 ; free virtual = 311151\n",
      "\n",
      "Phase 2.1.1.2 PBP: Clock Region Placement\n",
      "Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 10d256058\n",
      "\n",
      "Time (s): cpu = 00:06:59 ; elapsed = 00:02:44 . Memory (MB): peak = 9711.359 ; gain = 519.562 ; free physical = 13666 ; free virtual = 311146\n",
      "\n",
      "Phase 2.1.1.3 PBP: Discrete Incremental\n",
      "Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 147fe5f22\n",
      "\n",
      "Time (s): cpu = 00:07:21 ; elapsed = 00:03:07 . Memory (MB): peak = 9711.359 ; gain = 519.562 ; free physical = 13659 ; free virtual = 311140\n",
      "\n",
      "Phase 2.1.1.4 PBP: Compute Congestion\n",
      "Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 147fe5f22\n",
      "\n",
      "Time (s): cpu = 00:07:25 ; elapsed = 00:03:09 . Memory (MB): peak = 9711.359 ; gain = 519.562 ; free physical = 13641 ; free virtual = 311122\n",
      "\n",
      "Phase 2.1.1.5 PBP: Macro Placement\n",
      "Phase 2.1.1.5 PBP: Macro Placement | Checksum: 18b2f7db0\n",
      "\n",
      "Time (s): cpu = 00:07:34 ; elapsed = 00:03:17 . Memory (MB): peak = 9711.359 ; gain = 519.562 ; free physical = 13392 ; free virtual = 310873\n",
      "\n",
      "Phase 2.1.1.6 PBP: UpdateTiming\n",
      "Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 159d9db95\n",
      "\n",
      "Time (s): cpu = 00:07:52 ; elapsed = 00:03:24 . Memory (MB): peak = 9711.359 ; gain = 519.562 ; free physical = 13374 ; free virtual = 310855\n",
      "Phase 2.1.1 Partition Driven Placement | Checksum: 159d9db95\n",
      "\n",
      "Time (s): cpu = 00:07:54 ; elapsed = 00:03:25 . Memory (MB): peak = 9711.359 ; gain = 519.562 ; free physical = 13394 ; free virtual = 310875\n",
      "Phase 2.1 Floorplanning | Checksum: 1737068a0\n",
      "\n",
      "Time (s): cpu = 00:07:55 ; elapsed = 00:03:27 . Memory (MB): peak = 9711.359 ; gain = 519.562 ; free physical = 13393 ; free virtual = 310875\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 29975 LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 9563 nets or cells. Created 0 new cell, deleted 9563 existing cells and moved 0 existing cell\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 13378 ; free virtual = 310863\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |           9563  |                  9563  |           0  |           1  |  00:00:17  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |           9563  |                  9563  |           0  |           3  |  00:00:18  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 113717b92\n",
      "\n",
      "Time (s): cpu = 00:13:45 ; elapsed = 00:06:03 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13309 ; free virtual = 310794\n",
      "Phase 2.2 Global Placement Core | Checksum: 1bf3f3bc0\n",
      "\n",
      "Time (s): cpu = 00:14:37 ; elapsed = 00:06:33 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13353 ; free virtual = 310840\n",
      "Phase 2 Global Placement | Checksum: 1bf3f3bc0\n",
      "\n",
      "Time (s): cpu = 00:14:38 ; elapsed = 00:06:34 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13439 ; free virtual = 310925\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 1f4168cce\n",
      "\n",
      "Time (s): cpu = 00:15:03 ; elapsed = 00:06:44 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13426 ; free virtual = 310913\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19888bfca\n",
      "\n",
      "Time (s): cpu = 00:18:44 ; elapsed = 00:08:55 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13238 ; free virtual = 310728\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1aaf96b11\n",
      "\n",
      "Time (s): cpu = 00:18:50 ; elapsed = 00:09:00 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13239 ; free virtual = 310729\n",
      "\n",
      "Phase 3.4 Small Shape DP\n",
      "\n",
      "Phase 3.4.1 Small Shape Clustering\n",
      "Phase 3.4.1 Small Shape Clustering | Checksum: 19f480937\n",
      "\n",
      "Time (s): cpu = 00:19:06 ; elapsed = 00:09:11 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13178 ; free virtual = 310669\n",
      "\n",
      "Phase 3.4.2 Flow Legalize Slice Clusters\n",
      "Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 232766a6c\n",
      "\n",
      "Time (s): cpu = 00:19:13 ; elapsed = 00:09:16 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13172 ; free virtual = 310662\n",
      "\n",
      "Phase 3.4.3 Slice Area Swap\n",
      "Phase 3.4.3 Slice Area Swap | Checksum: 223df5426\n",
      "\n",
      "Time (s): cpu = 00:19:25 ; elapsed = 00:09:30 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13125 ; free virtual = 310616\n",
      "Phase 3.4 Small Shape DP | Checksum: 1b5bc6d64\n",
      "\n",
      "Time (s): cpu = 00:19:45 ; elapsed = 00:09:39 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13173 ; free virtual = 310665\n",
      "\n",
      "Phase 3.5 Re-assign LUT pins\n",
      "Phase 3.5 Re-assign LUT pins | Checksum: 152ebc8bc\n",
      "\n",
      "Time (s): cpu = 00:19:54 ; elapsed = 00:09:48 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13196 ; free virtual = 310687\n",
      "\n",
      "Phase 3.6 Pipeline Register Optimization\n",
      "Phase 3.6 Pipeline Register Optimization | Checksum: 16573be71\n",
      "\n",
      "Time (s): cpu = 00:19:56 ; elapsed = 00:09:50 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13215 ; free virtual = 310706\n",
      "Phase 3 Detail Placement | Checksum: 16573be71\n",
      "\n",
      "Time (s): cpu = 00:19:59 ; elapsed = 00:09:53 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13215 ; free virtual = 310707\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 10122d8ab\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "\n",
      "Starting Physical Synthesis Task\n",
      "\n",
      "Phase 1 Physical Synthesis Initialization\n",
      "INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.701 | TNS=0.000 |\n",
      "Phase 1 Physical Synthesis Initialization | Checksum: 144ef6575\n",
      "\n",
      "Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 13147 ; free virtual = 310640\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_59_V_U/dense_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_32u_config5_U0_data_stream_V_data_63_V_read, inserted BUFG to drive 2542 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1513 loads.\n",
      "INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer7_out_V_data_14_V_U/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0_data_stream_V_data_31_V_read, inserted BUFG to drive 1502 loads.\n",
      "INFO: [Place 46-35] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_2_5_3_0_32u_config5_U0_U/E[0], inserted BUFG to drive 1024 loads.\n",
      "INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 4, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Ending Physical Synthesis Task | Checksum: da3a8e38\n",
      "\n",
      "Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 13106 ; free virtual = 310600\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 147b61d46\n",
      "\n",
      "Time (s): cpu = 00:24:08 ; elapsed = 00:11:01 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13131 ; free virtual = 310624\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=1.701. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 10f70bf25\n",
      "\n",
      "Time (s): cpu = 00:24:11 ; elapsed = 00:11:04 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13131 ; free virtual = 310625\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 10f70bf25\n",
      "\n",
      "Time (s): cpu = 00:24:14 ; elapsed = 00:11:06 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13133 ; free virtual = 310626\n",
      "WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 10f70bf25\n",
      "\n",
      "Time (s): cpu = 00:24:20 ; elapsed = 00:11:11 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13140 ; free virtual = 310633\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.39 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 13116 ; free virtual = 310609\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 1aceeb9d6\n",
      "\n",
      "Time (s): cpu = 00:24:27 ; elapsed = 00:11:18 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13131 ; free virtual = 310625\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 13131 ; free virtual = 310625\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1cfcd76e8\n",
      "\n",
      "Time (s): cpu = 00:24:29 ; elapsed = 00:11:20 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13134 ; free virtual = 310628\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cfcd76e8\n",
      "\n",
      "Time (s): cpu = 00:24:32 ; elapsed = 00:11:23 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13134 ; free virtual = 310628\n",
      "Ending Placer Task | Checksum: 144c94a97\n",
      "\n",
      "Time (s): cpu = 00:24:32 ; elapsed = 00:11:23 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13131 ; free virtual = 310629\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "88 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:24:43 ; elapsed = 00:11:31 . Memory (MB): peak = 9719.363 ; gain = 527.566 ; free physical = 13547 ; free virtual = 311045\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 12035 ; free virtual = 310894\n",
      "INFO: [Common 17-1381] The checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 13400 ; free virtual = 311096\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.30 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 13379 ; free virtual = 311075\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.36 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 13409 ; free virtual = 311107\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.\n",
      "INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.\n",
      "INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "98 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "phys_opt_design: Time (s): cpu = 00:01:56 ; elapsed = 00:00:29 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 12925 ; free virtual = 310624\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 11346 ; free virtual = 310407\n",
      "INFO: [Common 17-1381] The checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 12107 ; free virtual = 310000\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 66222c6f ConstDB: 0 ShapeSum: 41292377 RouteDB: 9d7dfab1\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Nodegraph reading from file.  Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.34 . Memory (MB): peak = 9719.363 ; gain = 0.000 ; free physical = 12575 ; free virtual = 310468\n",
      "Phase 1 Build RT Design | Checksum: 6eba43bf\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 9727.367 ; gain = 8.004 ; free physical = 12183 ; free virtual = 310077\n",
      "Post Restoration Checksum: NetGraph: a8f37096 NumContArr: e46e8c6d Constraints: a2fed3ee Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: 23060d0f1\n",
      "\n",
      "Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 9727.367 ; gain = 8.004 ; free physical = 12356 ; free virtual = 310250\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: 23060d0f1\n",
      "\n",
      "Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 9727.367 ; gain = 8.004 ; free physical = 12202 ; free virtual = 310096\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: 23060d0f1\n",
      "\n",
      "Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 9727.367 ; gain = 8.004 ; free physical = 12209 ; free virtual = 310102\n",
      "\n",
      "Phase 2.4 Global Clock Net Routing\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2.4 Global Clock Net Routing | Checksum: 1726eba90\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 9727.367 ; gain = 8.004 ; free physical = 12244 ; free virtual = 310138\n",
      "\n",
      "Phase 2.5 Update Timing\n",
      "Phase 2.5 Update Timing | Checksum: 2df419d98\n",
      "\n",
      "Time (s): cpu = 00:03:06 ; elapsed = 00:01:01 . Memory (MB): peak = 9727.367 ; gain = 8.004 ; free physical = 12419 ; free virtual = 310305\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.865  | TNS=0.000  | WHS=-0.063 | THS=-14.579|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 2e2f62a32\n",
      "\n",
      "Time (s): cpu = 00:05:58 ; elapsed = 00:01:53 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12441 ; free virtual = 310329\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.00874146 %\n",
      "  Global Horizontal Routing Utilization  = 0.00745823 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 338602\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 306695\n",
      "  Number of Partially Routed Nets     = 31907\n",
      "  Number of Node Overlaps             = 53\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "\n",
      "Phase 3.1 Global Routing\n",
      "Phase 3.1 Global Routing | Checksum: 2e2f62a32\n",
      "\n",
      "Time (s): cpu = 00:06:01 ; elapsed = 00:01:56 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12440 ; free virtual = 310328\n",
      "\n",
      "Phase 3.2 Update Timing\n",
      "Phase 3.2 Update Timing | Checksum: 319bcdd88\n",
      "\n",
      "Time (s): cpu = 00:09:02 ; elapsed = 00:02:50 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12329 ; free virtual = 310218\n",
      "WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.\n",
      "\n",
      "Phase 3.3 Fast Budgeting\n",
      "Phase 3.3 Fast Budgeting | Checksum: 2e01ea7df\n",
      "\n",
      "Time (s): cpu = 00:09:23 ; elapsed = 00:03:12 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12326 ; free virtual = 310216\n",
      "Phase 3 Initial Routing | Checksum: 2d035b588\n",
      "\n",
      "Time (s): cpu = 00:09:29 ; elapsed = 00:03:17 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12331 ; free virtual = 310221\n",
      "\n",
      "INFO: [Route 35-449] Initial Estimated Congestion\n",
      " ________________________________________________________________________\n",
      "|           | Global Congestion | Long Congestion   | Short Congestion  |\n",
      "|           |___________________|___________________|___________________|\n",
      "| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |\n",
      "|___________|________|__________|________|__________|________|__________|\n",
      "|      NORTH|   32x32|      4.50|   64x64|     17.33|     4x4|      0.93|\n",
      "|___________|________|__________|________|__________|________|__________|\n",
      "|      SOUTH|   64x64|      6.89|   64x64|     17.36|     4x4|      1.18|\n",
      "|___________|________|__________|________|__________|________|__________|\n",
      "|       EAST|   16x16|      2.01|   32x32|      6.28|     4x4|      2.08|\n",
      "|___________|________|__________|________|__________|________|__________|\n",
      "|       WEST|   16x16|      1.29|   32x32|      4.01|     4x4|      2.05|\n",
      "|___________|________|__________|________|__________|________|__________|\n",
      "Congestion Report\n",
      "GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):\n",
      "NORTH\n",
      "\tINT_X24Y164->INT_X39Y195 (PSS_ALTO_X0Y0->CLEL_R_X39Y195)\n",
      "\tNULL_X134Y178->INT_X33Y187 (NULL_X134Y178->DSP_X33Y185)\n",
      "\tNULL_X139Y178->INT_X34Y187 (NULL_X139Y178->CLEL_R_X34Y187)\n",
      "\tNULL_X139Y177->INT_X34Y186 (NULL_X139Y177->CLEL_R_X34Y186)\n",
      "\tNULL_X139Y176->INT_X34Y185 (NULL_X139Y176->CLEL_R_X34Y185)\n",
      "SOUTH\n",
      "\tINT_X24Y69->INT_X39Y196 (PSS_ALTO_X0Y0->CLEL_R_X39Y196)\n",
      "\tNULL_X134Y154->INT_X49Y180 (NULL_X134Y154->DSP_X49Y180)\n",
      "\tNULL_X134Y153->INT_X49Y179 (NULL_X134Y153->DSP_X49Y175)\n",
      "\tNULL_X134Y152->INT_X49Y178 (NULL_X134Y152->DSP_X49Y175)\n",
      "\tNULL_X134Y151->INT_X49Y177 (NULL_X134Y151->DSP_X49Y175)\n",
      "EAST\n",
      "\tINT_X5Y180->INT_X20Y195 (CLEM_X5Y180->CLEL_R_X20Y195)\n",
      "\tNULL_X67Y184->INT_X18Y193 (NULL_X67Y184->CLEL_R_X18Y193)\n",
      "\tNULL_X67Y183->INT_X18Y192 (NULL_X67Y183->CLEL_R_X18Y192)\n",
      "\tNULL_X71Y185->INT_X19Y194 (NULL_X71Y185->DSP_X19Y190)\n",
      "\tNULL_X71Y184->INT_X19Y193 (NULL_X71Y184->DSP_X19Y190)\n",
      "WEST\n",
      "\tINT_X16Y180->INT_X31Y191 (BRAM_X16Y180->CLEL_R_X31Y191)\n",
      "\tINT_X24Y180->INT_X31Y187 (CLEM_X24Y180->CLEL_R_X31Y187)\n",
      "\tNULL_X125Y185->INT_X23Y186 (NULL_X125Y185->DSP_X23Y185)\n",
      "\tINT_X24Y179->INT_X31Y186 (PSS_ALTO_X0Y0->CLEL_R_X31Y186)\n",
      "\tINT_X24Y178->INT_X31Y185 (PSS_ALTO_X0Y0->CLEL_R_X31Y185)\n",
      "LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):\n",
      "NORTH\n",
      "\tINT_X2Y242->INT_X33Y305 (BRAM_X2Y240->DSP_X33Y305)\n",
      "\tINT_X0Y258->INT_X31Y289 (GTH_QUAD_LEFT_X0Y240->CLEL_R_X31Y289)\n",
      "\tINT_X0Y257->INT_X31Y288 (GTH_QUAD_LEFT_X0Y240->CLEL_R_X31Y288)\n",
      "\tINT_X0Y256->INT_X31Y287 (GTH_QUAD_LEFT_X0Y240->CLEL_R_X31Y287)\n",
      "\tINT_X0Y264->INT_X31Y295 (GTH_QUAD_LEFT_X0Y240->CLEL_R_X31Y295)\n",
      "SOUTH\n",
      "\tINT_X24Y63->INT_X55Y222 (PSS_ALTO_X0Y0->CLEL_R_X55Y222)\n",
      "\tNULL_X71Y178->INT_X35Y203 (NULL_X71Y178->DSP_X35Y200)\n",
      "\tNULL_X71Y177->INT_X35Y202 (NULL_X71Y177->DSP_X35Y200)\n",
      "\tNULL_X71Y176->INT_X35Y201 (NULL_X71Y176->DSP_X35Y200)\n",
      "\tNULL_X76Y178->INT_X36Y203 (NULL_X76Y178->CLEL_R_X36Y203)\n",
      "EAST\n",
      "\tINT_X4Y180->INT_X35Y211 (CLEM_X4Y180->DSP_X35Y210)\n",
      "\tNULL_X53Y178->INT_X31Y203 (NULL_X53Y178->CLEL_R_X31Y203)\n",
      "\tNULL_X58Y179->INT_X32Y204 (NULL_X58Y179->CLEL_R_X32Y204)\n",
      "\tNULL_X58Y178->INT_X32Y203 (NULL_X58Y178->CLEL_R_X32Y203)\n",
      "\tNULL_X62Y184->INT_X33Y209 (NULL_X62Y184->DSP_X33Y205)\n",
      "WEST\n",
      "\tINT_X9Y180->INT_X40Y195 (CLEM_X9Y180->CLEL_R_X40Y195)\n",
      "\tINT_X16Y180->INT_X31Y195 (BRAM_X16Y180->CLEL_R_X31Y195)\n",
      "\tNULL_X125Y185->INT_X31Y194 (NULL_X125Y185->CLEL_R_X31Y194)\n",
      "\tNULL_X125Y184->INT_X31Y193 (NULL_X125Y184->CLEL_R_X31Y193)\n",
      "\tNULL_X125Y183->INT_X31Y192 (NULL_X125Y183->CLEL_R_X31Y192)\n",
      "\n",
      "INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.\n",
      "\n",
      "INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 2d035b588\n",
      "\n",
      "Time (s): cpu = 00:09:30 ; elapsed = 00:03:18 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12327 ; free virtual = 310217\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 216355\n",
      " Number of Nodes with overlaps = 54374\n",
      " Number of Nodes with overlaps = 16636\n",
      " Number of Nodes with overlaps = 5273\n",
      " Number of Nodes with overlaps = 1897\n",
      " Number of Nodes with overlaps = 827\n",
      " Number of Nodes with overlaps = 408\n",
      " Number of Nodes with overlaps = 221\n",
      " Number of Nodes with overlaps = 138\n",
      " Number of Nodes with overlaps = 86\n",
      " Number of Nodes with overlaps = 57\n",
      " Number of Nodes with overlaps = 47\n",
      " Number of Nodes with overlaps = 24\n",
      " Number of Nodes with overlaps = 16\n",
      " Number of Nodes with overlaps = 14\n",
      " Number of Nodes with overlaps = 12\n",
      " Number of Nodes with overlaps = 6\n",
      " Number of Nodes with overlaps = 4\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 2\n",
      "INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.190  | TNS=0.000  | WHS=-0.014 | THS=-0.014 |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 191a3df89\n",
      "\n",
      "Time (s): cpu = 01:07:16 ; elapsed = 00:21:51 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12122 ; free virtual = 310041\n",
      "\n",
      "Phase 4.3 Global Iteration 2\n",
      " Number of Nodes with overlaps = 1\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.190  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.3 Global Iteration 2 | Checksum: 1bb1e5784\n",
      "\n",
      "Time (s): cpu = 01:08:00 ; elapsed = 00:22:09 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12160 ; free virtual = 310080\n",
      "Phase 4 Rip-up And Reroute | Checksum: 1bb1e5784\n",
      "\n",
      "Time (s): cpu = 01:08:01 ; elapsed = 00:22:10 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12160 ; free virtual = 310080\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "\n",
      "Phase 5.1.1 Update Timing\n",
      "Phase 5.1.1 Update Timing | Checksum: 27312efff\n",
      "\n",
      "Time (s): cpu = 01:10:05 ; elapsed = 00:22:51 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12081 ; free virtual = 310002\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.190  | TNS=0.000  | WHS=0.011  | THS=0.000  |\n",
      "\n",
      "Phase 5.1 Delay CleanUp | Checksum: 27312efff\n",
      "\n",
      "Time (s): cpu = 01:10:06 ; elapsed = 00:22:52 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12128 ; free virtual = 310048\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 27312efff\n",
      "\n",
      "Time (s): cpu = 01:10:07 ; elapsed = 00:22:53 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12129 ; free virtual = 310049\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 27312efff\n",
      "\n",
      "Time (s): cpu = 01:10:08 ; elapsed = 00:22:54 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12130 ; free virtual = 310050\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 26a6b482f\n",
      "\n",
      "Time (s): cpu = 01:11:08 ; elapsed = 00:23:11 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12123 ; free virtual = 310044\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.190  | TNS=0.000  | WHS=0.011  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 24fb23ede\n",
      "\n",
      "Time (s): cpu = 01:11:09 ; elapsed = 00:23:12 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12125 ; free virtual = 310046\n",
      "Phase 6 Post Hold Fix | Checksum: 24fb23ede\n",
      "\n",
      "Time (s): cpu = 01:11:10 ; elapsed = 00:23:13 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12125 ; free virtual = 310046\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 43.4529 %\n",
      "  Global Horizontal Routing Utilization  = 38.5253 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 1e04f9b4f\n",
      "\n",
      "Time (s): cpu = 01:11:13 ; elapsed = 00:23:15 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12123 ; free virtual = 310044\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 1e04f9b4f\n",
      "\n",
      "Time (s): cpu = 01:11:14 ; elapsed = 00:23:16 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12116 ; free virtual = 310037\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 1e04f9b4f\n",
      "\n",
      "Time (s): cpu = 01:11:26 ; elapsed = 00:23:28 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12266 ; free virtual = 310188\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=0.190  | TNS=0.000  | WHS=0.011  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: 1e04f9b4f\n",
      "\n",
      "Time (s): cpu = 01:11:28 ; elapsed = 00:23:30 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12338 ; free virtual = 310260\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 01:11:28 ; elapsed = 00:23:30 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12736 ; free virtual = 310657\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "119 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 01:11:41 ; elapsed = 00:23:38 . Memory (MB): peak = 9961.344 ; gain = 241.980 ; free physical = 12736 ; free virtual = 310658\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 9969.348 ; gain = 0.000 ; free physical = 11047 ; free virtual = 310514\n",
      "INFO: [Common 17-1381] The checkpoint '/home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 9969.348 ; gain = 8.004 ; free physical = 12522 ; free virtual = 310686\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:01:02 ; elapsed = 00:00:24 . Memory (MB): peak = 10033.379 ; gain = 64.031 ; free physical = 12188 ; free virtual = 310368\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/z.ma/hetero-verification/hls4ml-exp/hls4ml-acc/jettagger_prj/jettagger_16_2_reuse_1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "report_methodology: Time (s): cpu = 00:04:53 ; elapsed = 00:01:08 . Memory (MB): peak = 10455.109 ; gain = 421.730 ; free physical = 11766 ; free virtual = 309947\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "131 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "report_power: Time (s): cpu = 00:02:10 ; elapsed = 00:00:38 . Memory (MB): peak = 10479.121 ; gain = 24.012 ; free physical = 11543 ; free virtual = 309743\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 10479.121 ; gain = 0.000 ; free physical = 11451 ; free virtual = 309651\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10479.121 ; gain = 0.000 ; free physical = 11447 ; free virtual = 309647\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'\n",
      "INFO: [Common 17-1540] The version limit for your license is '2022.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_1000_fu_2442_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_1000_fu_2442_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_1004_fu_2500_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_1004_fu_2500_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_101_fu_2554_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_101_fu_2554_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_103_fu_2524_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_103_fu_2524_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_104_fu_2509_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_104_fu_2509_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_105_fu_3167_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_105_fu_3167_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_106_fu_2451_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_106_fu_2451_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_109_fu_3337_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_109_fu_3337_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_10_fu_3141_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_10_fu_3141_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_111_fu_3339_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_111_fu_3339_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_116_fu_3371_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_116_fu_3371_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_117_fu_2374_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_117_fu_2374_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_118_fu_2375_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_118_fu_2375_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_11_fu_3090_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_11_fu_3090_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_122_fu_2871_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_122_fu_2871_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_126_fu_2875_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_126_fu_2875_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_127_fu_2392_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_127_fu_2392_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_128_fu_2450_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_128_fu_2450_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_12_fu_2607_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_12_fu_2607_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_130_fu_2879_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_130_fu_2879_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_132_fu_2995_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_132_fu_2995_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_133_fu_2398_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_133_fu_2398_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_134_fu_2883_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_134_fu_2883_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_136_fu_2457_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_136_fu_2457_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_137_fu_2414_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_137_fu_2414_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_139_fu_2412_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_139_fu_2412_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_13_fu_3263_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_13_fu_3263_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_140_fu_2397_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_140_fu_2397_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_142_fu_3348_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_142_fu_3348_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_143_fu_3305_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_143_fu_3305_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_145_fu_3303_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_145_fu_3303_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_147_fu_3245_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_147_fu_3245_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_148_fu_3174_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_148_fu_3174_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_149_fu_3131_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_149_fu_3131_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_14_fu_3150_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_14_fu_3150_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_150_fu_3200_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_150_fu_3200_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_153_fu_3071_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_153_fu_3071_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_154_fu_3140_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_154_fu_3140_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_158_fu_3189_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_158_fu_3189_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_161_fu_3091_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_161_fu_3091_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_163_fu_2977_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_163_fu_2977_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_164_fu_2483_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_164_fu_2483_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_166_fu_2620_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_166_fu_2620_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_169_fu_2434_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_169_fu_2434_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_170_fu_2462_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_170_fu_2462_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_171_fu_2463_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_171_fu_2463_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_172_fu_2437_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_172_fu_2437_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_174_fu_2493_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_174_fu_2493_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_175_fu_2494_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_175_fu_2494_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_177_fu_2496_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_177_fu_2496_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_179_fu_3005_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_179_fu_3005_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_17_fu_3153_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_17_fu_3153_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_180_fu_2579_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_180_fu_2579_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_182_fu_3008_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_182_fu_3008_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_185_fu_2765_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_185_fu_2765_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_186_fu_2738_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_186_fu_2738_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_190_fu_2589_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_190_fu_2589_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_192_fu_2998_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_192_fu_2998_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_194_fu_2884_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_194_fu_2884_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_195_fu_2925_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_195_fu_2925_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_197_fu_2923_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_197_fu_2923_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_199_fu_2774_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_199_fu_2774_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_200_fu_2850_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_200_fu_2850_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_201_fu_2835_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_201_fu_2835_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_202_fu_2876_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_202_fu_2876_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_204_fu_2818_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_204_fu_2818_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_205_fu_2775_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_205_fu_2775_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_207_fu_2717_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_207_fu_2717_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_208_fu_2758_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_208_fu_2758_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_210_fu_2728_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_210_fu_2728_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_211_fu_2573_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_211_fu_2573_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_212_fu_2530_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_212_fu_2530_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_21_fu_3157_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_21_fu_3157_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_220_fu_2817_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_220_fu_2817_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_221_fu_2602_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_221_fu_2602_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_223_fu_2712_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_223_fu_2712_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_225_fu_2633_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_225_fu_2633_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_226_fu_2796_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_226_fu_2796_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_228_fu_2609_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_228_fu_2609_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_22_fu_2617_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_22_fu_2617_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_230_fu_2773_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_230_fu_2773_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_231_fu_2612_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_231_fu_2612_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_234_fu_3028_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_234_fu_3028_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_237_fu_2656_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_237_fu_2656_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_239_fu_2658_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_239_fu_2658_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_23_fu_3159_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_23_fu_3159_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_242_fu_3145_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_242_fu_3145_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_244_fu_2663_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_244_fu_2663_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_247_fu_2545_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_247_fu_2545_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_248_fu_2558_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_248_fu_2558_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_252_fu_2498_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_252_fu_2498_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_254_fu_2440_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_254_fu_2440_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_258_fu_2408_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_258_fu_2408_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_260_fu_3331_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_260_fu_3331_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_263_fu_3258_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_263_fu_3258_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_265_fu_3340_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_265_fu_3340_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_266_fu_3297_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_266_fu_3297_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_268_fu_3267_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_268_fu_3267_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_269_fu_3196_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_269_fu_3196_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_272_fu_2899_p2 output design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_272_fu_2899_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.\n",
      "INFO: [Common 17-14] Message 'DRC DPOP-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_1000_fu_2442_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_1000_fu_2442_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_1004_fu_2500_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_1004_fu_2500_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_101_fu_2554_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_101_fu_2554_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_103_fu_2524_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_103_fu_2524_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_104_fu_2509_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_104_fu_2509_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_105_fu_3167_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_105_fu_3167_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_106_fu_2451_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_106_fu_2451_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_109_fu_3337_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_109_fu_3337_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_10_fu_3141_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_10_fu_3141_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_111_fu_3339_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_111_fu_3339_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_116_fu_3371_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_116_fu_3371_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_117_fu_2374_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_117_fu_2374_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_118_fu_2375_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_118_fu_2375_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_11_fu_3090_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_11_fu_3090_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_122_fu_2871_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_122_fu_2871_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_126_fu_2875_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_126_fu_2875_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_127_fu_2392_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_127_fu_2392_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_128_fu_2450_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_128_fu_2450_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_12_fu_2607_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_12_fu_2607_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_130_fu_2879_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_130_fu_2879_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_132_fu_2995_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_132_fu_2995_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_133_fu_2398_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_133_fu_2398_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_134_fu_2883_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_134_fu_2883_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_136_fu_2457_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_136_fu_2457_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_137_fu_2414_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_137_fu_2414_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_139_fu_2412_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_139_fu_2412_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_13_fu_3263_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_13_fu_3263_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_140_fu_2397_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_140_fu_2397_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_142_fu_3348_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_142_fu_3348_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_143_fu_3305_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_143_fu_3305_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_145_fu_3303_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_145_fu_3303_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_147_fu_3245_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_147_fu_3245_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_148_fu_3174_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_148_fu_3174_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_149_fu_3131_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_149_fu_3131_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_14_fu_3150_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_14_fu_3150_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_150_fu_3200_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_150_fu_3200_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_153_fu_3071_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_153_fu_3071_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_154_fu_3140_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_154_fu_3140_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_158_fu_3189_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_158_fu_3189_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_161_fu_3091_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_161_fu_3091_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_163_fu_2977_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_163_fu_2977_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_164_fu_2483_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_164_fu_2483_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_166_fu_2620_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_166_fu_2620_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_169_fu_2434_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_169_fu_2434_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_170_fu_2462_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_170_fu_2462_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_171_fu_2463_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_171_fu_2463_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_172_fu_2437_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_172_fu_2437_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_174_fu_2493_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_174_fu_2493_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_175_fu_2494_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_175_fu_2494_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_177_fu_2496_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_177_fu_2496_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_179_fu_3005_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_179_fu_3005_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_17_fu_3153_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_17_fu_3153_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_180_fu_2579_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_180_fu_2579_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_182_fu_3008_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_182_fu_3008_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_185_fu_2765_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_185_fu_2765_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_186_fu_2738_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_186_fu_2738_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_190_fu_2589_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_190_fu_2589_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_192_fu_2998_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_192_fu_2998_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_194_fu_2884_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_194_fu_2884_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_195_fu_2925_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_195_fu_2925_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_197_fu_2923_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_197_fu_2923_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_199_fu_2774_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_199_fu_2774_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_200_fu_2850_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_200_fu_2850_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_201_fu_2835_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_201_fu_2835_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_202_fu_2876_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_202_fu_2876_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_204_fu_2818_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_204_fu_2818_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_205_fu_2775_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_205_fu_2775_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_207_fu_2717_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_207_fu_2717_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_208_fu_2758_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_208_fu_2758_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_210_fu_2728_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_210_fu_2728_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_211_fu_2573_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_211_fu_2573_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_212_fu_2530_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_212_fu_2530_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_21_fu_3157_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_21_fu_3157_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_220_fu_2817_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_220_fu_2817_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_221_fu_2602_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_221_fu_2602_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_223_fu_2712_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_223_fu_2712_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_225_fu_2633_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_225_fu_2633_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_226_fu_2796_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_226_fu_2796_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_228_fu_2609_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_228_fu_2609_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_22_fu_2617_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_22_fu_2617_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_230_fu_2773_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_230_fu_2773_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_231_fu_2612_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_231_fu_2612_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_234_fu_3028_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_234_fu_3028_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_237_fu_2656_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_237_fu_2656_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_239_fu_2658_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_239_fu_2658_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_23_fu_3159_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_23_fu_3159_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_242_fu_3145_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_242_fu_3145_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_244_fu_2663_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_244_fu_2663_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_247_fu_2545_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_247_fu_2545_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_248_fu_2558_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_248_fu_2558_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_252_fu_2498_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_252_fu_2498_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_254_fu_2440_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_254_fu_2440_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_258_fu_2408_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_258_fu_2408_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_260_fu_3331_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_260_fu_3331_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_263_fu_3258_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_263_fu_3258_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_265_fu_3340_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_265_fu_3340_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_266_fu_3297_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_266_fu_3297_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_268_fu_3267_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_268_fu_3267_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_269_fu_3196_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_269_fu_3196_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_272_fu_2899_p2 multiplier stage design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/dense_array_ap_fixed_32u_array_ap_fixed_16_2_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_fixed_16_2_5_3_0_ap_fixed_16_2_5_3_0_config8_s_fu_320/mul_ln1118_272_fu_2899_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.\n",
      "INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 42 listed).\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5041 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "170 Infos, 208 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:02:09 ; elapsed = 00:00:59 . Memory (MB): peak = 10802.246 ; gain = 323.125 ; free physical = 11249 ; free virtual = 309546\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Apr 13 18:00:24 2025...\n",
      "[Sun Apr 13 18:00:30 2025] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:17:13 ; elapsed = 01:02:44 . Memory (MB): peak = 2371.727 ; gain = 0.000 ; free physical = 19136 ; free virtual = 317440\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3202.578 ; gain = 0.000 ; free physical = 17870 ; free virtual = 316203\n",
      "INFO: [Netlist 29-17] Analyzing 30731 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 7118.453 ; gain = 1068.297 ; free physical = 14750 ; free virtual = 313095\n",
      "Restored from archive | CPU: 15.060000 secs | Memory: 580.644234 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 7118.453 ; gain = 1068.297 ; free physical = 14750 ; free virtual = 313095\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7118.453 ; gain = 0.000 ; free physical = 14820 ; free virtual = 313165\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 2579 instances were transformed.\n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2520 instances\n",
      "  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 58 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:01:02 ; elapsed = 00:01:55 . Memory (MB): peak = 7118.453 ; gain = 4746.727 ; free physical = 14820 ; free virtual = 313165\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Apr 13 18:02:28 2025...\n"
     ]
    }
   ],
   "source": [
    "!cd ./jettagger_prj/jettagger_16_2_reuse_1/ && vivado -mode batch -source design.tcl"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "hls4ml-ori",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.16"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
