--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1005 paths analyzed, 56 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.260ns.
--------------------------------------------------------------------------------
Slack:                  15.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_23 (FF)
  Destination:          div/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_23 to div/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BQ       Tcko                  0.430   div/M_ctr_q[24]
                                                       div/M_ctr_q_23
    SLICE_X7Y39.A2       net (fanout=2)        1.077   div/M_ctr_q[23]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.B4       net (fanout=13)       0.870   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_8_rstpot
                                                       div/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (1.297ns logic, 2.914ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_7 (FF)
  Destination:          div/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_7 to div/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   div/M_ctr_q[10]
                                                       div/M_ctr_q_7
    SLICE_X9Y39.D3       net (fanout=2)        1.076   div/M_ctr_q[7]
    SLICE_X9Y39.D        Tilo                  0.259   M_div_out
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B1       net (fanout=3)        0.932   div/GND_3_o_GND_3_o_equal_2_o<24>2
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.B4       net (fanout=13)       0.870   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_8_rstpot
                                                       div/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (1.343ns logic, 2.878ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_15 (FF)
  Destination:          div/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_15 to div/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_15
    SLICE_X7Y39.A1       net (fanout=2)        1.065   div/M_ctr_q[15]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.B4       net (fanout=13)       0.870   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_8_rstpot
                                                       div/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.199ns (1.297ns logic, 2.902ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_23 (FF)
  Destination:          div/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_23 to div/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BQ       Tcko                  0.430   div/M_ctr_q[24]
                                                       div/M_ctr_q_23
    SLICE_X7Y39.A2       net (fanout=2)        1.077   div/M_ctr_q[23]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.D5       net (fanout=13)       0.818   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_10_rstpot
                                                       div/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (1.297ns logic, 2.862ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_7 (FF)
  Destination:          div/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_7 to div/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   div/M_ctr_q[10]
                                                       div/M_ctr_q_7
    SLICE_X9Y39.D3       net (fanout=2)        1.076   div/M_ctr_q[7]
    SLICE_X9Y39.D        Tilo                  0.259   M_div_out
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B1       net (fanout=3)        0.932   div/GND_3_o_GND_3_o_equal_2_o<24>2
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.D5       net (fanout=13)       0.818   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_10_rstpot
                                                       div/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (1.343ns logic, 2.826ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_15 (FF)
  Destination:          div/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_15 to div/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_15
    SLICE_X7Y39.A1       net (fanout=2)        1.065   div/M_ctr_q[15]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.D5       net (fanout=13)       0.818   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_10_rstpot
                                                       div/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (1.297ns logic, 2.850ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_23 (FF)
  Destination:          div/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_23 to div/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BQ       Tcko                  0.430   div/M_ctr_q[24]
                                                       div/M_ctr_q_23
    SLICE_X7Y39.A2       net (fanout=2)        1.077   div/M_ctr_q[23]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.C5       net (fanout=13)       0.793   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_9_rstpot
                                                       div/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.297ns logic, 2.837ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_23 (FF)
  Destination:          div/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.127ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.316 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_23 to div/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BQ       Tcko                  0.430   div/M_ctr_q[24]
                                                       div/M_ctr_q_23
    SLICE_X7Y39.A2       net (fanout=2)        1.077   div/M_ctr_q[23]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y40.C3       net (fanout=3)        0.911   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y40.C        Tilo                  0.259   div/M_ctr_q[13]
                                                       div/Mcount_M_ctr_q_val251_1
    SLICE_X10Y42.C4      net (fanout=12)       0.842   div/Mcount_M_ctr_q_val251
    SLICE_X10Y42.CLK     Tas                   0.349   div/M_ctr_q[21]
                                                       div/M_ctr_q_20_rstpot
                                                       div/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.127ns (1.297ns logic, 2.830ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_7 (FF)
  Destination:          div/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_7 to div/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   div/M_ctr_q[10]
                                                       div/M_ctr_q_7
    SLICE_X9Y39.D3       net (fanout=2)        1.076   div/M_ctr_q[7]
    SLICE_X9Y39.D        Tilo                  0.259   M_div_out
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B1       net (fanout=3)        0.932   div/GND_3_o_GND_3_o_equal_2_o<24>2
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.C5       net (fanout=13)       0.793   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_9_rstpot
                                                       div/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (1.343ns logic, 2.801ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_15 (FF)
  Destination:          div/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_15 to div/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_15
    SLICE_X7Y39.A1       net (fanout=2)        1.065   div/M_ctr_q[15]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.C5       net (fanout=13)       0.793   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_9_rstpot
                                                       div/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (1.297ns logic, 2.825ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_15 (FF)
  Destination:          div/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.115ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.316 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_15 to div/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_15
    SLICE_X7Y39.A1       net (fanout=2)        1.065   div/M_ctr_q[15]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y40.C3       net (fanout=3)        0.911   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y40.C        Tilo                  0.259   div/M_ctr_q[13]
                                                       div/Mcount_M_ctr_q_val251_1
    SLICE_X10Y42.C4      net (fanout=12)       0.842   div/Mcount_M_ctr_q_val251
    SLICE_X10Y42.CLK     Tas                   0.349   div/M_ctr_q[21]
                                                       div/M_ctr_q_20_rstpot
                                                       div/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.297ns logic, 2.818ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_23 (FF)
  Destination:          div/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_23 to div/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BQ       Tcko                  0.430   div/M_ctr_q[24]
                                                       div/M_ctr_q_23
    SLICE_X7Y39.A2       net (fanout=2)        1.077   div/M_ctr_q[23]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.A5       net (fanout=13)       0.763   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_7_rstpot
                                                       div/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (1.297ns logic, 2.807ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_7 (FF)
  Destination:          div/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_7 to div/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   div/M_ctr_q[10]
                                                       div/M_ctr_q_7
    SLICE_X9Y39.D3       net (fanout=2)        1.076   div/M_ctr_q[7]
    SLICE_X9Y39.D        Tilo                  0.259   M_div_out
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B1       net (fanout=3)        0.932   div/GND_3_o_GND_3_o_equal_2_o<24>2
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.A5       net (fanout=13)       0.763   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_7_rstpot
                                                       div/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (1.343ns logic, 2.771ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_15 (FF)
  Destination:          div/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_15 to div/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_15
    SLICE_X7Y39.A1       net (fanout=2)        1.065   div/M_ctr_q[15]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.A5       net (fanout=13)       0.763   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_7_rstpot
                                                       div/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.297ns logic, 2.795ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_7 (FF)
  Destination:          div/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.313 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_7 to div/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   div/M_ctr_q[10]
                                                       div/M_ctr_q_7
    SLICE_X9Y39.D3       net (fanout=2)        1.076   div/M_ctr_q[7]
    SLICE_X9Y39.D        Tilo                  0.259   M_div_out
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B1       net (fanout=3)        0.932   div/GND_3_o_GND_3_o_equal_2_o<24>2
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X9Y40.B5       net (fanout=13)       0.703   div/Mcount_M_ctr_q_val
    SLICE_X9Y40.CLK      Tas                   0.373   div/M_ctr_q[13]
                                                       div/M_ctr_q_12_rstpot
                                                       div/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.367ns logic, 2.711ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_7 (FF)
  Destination:          div/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.313 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_7 to div/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   div/M_ctr_q[10]
                                                       div/M_ctr_q_7
    SLICE_X9Y39.D3       net (fanout=2)        1.076   div/M_ctr_q[7]
    SLICE_X9Y39.D        Tilo                  0.259   M_div_out
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B1       net (fanout=3)        0.932   div/GND_3_o_GND_3_o_equal_2_o<24>2
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X9Y40.A5       net (fanout=13)       0.698   div/Mcount_M_ctr_q_val
    SLICE_X9Y40.CLK      Tas                   0.373   div/M_ctr_q[13]
                                                       div/M_ctr_q_11_rstpot
                                                       div/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.367ns logic, 2.706ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_23 (FF)
  Destination:          div/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.068ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_23 to div/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BQ       Tcko                  0.430   div/M_ctr_q[24]
                                                       div/M_ctr_q_23
    SLICE_X7Y39.A2       net (fanout=2)        1.077   div/M_ctr_q[23]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X9Y40.B5       net (fanout=13)       0.703   div/Mcount_M_ctr_q_val
    SLICE_X9Y40.CLK      Tas                   0.373   div/M_ctr_q[13]
                                                       div/M_ctr_q_12_rstpot
                                                       div/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.068ns (1.321ns logic, 2.747ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_23 (FF)
  Destination:          div/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.184 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_23 to div/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BQ       Tcko                  0.430   div/M_ctr_q[24]
                                                       div/M_ctr_q_23
    SLICE_X7Y39.A2       net (fanout=2)        1.077   div/M_ctr_q[23]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X9Y40.A5       net (fanout=13)       0.698   div/Mcount_M_ctr_q_val
    SLICE_X9Y40.CLK      Tas                   0.373   div/M_ctr_q[13]
                                                       div/M_ctr_q_11_rstpot
                                                       div/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.321ns logic, 2.742ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_2 (FF)
  Destination:          div/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_2 to div/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.DQ       Tcko                  0.430   div/M_ctr_q[2]
                                                       div/M_ctr_q_2
    SLICE_X9Y39.D2       net (fanout=2)        0.958   div/M_ctr_q[2]
    SLICE_X9Y39.D        Tilo                  0.259   M_div_out
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B1       net (fanout=3)        0.932   div/GND_3_o_GND_3_o_equal_2_o<24>2
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.B4       net (fanout=13)       0.870   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_8_rstpot
                                                       div/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.297ns logic, 2.760ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_15 (FF)
  Destination:          div/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.056ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_15 to div/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_15
    SLICE_X7Y39.A1       net (fanout=2)        1.065   div/M_ctr_q[15]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X9Y40.B5       net (fanout=13)       0.703   div/Mcount_M_ctr_q_val
    SLICE_X9Y40.CLK      Tas                   0.373   div/M_ctr_q[13]
                                                       div/M_ctr_q_12_rstpot
                                                       div/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (1.321ns logic, 2.735ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_15 (FF)
  Destination:          div/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_15 to div/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_15
    SLICE_X7Y39.A1       net (fanout=2)        1.065   div/M_ctr_q[15]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X9Y40.A5       net (fanout=13)       0.698   div/Mcount_M_ctr_q_val
    SLICE_X9Y40.CLK      Tas                   0.373   div/M_ctr_q[13]
                                                       div/M_ctr_q_11_rstpot
                                                       div/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.321ns logic, 2.730ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_17 (FF)
  Destination:          div/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_17 to div/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.DQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_17
    SLICE_X7Y39.A3       net (fanout=2)        0.911   div/M_ctr_q[17]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.B4       net (fanout=13)       0.870   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_8_rstpot
                                                       div/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (1.297ns logic, 2.748ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_23 (FF)
  Destination:          div/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.316 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_23 to div/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BQ       Tcko                  0.430   div/M_ctr_q[24]
                                                       div/M_ctr_q_23
    SLICE_X7Y39.A2       net (fanout=2)        1.077   div/M_ctr_q[23]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y40.C3       net (fanout=3)        0.911   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y40.C        Tilo                  0.259   div/M_ctr_q[13]
                                                       div/Mcount_M_ctr_q_val251_1
    SLICE_X10Y42.D4      net (fanout=12)       0.753   div/Mcount_M_ctr_q_val251
    SLICE_X10Y42.CLK     Tas                   0.349   div/M_ctr_q[21]
                                                       div/M_ctr_q_21_rstpot
                                                       div/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.297ns logic, 2.741ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_15 (FF)
  Destination:          div/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.026ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.316 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_15 to div/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_15
    SLICE_X7Y39.A1       net (fanout=2)        1.065   div/M_ctr_q[15]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y40.C3       net (fanout=3)        0.911   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y40.C        Tilo                  0.259   div/M_ctr_q[13]
                                                       div/Mcount_M_ctr_q_val251_1
    SLICE_X10Y42.D4      net (fanout=12)       0.753   div/Mcount_M_ctr_q_val251
    SLICE_X10Y42.CLK     Tas                   0.349   div/M_ctr_q[21]
                                                       div/M_ctr_q_21_rstpot
                                                       div/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.026ns (1.297ns logic, 2.729ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_18 (FF)
  Destination:          div/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.320 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_18 to div/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.AQ      Tcko                  0.476   div/M_ctr_q[21]
                                                       div/M_ctr_q_18
    SLICE_X7Y39.B6       net (fanout=3)        0.922   div/M_ctr_q[18]
    SLICE_X7Y39.B        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>5_SW0
    SLICE_X9Y37.B3       net (fanout=2)        0.888   div/N3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.B4       net (fanout=13)       0.870   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_8_rstpot
                                                       div/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (1.343ns logic, 2.680ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_2 (FF)
  Destination:          div/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_2 to div/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.DQ       Tcko                  0.430   div/M_ctr_q[2]
                                                       div/M_ctr_q_2
    SLICE_X9Y39.D2       net (fanout=2)        0.958   div/M_ctr_q[2]
    SLICE_X9Y39.D        Tilo                  0.259   M_div_out
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B1       net (fanout=3)        0.932   div/GND_3_o_GND_3_o_equal_2_o<24>2
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.D5       net (fanout=13)       0.818   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_10_rstpot
                                                       div/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (1.297ns logic, 2.708ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_23 (FF)
  Destination:          div/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.316 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_23 to div/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.BQ       Tcko                  0.430   div/M_ctr_q[24]
                                                       div/M_ctr_q_23
    SLICE_X7Y39.A2       net (fanout=2)        1.077   div/M_ctr_q[23]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y40.C3       net (fanout=3)        0.911   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y40.C        Tilo                  0.259   div/M_ctr_q[13]
                                                       div/Mcount_M_ctr_q_val251_1
    SLICE_X10Y42.B5      net (fanout=12)       0.704   div/Mcount_M_ctr_q_val251
    SLICE_X10Y42.CLK     Tas                   0.349   div/M_ctr_q[21]
                                                       div/M_ctr_q_19_rstpot
                                                       div/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (1.297ns logic, 2.692ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_17 (FF)
  Destination:          div/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_17 to div/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.DQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_17
    SLICE_X7Y39.A3       net (fanout=2)        0.911   div/M_ctr_q[17]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y37.B5       net (fanout=3)        0.967   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.D5       net (fanout=13)       0.818   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_10_rstpot
                                                       div/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.297ns logic, 2.696ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_2 (FF)
  Destination:          div/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_2 to div/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.DQ       Tcko                  0.430   div/M_ctr_q[2]
                                                       div/M_ctr_q_2
    SLICE_X9Y39.D2       net (fanout=2)        0.958   div/M_ctr_q[2]
    SLICE_X9Y39.D        Tilo                  0.259   M_div_out
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y37.B1       net (fanout=3)        0.932   div/GND_3_o_GND_3_o_equal_2_o<24>2
    SLICE_X9Y37.B        Tilo                  0.259   div/M_ctr_q[2]
                                                       div/Mcount_M_ctr_q_val251
    SLICE_X6Y39.C5       net (fanout=13)       0.793   div/Mcount_M_ctr_q_val
    SLICE_X6Y39.CLK      Tas                   0.349   div/M_ctr_q[10]
                                                       div/M_ctr_q_9_rstpot
                                                       div/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (1.297ns logic, 2.683ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/M_ctr_q_15 (FF)
  Destination:          div/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.316 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/M_ctr_q_15 to div/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.BQ       Tcko                  0.430   div/M_ctr_q[17]
                                                       div/M_ctr_q_15
    SLICE_X7Y39.A1       net (fanout=2)        1.065   div/M_ctr_q[15]
    SLICE_X7Y39.A        Tilo                  0.259   div/N3
                                                       div/GND_3_o_GND_3_o_equal_2_o<24>4
    SLICE_X9Y40.C3       net (fanout=3)        0.911   div/GND_3_o_GND_3_o_equal_2_o<24>3
    SLICE_X9Y40.C        Tilo                  0.259   div/M_ctr_q[13]
                                                       div/Mcount_M_ctr_q_val251_1
    SLICE_X10Y42.B5      net (fanout=12)       0.704   div/Mcount_M_ctr_q_val251
    SLICE_X10Y42.CLK     Tas                   0.349   div/M_ctr_q[21]
                                                       div/M_ctr_q_19_rstpot
                                                       div/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (1.297ns logic, 2.680ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: div/M_ctr_q[10]/CLK
  Logical resource: div/M_ctr_q_7/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: div/M_ctr_q[10]/CLK
  Logical resource: div/M_ctr_q_8/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: div/M_ctr_q[10]/CLK
  Logical resource: div/M_ctr_q_9/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: div/M_ctr_q[10]/CLK
  Logical resource: div/M_ctr_q_10/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: div/M_ctr_q[21]/CLK
  Logical resource: div/M_ctr_q_18/CK
  Location pin: SLICE_X10Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: div/M_ctr_q[21]/CLK
  Logical resource: div/M_ctr_q_19/CK
  Location pin: SLICE_X10Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: div/M_ctr_q[21]/CLK
  Logical resource: div/M_ctr_q_20/CK
  Location pin: SLICE_X10Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: div/M_ctr_q[21]/CLK
  Logical resource: div/M_ctr_q_21/CK
  Location pin: SLICE_X10Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X7Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[2]/CLK
  Logical resource: div/M_ctr_q_0/CK
  Location pin: SLICE_X9Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[2]/CLK
  Logical resource: div/M_ctr_q_1/CK
  Location pin: SLICE_X9Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[2]/CLK
  Logical resource: div/M_ctr_q_2/CK
  Location pin: SLICE_X9Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[6]/CLK
  Logical resource: div/M_ctr_q_3/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[6]/CLK
  Logical resource: div/M_ctr_q_4/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[6]/CLK
  Logical resource: div/M_ctr_q_5/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[6]/CLK
  Logical resource: div/M_ctr_q_6/CK
  Location pin: SLICE_X9Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_div_out/CLK
  Logical resource: div/M_led_q/CK
  Location pin: SLICE_X9Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[13]/CLK
  Logical resource: div/M_ctr_q_11/CK
  Location pin: SLICE_X9Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[13]/CLK
  Logical resource: div/M_ctr_q_12/CK
  Location pin: SLICE_X9Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[13]/CLK
  Logical resource: div/M_ctr_q_13/CK
  Location pin: SLICE_X9Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[17]/CLK
  Logical resource: div/M_ctr_q_14/CK
  Location pin: SLICE_X9Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[17]/CLK
  Logical resource: div/M_ctr_q_15/CK
  Location pin: SLICE_X9Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[17]/CLK
  Logical resource: div/M_ctr_q_16/CK
  Location pin: SLICE_X9Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[17]/CLK
  Logical resource: div/M_ctr_q_17/CK
  Location pin: SLICE_X9Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[24]/CLK
  Logical resource: div/M_ctr_q_22/CK
  Location pin: SLICE_X9Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: div/M_ctr_q[24]/CLK
  Logical resource: div/M_ctr_q_23/CK
  Location pin: SLICE_X9Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.260|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1005 paths, 0 nets, and 141 connections

Design statistics:
   Minimum period:   4.260ns{1}   (Maximum frequency: 234.742MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 11 15:43:19 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



