WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500048 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000048 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250049 cumulative IPC: 4 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250049 cumulative IPC: 4 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 8766363 heartbeat IPC: 2.655 cumulative IPC: 1.987 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 13788032 heartbeat IPC: 1.991 cumulative IPC: 1.99 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 18589092 heartbeat IPC: 2.083 cumulative IPC: 2.026 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 23497040 heartbeat IPC: 2.038 cumulative IPC: 2.029 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 28388548 heartbeat IPC: 2.044 cumulative IPC: 2.033 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 33289327 heartbeat IPC: 2.04 cumulative IPC: 2.034 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 38295931 heartbeat IPC: 1.997 cumulative IPC: 2.028 (Simulation time: 00 hr 03 min 52 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 43660497 heartbeat IPC: 1.864 cumulative IPC: 2.005 (Simulation time: 00 hr 04 min 21 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_638.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000004 cycles: 48576033 heartbeat IPC: 2.034 cumulative IPC: 2.008 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 53485801 heartbeat IPC: 2.037 cumulative IPC: 2.011 (Simulation time: 00 hr 05 min 18 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 49619195 cumulative IPC: 2.015 (Simulation time: 00 hr 05 min 32 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 49619195 cumulative IPC: 2.015 (Simulation time: 00 hr 05 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_638.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.015 instructions: 100000001 cycles: 49619195
CPU 0 Branch Prediction Accuracy: 87.66% MPKI: 16.16 Average ROB Occupancy at Mispredict: 22.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00135
BRANCH_INDIRECT: 0.217
BRANCH_CONDITIONAL: 15.9
BRANCH_DIRECT_CALL: 0.00045
BRANCH_INDIRECT_CALL: 0.0003
BRANCH_RETURN: 0.00016

LLC TOTAL        ACCESS:        966 HIT:          0 MISS:        966
LLC LOAD         ACCESS:        885 HIT:          0 MISS:        885
LLC RFO          ACCESS:         58 HIT:          0 MISS:         58
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         23 HIT:          0 MISS:         23
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 106.2 cycles
cpu0_DTLB TOTAL        ACCESS:   23169949 HIT:   23169822 MISS:        127
cpu0_DTLB LOAD         ACCESS:   23169949 HIT:   23169822 MISS:        127
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.02 cycles
cpu0_ITLB TOTAL        ACCESS:    6039236 HIT:    6038807 MISS:        429
cpu0_ITLB LOAD         ACCESS:    6039236 HIT:    6038807 MISS:        429
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 19.87 cycles
cpu0_L1D TOTAL        ACCESS:   30942044 HIT:   30941580 MISS:        464
cpu0_L1D LOAD         ACCESS:   18228454 HIT:   18228364 MISS:         90
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   12713555 HIT:   12713206 MISS:        349
cpu0_L1D TRANSLATION  ACCESS:         35 HIT:         10 MISS:         25
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 44.15 cycles
cpu0_L1I TOTAL        ACCESS:    7010175 HIT:    7006447 MISS:       3728
cpu0_L1I LOAD         ACCESS:    7010175 HIT:    7006447 MISS:       3728
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 33.09 cycles
cpu0_L2C TOTAL        ACCESS:       2579 HIT:       1613 MISS:        966
cpu0_L2C LOAD         ACCESS:       2492 HIT:       1607 MISS:        885
cpu0_L2C RFO          ACCESS:         60 HIT:          2 MISS:         58
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          2 HIT:          2 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         25 HIT:          2 MISS:         23
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 127.2 cycles
cpu0_STLB TOTAL        ACCESS:        239 HIT:        205 MISS:         34
cpu0_STLB LOAD         ACCESS:        239 HIT:        205 MISS:         34
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 344.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        632
  ROW_BUFFER_MISS:        334
 AVG DBUS CONGESTED CYCLE: 3.805
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
