# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_project.srcs/sources_1/new/12_bit_register.vhd" \
"../../../../Final_project.srcs/sources_1/new/4bittil7segment.vhd" \
"../../../../Final_project.srcs/sources_1/new/8_bit_register.vhd" \
"../../../../Final_project.srcs/sources_1/new/BCD_binary_to_decimal.vhd" \
"../../../../Final_project.srcs/sources_1/new/Clk_divider_100_MHz.vhd" \
"../../../../Final_project.srcs/sources_1/new/Clock_divider.vhd" \
"../../../../Final_project.srcs/sources_1/imports/Final_project.srcs/Components.vhd" \
"../../../../Final_project.srcs/sources_1/new/Components_display.vhd" \
"../../../../Final_project.srcs/sources_1/new/Counter_display.vhd" \
"../../../../Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_2.vhd" \
"../../../../Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_4.vhd" \
"../../../../Final_project.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../Final_project.srcs/sources_1/ELE112_LAB_5.vhd" \
"../../../../Final_project.srcs/sources_1/ELE112_shiftlne.vhd" \
"../../../../Final_project.srcs/sources_1/new/FSM_1.vhd" \
"../../../../Final_project.srcs/sources_1/new/FSM_Ram.vhd" \
"../../../../Final_project.srcs/sources_1/FSM_lab_5.vhd" \
"../../../../Final_project.srcs/sources_1/new/Final_components.vhd" \
"../../../../Final_project.srcs/sources_1/new/Whole_components.vhd" \
"../../../../Final_project.srcs/sources_1/new/Fsm_lab_5_top_file.vhd" \
"../../../../Final_project.srcs/sources_1/new/MUX_4.vhd" \
"../../../../Final_project.srcs/sources_1/new/MUX_display_RAM.vhd" \
"../../../../Final_project.srcs/sources_1/new/MUX_xyzt_reg.vhd" \
"../../../../Final_project.srcs/sources_1/new/components.vhd" \
"../../../../Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd" \
"../../../../Final_project.srcs/sources_1/imports/Final_project.srcs/UP_DOWN_CONTER.vhd" \
"../../../../Final_project.srcs/sources_1/imports/Final_project.srcs/ele112_PreScaler.vhd" \
"../../../../Final_project.srcs/sources_1/imports/Final_project.srcs/ele112_regn.vhd" \
"../../../../Final_project.srcs/sources_1/new/pluss_minus.vhd" \
"../../../../Final_project.srcs/sources_1/new/register_shown.vhd" \
"../../../../Final_project.srcs/sources_1/new/toers_komp_inv.vhd" \
"../../../../Final_project.srcs/sources_1/new/Final_prosjekt_top_file.vhd" \

# Do not sort compile order
nosort
