{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 52, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 128]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0008283190054054054], 0, 2.5384340286254883, 1577359596.9508584], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 37, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000984888468805704], 0, 2.7393417358398438, 1577359598.3496606], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 168, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0011206593343717549], 0, 2.8472766876220703, 1577359599.7216306], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 40, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.0009987548383084577], 0, 2.32668399810791, 1577359601.2133815], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 302, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.001297456942329873], 0, 2.2940938472747803, 1577359603.805207], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 245, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0011130246080402009], 0, 2.2507662773132324, 1577359605.2403114], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 105, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 2]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.004808692887892377], 0, 2.021296977996826, 1577359606.6390674], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 209, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0017211286789396171], 0, 2.152470350265503, 1577359608.1049051], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 356, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0014603966180851064], 0, 3.170815944671631, 1577359611.5488129], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int16"], ["TENSOR", [512, 256, 3, 3], "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 256, 14, 14, "int16"], [512, 256, 3, 3, "int16"], [2, 2], [1, 1], [1, 1], "NCHW", "int16"], {"i": 57, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 8]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", true]]}], "r": [[0.000959693104], 0, 1.6145901679992676, 1577359612.9151275], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 512, 7, 7], "int16"], ["TENSOR", [512, 512, 3, 3], "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 512, 7, 7, "int16"], [512, 512, 3, 3, "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {"i": 392, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0029006128384615384], 0, 4.151829481124878, 1577359618.0463848], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 512, 7, 7], "int16"], ["TENSOR", [512, 512, 3, 3], "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 512, 7, 7, "int16"], [512, 512, 3, 3, "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {"i": 162, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0014875201330425299], 0, 3.71003794670105, 1577359620.4494746], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 512, 7, 7], "int16"], ["TENSOR", [512, 512, 3, 3], "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 512, 7, 7, "int16"], [512, 512, 3, 3, "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {"i": 295, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 512]], ["tile_ow", "sp", [-1, 1]], ["unroll_kw", "ot", false]]}], "r": [[0.0029980720042826555], 0, 4.924822092056274, 1577359623.1688106], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 512, 7, 7], "int16"], ["TENSOR", [512, 512, 3, 3], "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {}, ["conv2d", [1, 512, 7, 7, "int16"], [512, 512, 3, 3, "int16"], [1, 1], [1, 1], [1, 1], "NCHW", "int16"], {"i": 384, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0024780309032716927], 0, 4.704473495483398, 1577359626.2162695], "v": 0.1}
