module wideexpr_00947(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {1{(ctrl[4]?(ctrl[4]?(ctrl[5]?$signed({$signed(1'b0)}):(s1)>>(|(-(u7)))):((ctrl[3]?$signed({3'sb010,s6}):($signed(s2))>>>(s6)))>>>((ctrl[0]?(ctrl[2]?(s2)>>(6'sb110001):(6'sb011100)&(s3)):(5'sb01110)<<<((s5)-(s6))))):-((ctrl[3]?-($signed((s0)>>>(u6))):($signed(+(3'sb110)))<<<(((ctrl[6]?u4:1'b1))-((u3)+(6'b011111))))))}};
  assign y1 = {((ctrl[7]?(1'sb1)>>>(s4):(s4)|(s6)))>>>((ctrl[0]?(-(^((ctrl[0]?s7:-(u4)))))<<<((ctrl[3]?!(((s2)^~(s2))<<<((6'sb010111)<<(4'sb1111))):({2{+(s1)}})|({s7,$unsigned(s1),-(s6),$signed(s4)}))):(ctrl[7]?4'sb1010:($signed(+(s1)))^($signed((-(s5))|(s1)))))),$signed(-(6'sb101000)),$signed({((ctrl[2]?+(((1'sb1)-(2'sb01))^~({2{s0}})):+($signed((ctrl[7]?5'b10100:3'b100)))))<<<((6'sb010111)>>>({1{((4'b1010)&(1'b1))>>({s4,6'sb111011,u6,s4})}}))})};
  assign y2 = $signed(s0);
  assign y3 = ((((ctrl[0]?(ctrl[3]?(6'sb001011)>>>(u5):$signed(s5)):(1'sb1)|(-(3'sb100))))<(((ctrl[3]?(6'sb111001)^~(3'sb011):$signed(6'sb011100)))<<(((s1)>>>(2'sb01))<<((3'sb101)<<<(u7)))))^~(($signed((u0)^~((s7)^(6'b001101))))!=($signed(($signed(5'sb00011))&((ctrl[0]?s7:6'sb010001))))))<=(((ctrl[1]?{4{2'sb01}}:($signed({s6,2'sb11}))<(((s0)|(6'sb111111))>>>(s4))))^(!((+(3'sb110))&((ctrl[3]?s6:s2)))));
  assign y4 = (s5)+((3'sb101)==(4'b1110));
  assign y5 = {4{6'sb011011}};
  assign y6 = 3'b001;
  assign y7 = {2'sb01};
endmodule
