\hypertarget{stm32f4xx__hal__spi_8h}{}\doxysection{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+spi.h File Reference}
\label{stm32f4xx__hal__spi_8h}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_spi.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_spi.h}}


Header file of SPI HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SPI Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SPI handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gaac0006cdf5670741f8702e55d4bf4601}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+NONE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_ga75f5edd4e2a7a95bc9a994244df52460}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+MODF}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gad1163823ec5fa89e4670366565d4ab93}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+CRC}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_ga9587f998fed196a4f30c38f2da731c0f}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+OVR}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gaf03238e57dd0c4d277fef2aa7a083133}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+FRE}}~(0x00000008U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gaaf91992131301e3fc7f2ce62fb011f6c}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+DMA}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_ga777b36b52caf926a384976baf34530a3}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+FLAG}}~(0x00000020U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___error___code_gab7fa15838d5ef9316ed8a0ec1c782fb7}{HAL\+\_\+\+SPI\+\_\+\+ERROR\+\_\+\+ABORT}}~(0x00000040U)
\item 
\#define {\bfseries SPI\+\_\+\+MODE\+\_\+\+SLAVE}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+MODE\+\_\+\+MASTER}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}})
\item 
\#define {\bfseries SPI\+\_\+\+DIRECTION\+\_\+2\+LINES}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+DIRECTION\+\_\+2\+LINES\+\_\+\+RXONLY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}
\item 
\#define {\bfseries SPI\+\_\+\+DIRECTION\+\_\+1\+LINE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}
\item 
\#define {\bfseries SPI\+\_\+\+DATASIZE\+\_\+8\+BIT}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+DATASIZE\+\_\+16\+BIT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\+\_\+\+CR1\+\_\+\+DFF}}
\item 
\#define {\bfseries SPI\+\_\+\+POLARITY\+\_\+\+LOW}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+POLARITY\+\_\+\+HIGH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}
\item 
\#define {\bfseries SPI\+\_\+\+PHASE\+\_\+1\+EDGE}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+PHASE\+\_\+2\+EDGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}
\item 
\#define {\bfseries SPI\+\_\+\+NSS\+\_\+\+SOFT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}
\item 
\#define {\bfseries SPI\+\_\+\+NSS\+\_\+\+HARD\+\_\+\+INPUT}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+NSS\+\_\+\+HARD\+\_\+\+OUTPUT}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}} $<$$<$ 16U)
\item 
\#define {\bfseries SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+2}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+4}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}})
\item 
\#define {\bfseries SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+8}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}})
\item 
\#define {\bfseries SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+16}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}})
\item 
\#define {\bfseries SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+32}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}})
\item 
\#define {\bfseries SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+64}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}})
\item 
\#define {\bfseries SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+128}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}})
\item 
\#define {\bfseries SPI\+\_\+\+BAUDRATEPRESCALER\+\_\+256}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}})
\item 
\#define {\bfseries SPI\+\_\+\+FIRSTBIT\+\_\+\+MSB}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+FIRSTBIT\+\_\+\+LSB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}
\item 
\#define {\bfseries SPI\+\_\+\+TIMODE\+\_\+\+DISABLE}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+TIMODE\+\_\+\+ENABLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}
\item 
\#define {\bfseries SPI\+\_\+\+CRCCALCULATION\+\_\+\+DISABLE}~(0x00000000U)
\item 
\#define {\bfseries SPI\+\_\+\+CRCCALCULATION\+\_\+\+ENABLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}
\item 
\#define {\bfseries SPI\+\_\+\+IT\+\_\+\+TXE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}
\item 
\#define {\bfseries SPI\+\_\+\+IT\+\_\+\+RXNE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}
\item 
\#define {\bfseries SPI\+\_\+\+IT\+\_\+\+ERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}
\item 
\#define {\bfseries SPI\+\_\+\+FLAG\+\_\+\+RXNE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}   /$\ast$ SPI status flag\+: Rx buffer not empty flag       $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+FLAG\+\_\+\+TXE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}    /$\ast$ SPI status flag\+: Tx buffer empty flag           $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+FLAG\+\_\+\+BSY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}    /$\ast$ SPI status flag\+: Busy flag                      $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+FLAG\+\_\+\+CRCERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}} /$\ast$ SPI Error flag\+: CRC error flag                  $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+FLAG\+\_\+\+MODF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}   /$\ast$ SPI Error flag\+: Mode fault flag                 $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+FLAG\+\_\+\+OVR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}    /$\ast$ SPI Error flag\+: Overrun flag                    $\ast$/
\item 
\#define {\bfseries SPI\+\_\+\+FLAG\+\_\+\+FRE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}    /$\ast$ SPI Error flag\+: TI mode frame format error flag $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_p_i___flags__definition_ga1b2ed6861d967c5bc45a7e7c9101d33c}{SPI\+\_\+\+FLAG\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga0d846f9517715960873e854b4a0790b0}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset SPI handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga76064652f6f56d8868720b5541e854f5}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~SET\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified SPI interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga47fa7321c5755bfbff1a7229fbe5b21c}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified SPI interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gabdaab061e4603331a0ec4b9d651df0b5}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI interrupt source is enabled or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gaa0bbe5fb55f93fd277ddb6acf58cec53}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gad1cb4100b67726531ad426d300f4cd26}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+CRCERRFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = (uint16\+\_\+t)($\sim$SPI\+\_\+\+FLAG\+\_\+\+CRCERR))
\begin{DoxyCompactList}\small\item\em Clear the SPI CRCERR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga6c88becbe528c542156bc201622efba2}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+MODFFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the SPI MODF pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gaf6af33b1c5d334b9fe7bb778c5b6442e}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+OVRFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the SPI OVR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga7ff182f5cf6c731318c882351d6d7ac2}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+CLEAR\+\_\+\+FREFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the SPI FRE pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_ga16d2d73c2b16004499ae8d492e71fd4e}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~SET\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}})
\begin{DoxyCompactList}\small\item\em Enable the SPI peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___macros_gaa10d88f87d16de53bd81dfb33bd56959}{\+\_\+\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}})
\begin{DoxyCompactList}\small\item\em Disable the SPI peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gae3b2eb5e818e58b66474d42dedac5523}{SPI\+\_\+1\+LINE\+\_\+\+TX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~SET\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}})
\begin{DoxyCompactList}\small\item\em Set the SPI transmit-\/only mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gaa8d58cef91c1874d5a4dde4014cf6269}{SPI\+\_\+1\+LINE\+\_\+\+RX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}})
\begin{DoxyCompactList}\small\item\em Set the SPI receive-\/only mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gab120a0085b72939e7d19c4f6b3381a99}{SPI\+\_\+\+RESET\+\_\+\+CRC}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset the CRC calculation of the SPI. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gae9c6be610681f2142fb012de95e6e59d}{SPI\+\_\+\+CHECK\+\_\+\+FLAG}}(\+\_\+\+\_\+\+SR\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+SR\+\_\+\+\_\+) \& ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& SPI\+\_\+\+FLAG\+\_\+\+MASK)) == ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& SPI\+\_\+\+FLAG\+\_\+\+MASK)) ? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga8ab087388d8930531498165ac8f066a2}{SPI\+\_\+\+CHECK\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+CR2\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+CR2\+\_\+\+\_\+) \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) ? SET \+: RESET)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI Interrupt is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga3dd95189a3729f12ca354b757519ca01}{IS\+\_\+\+SPI\+\_\+\+MODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga6c66285d42fc3baf5ecaceadb54ee42a}{IS\+\_\+\+SPI\+\_\+\+DIRECTION}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Direction Mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gaff84471ab30ddd79cefd0c43dfe628c8}{IS\+\_\+\+SPI\+\_\+\+DIRECTION\+\_\+2\+LINES}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+MODE\+\_\+\+\_\+) == SPI\+\_\+\+DIRECTION\+\_\+2\+LINES)
\begin{DoxyCompactList}\small\item\em Checks if SPI Direction Mode parameter is 2 lines. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga525d9decc1251ec9037bd3c66c0e3a8c}{IS\+\_\+\+SPI\+\_\+\+DIRECTION\+\_\+2\+LINES\+\_\+\+OR\+\_\+1\+LINE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Direction Mode parameter is 1 or 2 lines. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gac04b1218a162772dca3854aa3a441856}{IS\+\_\+\+SPI\+\_\+\+DATASIZE}}(\+\_\+\+\_\+\+DATASIZE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Data Size parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gad60cb1a9c1e1f89e8e9740a0ca734443}{IS\+\_\+\+SPI\+\_\+\+CPOL}}(\+\_\+\+\_\+\+CPOL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Serial clock steady state parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gaf5ed92fbe83dada8ebcce64c04ef0f72}{IS\+\_\+\+SPI\+\_\+\+CPHA}}(\+\_\+\+\_\+\+CPHA\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Clock Phase parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga7e90530e595a47ab465e3e222014f5e3}{IS\+\_\+\+SPI\+\_\+\+NSS}}(\+\_\+\+\_\+\+NSS\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Slave Select parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gad15d5bdc7ac1698d1956a25b200e1f25}{IS\+\_\+\+SPI\+\_\+\+BAUDRATE\+\_\+\+PRESCALER}}(\+\_\+\+\_\+\+PRESCALER\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI Baudrate prescaler parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga780c503aa8adae30dea1f034ac500d7f}{IS\+\_\+\+SPI\+\_\+\+FIRST\+\_\+\+BIT}}(\+\_\+\+\_\+\+BIT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI MSB LSB transmission parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga8e3c348af57cf973277018958fccfed9}{IS\+\_\+\+SPI\+\_\+\+TIMODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI TI mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga5416429a2e9024b142c972eacb1fd021}{IS\+\_\+\+SPI\+\_\+\+CRC\+\_\+\+CALCULATION}}(\+\_\+\+\_\+\+CALCULATION\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if SPI CRC calculation enabled state is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_ga1b4b6bb5771cb0070af660d169d4ef09}{IS\+\_\+\+SPI\+\_\+\+CRC\+\_\+\+POLYNOMIAL}}(\+\_\+\+\_\+\+POLYNOMIAL\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+POLYNOMIAL\+\_\+\+\_\+) $>$= 0x1U) \&\& ((\+\_\+\+\_\+\+POLYNOMIAL\+\_\+\+\_\+) $<$= 0x\+FFFFU) \&\& (((\+\_\+\+\_\+\+POLYNOMIAL\+\_\+\+\_\+)\&0x1U) != 0U))
\begin{DoxyCompactList}\small\item\em Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_p_i___private___macros_gae54950bcff11d9165b99957cf8746ae4}{IS\+\_\+\+SPI\+\_\+\+DMA\+\_\+\+HANDLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+) != NULL)
\begin{DoxyCompactList}\small\item\em Checks if DMA handle is valid. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}} {\bfseries SPI\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em SPI handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+RESET}} = 0x00U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+READY}} = 0x01U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX}} = 0x03U
, \newline
\mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX}} = 0x04U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+RX}} = 0x05U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a3cba266d2346abe3b62fa0acccab4711}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+ERROR}} = 0x06U
, \mbox{\hyperlink{group___s_p_i___exported___types_gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782}{HAL\+\_\+\+SPI\+\_\+\+STATE\+\_\+\+ABORT}} = 0x07U
 \}
\begin{DoxyCompactList}\small\item\em HAL SPI State structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Init} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+De\+Init} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group1_ga17f583be14b22caffa6c4e56dcd035ef}{HAL\+\_\+\+SPI\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions___group1_gabadc4d4974af1afd943e8d13589068e1}{HAL\+\_\+\+SPI\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Transmit} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Receive} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Transmit\+Receive} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Transmit\+\_\+\+IT} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Receive\+\_\+\+IT} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Transmit\+Receive\+\_\+\+IT} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Transmit\+\_\+\+DMA} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Receive\+\_\+\+DMA} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Transmit\+Receive\+\_\+\+DMA} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi, uint8\+\_\+t $\ast$p\+Tx\+Data, uint8\+\_\+t $\ast$p\+Rx\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+DMAPause} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+DMAResume} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+DMAStop} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Abort} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Abort\+\_\+\+IT} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void {\bfseries HAL\+\_\+\+SPI\+\_\+\+IRQHandler} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void {\bfseries HAL\+\_\+\+SPI\+\_\+\+Tx\+Cplt\+Callback} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void {\bfseries HAL\+\_\+\+SPI\+\_\+\+Rx\+Cplt\+Callback} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void {\bfseries HAL\+\_\+\+SPI\+\_\+\+Tx\+Rx\+Cplt\+Callback} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void {\bfseries HAL\+\_\+\+SPI\+\_\+\+Tx\+Half\+Cplt\+Callback} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void {\bfseries HAL\+\_\+\+SPI\+\_\+\+Rx\+Half\+Cplt\+Callback} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void {\bfseries HAL\+\_\+\+SPI\+\_\+\+Tx\+Rx\+Half\+Cplt\+Callback} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void {\bfseries HAL\+\_\+\+SPI\+\_\+\+Error\+Callback} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
void {\bfseries HAL\+\_\+\+SPI\+\_\+\+Abort\+Cplt\+Callback} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
\mbox{\hyperlink{group___s_p_i___exported___types_ga8891cb64e76198a860172d94c638c9b4}{HAL\+\_\+\+SPI\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+SPI\+\_\+\+Get\+State} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+SPI\+\_\+\+Get\+Error} (\mbox{\hyperlink{group___s_p_i___exported___types_gab633e49dd034de2f3a1fe79853d78d18}{SPI\+\_\+\+Handle\+Type\+Def}} $\ast$hspi)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of SPI HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 