(edif VGA_top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 1 15 22 15 42)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure VGA_top.ngc VGA_top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell DSP48A1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CECARRYIN
              (direction INPUT)
            )
            (port RSTC
              (direction INPUT)
            )
            (port RSTCARRYIN
              (direction INPUT)
            )
            (port CED
              (direction INPUT)
            )
            (port RSTD
              (direction INPUT)
            )
            (port CEOPMODE
              (direction INPUT)
            )
            (port CEC
              (direction INPUT)
            )
            (port CARRYOUTF
              (direction OUTPUT)
            )
            (port RSTOPMODE
              (direction INPUT)
            )
            (port RSTM
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CEM
              (direction INPUT)
            )
            (port CEB
              (direction INPUT)
            )
            (port CARRYIN
              (direction INPUT)
            )
            (port CEP
              (direction INPUT)
            )
            (port CEA
              (direction INPUT)
            )
            (port CARRYOUT
              (direction OUTPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port RSTP
              (direction INPUT)
            )
            (port (rename B_17_ "B<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename B_16_ "B<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename B_15_ "B<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename B_14_ "B<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename B_13_ "B<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename B_12_ "B<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename B_11_ "B<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename B_10_ "B<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename B_9_ "B<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename B_8_ "B<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename B_7_ "B<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename B_6_ "B<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename B_5_ "B<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename B_4_ "B<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename B_3_ "B<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename B_2_ "B<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename B_1_ "B<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename B_0_ "B<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "B<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename BCOUT_17_ "BCOUT<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename BCOUT_16_ "BCOUT<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename BCOUT_15_ "BCOUT<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename BCOUT_14_ "BCOUT<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename BCOUT_13_ "BCOUT<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename BCOUT_12_ "BCOUT<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename BCOUT_11_ "BCOUT<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename BCOUT_10_ "BCOUT<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename BCOUT_9_ "BCOUT<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename BCOUT_8_ "BCOUT<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename BCOUT_7_ "BCOUT<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename BCOUT_6_ "BCOUT<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename BCOUT_5_ "BCOUT<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename BCOUT_4_ "BCOUT<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename BCOUT_3_ "BCOUT<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename BCOUT_2_ "BCOUT<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename BCOUT_1_ "BCOUT<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename BCOUT_0_ "BCOUT<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "BCOUT<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename PCIN_47_ "PCIN<47>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PCIN_46_ "PCIN<46>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PCIN_45_ "PCIN<45>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PCIN_44_ "PCIN<44>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename PCIN_43_ "PCIN<43>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename PCIN_42_ "PCIN<42>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename PCIN_41_ "PCIN<41>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename PCIN_40_ "PCIN<40>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PCIN_39_ "PCIN<39>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename PCIN_38_ "PCIN<38>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename PCIN_37_ "PCIN<37>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename PCIN_36_ "PCIN<36>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename PCIN_35_ "PCIN<35>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename PCIN_34_ "PCIN<34>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename PCIN_33_ "PCIN<33>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename PCIN_32_ "PCIN<32>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename PCIN_31_ "PCIN<31>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename PCIN_30_ "PCIN<30>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename PCIN_29_ "PCIN<29>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename PCIN_28_ "PCIN<28>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename PCIN_27_ "PCIN<27>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename PCIN_26_ "PCIN<26>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename PCIN_25_ "PCIN<25>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename PCIN_24_ "PCIN<24>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename PCIN_23_ "PCIN<23>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename PCIN_22_ "PCIN<22>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename PCIN_21_ "PCIN<21>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename PCIN_20_ "PCIN<20>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename PCIN_19_ "PCIN<19>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename PCIN_18_ "PCIN<18>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename PCIN_17_ "PCIN<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename PCIN_16_ "PCIN<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename PCIN_15_ "PCIN<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename PCIN_14_ "PCIN<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename PCIN_13_ "PCIN<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename PCIN_12_ "PCIN<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename PCIN_11_ "PCIN<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename PCIN_10_ "PCIN<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename PCIN_9_ "PCIN<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename PCIN_8_ "PCIN<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename PCIN_7_ "PCIN<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename PCIN_6_ "PCIN<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename PCIN_5_ "PCIN<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename PCIN_4_ "PCIN<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename PCIN_3_ "PCIN<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename PCIN_2_ "PCIN<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename PCIN_1_ "PCIN<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename PCIN_0_ "PCIN<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PCIN<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename C_47_ "C<47>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename C_46_ "C<46>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename C_45_ "C<45>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename C_44_ "C<44>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename C_43_ "C<43>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename C_42_ "C<42>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename C_41_ "C<41>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename C_40_ "C<40>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename C_39_ "C<39>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename C_38_ "C<38>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename C_37_ "C<37>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename C_36_ "C<36>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename C_35_ "C<35>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename C_34_ "C<34>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename C_33_ "C<33>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename C_32_ "C<32>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename C_31_ "C<31>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename C_30_ "C<30>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename C_29_ "C<29>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename C_28_ "C<28>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename C_27_ "C<27>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename C_26_ "C<26>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename C_25_ "C<25>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename C_24_ "C<24>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename C_23_ "C<23>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename C_22_ "C<22>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename C_21_ "C<21>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename C_20_ "C<20>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename C_19_ "C<19>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename C_18_ "C<18>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename C_17_ "C<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename C_16_ "C<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename C_15_ "C<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename C_14_ "C<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename C_13_ "C<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename C_12_ "C<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename C_11_ "C<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename C_10_ "C<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename C_9_ "C<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename C_8_ "C<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename C_7_ "C<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename C_6_ "C<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename C_5_ "C<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename C_4_ "C<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename C_3_ "C<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename C_2_ "C<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename C_1_ "C<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename C_0_ "C<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "C<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename P_47_ "P<47>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename P_46_ "P<46>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename P_45_ "P<45>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename P_44_ "P<44>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename P_43_ "P<43>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename P_42_ "P<42>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename P_41_ "P<41>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename P_40_ "P<40>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename P_39_ "P<39>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename P_38_ "P<38>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename P_37_ "P<37>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename P_36_ "P<36>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename P_35_ "P<35>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename P_34_ "P<34>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename P_33_ "P<33>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename P_32_ "P<32>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename P_31_ "P<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename P_30_ "P<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename P_29_ "P<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename P_28_ "P<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename P_27_ "P<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename P_26_ "P<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename P_25_ "P<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename P_24_ "P<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename P_23_ "P<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename P_22_ "P<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename P_21_ "P<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename P_20_ "P<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename P_19_ "P<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename P_18_ "P<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename P_17_ "P<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename P_16_ "P<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename P_15_ "P<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename P_14_ "P<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename P_13_ "P<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename P_12_ "P<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename P_11_ "P<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename P_10_ "P<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename P_9_ "P<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename P_8_ "P<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename P_7_ "P<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename P_6_ "P<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename P_5_ "P<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename P_4_ "P<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename P_3_ "P<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename P_2_ "P<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename P_1_ "P<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename P_0_ "P<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "P<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename OPMODE_7_ "OPMODE<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename OPMODE_6_ "OPMODE<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename OPMODE_5_ "OPMODE<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename OPMODE_4_ "OPMODE<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename OPMODE_3_ "OPMODE<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename OPMODE_2_ "OPMODE<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename OPMODE_1_ "OPMODE<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename OPMODE_0_ "OPMODE<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "OPMODE<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename D_17_ "D<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename D_16_ "D<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename D_15_ "D<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename D_14_ "D<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename D_13_ "D<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename D_12_ "D<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename D_11_ "D<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename D_10_ "D<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename D_9_ "D<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename D_8_ "D<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename D_7_ "D<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename D_6_ "D<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename D_5_ "D<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename D_4_ "D<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename D_3_ "D<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename D_2_ "D<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename D_1_ "D<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename D_0_ "D<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "D<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename PCOUT_47_ "PCOUT<47>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PCOUT_46_ "PCOUT<46>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PCOUT_45_ "PCOUT<45>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PCOUT_44_ "PCOUT<44>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename PCOUT_43_ "PCOUT<43>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename PCOUT_42_ "PCOUT<42>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename PCOUT_41_ "PCOUT<41>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename PCOUT_40_ "PCOUT<40>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PCOUT_39_ "PCOUT<39>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename PCOUT_38_ "PCOUT<38>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename PCOUT_37_ "PCOUT<37>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename PCOUT_36_ "PCOUT<36>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename PCOUT_35_ "PCOUT<35>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename PCOUT_34_ "PCOUT<34>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename PCOUT_33_ "PCOUT<33>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename PCOUT_32_ "PCOUT<32>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename PCOUT_31_ "PCOUT<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename PCOUT_30_ "PCOUT<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename PCOUT_29_ "PCOUT<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename PCOUT_28_ "PCOUT<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename PCOUT_27_ "PCOUT<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename PCOUT_26_ "PCOUT<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename PCOUT_25_ "PCOUT<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename PCOUT_24_ "PCOUT<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename PCOUT_23_ "PCOUT<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename PCOUT_22_ "PCOUT<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename PCOUT_21_ "PCOUT<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename PCOUT_20_ "PCOUT<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename PCOUT_19_ "PCOUT<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename PCOUT_18_ "PCOUT<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename PCOUT_17_ "PCOUT<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename PCOUT_16_ "PCOUT<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename PCOUT_15_ "PCOUT<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename PCOUT_14_ "PCOUT<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename PCOUT_13_ "PCOUT<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename PCOUT_12_ "PCOUT<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename PCOUT_11_ "PCOUT<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename PCOUT_10_ "PCOUT<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename PCOUT_9_ "PCOUT<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename PCOUT_8_ "PCOUT<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename PCOUT_7_ "PCOUT<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename PCOUT_6_ "PCOUT<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename PCOUT_5_ "PCOUT<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename PCOUT_4_ "PCOUT<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename PCOUT_3_ "PCOUT<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename PCOUT_2_ "PCOUT<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename PCOUT_1_ "PCOUT<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename PCOUT_0_ "PCOUT<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PCOUT<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename A_17_ "A<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename A_16_ "A<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename A_15_ "A<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename A_14_ "A<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename A_13_ "A<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename A_12_ "A<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename A_11_ "A<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename A_10_ "A<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename A_9_ "A<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename A_8_ "A<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename A_7_ "A<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename A_6_ "A<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename A_5_ "A<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename A_4_ "A<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename A_3_ "A<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename A_2_ "A<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename A_1_ "A<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename A_0_ "A<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "A<17:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename M_35_ "M<35>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename M_34_ "M<34>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename M_33_ "M<33>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename M_32_ "M<32>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename M_31_ "M<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename M_30_ "M<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename M_29_ "M<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename M_28_ "M<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename M_27_ "M<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename M_26_ "M<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename M_25_ "M<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename M_24_ "M<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename M_23_ "M<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename M_22_ "M<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename M_21_ "M<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename M_20_ "M<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename M_19_ "M<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename M_18_ "M<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename M_17_ "M<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename M_16_ "M<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename M_15_ "M<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename M_14_ "M<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename M_13_ "M<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename M_12_ "M<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename M_11_ "M<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename M_10_ "M<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename M_9_ "M<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename M_8_ "M<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename M_7_ "M<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename M_6_ "M<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename M_5_ "M<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename M_4_ "M<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename M_3_ "M<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename M_2_ "M<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename M_1_ "M<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename M_0_ "M<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "M<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell PLL_BASE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library VGA_top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell RAM_2048x8
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<10:0>") 11)
              (direction INPUT))
            (port (array (rename douta "douta<7:0>") 8)
              (direction OUTPUT))
          )
      )
    )
    (cell RAM_8192x8
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port clkb
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<12:0>") 13)
              (direction INPUT))
            (port (array (rename dina "dina<7:0>") 8)
              (direction INPUT))
            (port (array (rename addrb "addrb<12:0>") 13)
              (direction INPUT))
            (port (array (rename doutb "doutb<7:0>") 8)
              (direction OUTPUT))
          )
      )
    )
    (cell VGA_top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port button
              (direction INPUT)
            )
            (port hSync
              (direction OUTPUT)
            )
            (port vSync
              (direction OUTPUT)
            )
            (port (array (rename switch "switch<7:0>") 8)
              (direction INPUT))
            (port (array (rename data "data<7:0>") 8)
              (direction OUTPUT))
            (designator "xc6slx9-2-csg324")
            (property TYPE (string "VGA_top") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:switch<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:data<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "DCM,clk_wiz_v3_6,{component_name=DCM,use_phase_alignment=false,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,feedback_source=FDBK_AUTO,primtype_sel=PLL_BASE,num_out_clk=3,clkin1_period=10.0,clkin2_period=10.0,use_power_down=false,use_reset=false,use_locked=false,use_inclk_stopped=false,use_status=false,use_freeze=false,use_clk_valid=false,feedback_type=SINGLE,clock_mgr_type=AUTO,manual_override=false}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "VGA_top_VGA_top") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance s_color_0
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance s_color_1
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance s_color_2
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance s_color_3
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance s_color_4
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance s_color_5
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance s_color_6
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance s_color_7
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyDCM_clkout3_buf "MyDCM/clkout3_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename MyDCM_clkout2_buf "MyDCM/clkout2_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename MyDCM_clkout1_buf "MyDCM/clkout1_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename MyDCM_clkin1_buf "MyDCM/clkin1_buf")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_3_renamed_0 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_4_renamed_1 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_31_renamed_2 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_41_renamed_3 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_32_renamed_4 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_32")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_42_renamed_5 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_42")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_33_renamed_6 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_33")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_43_renamed_7 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_43")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_34_renamed_8 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_34")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_44_renamed_9 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_44")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_35_renamed_10 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_35")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_45_renamed_11 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_45")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_36_renamed_12 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_36")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_46_renamed_13 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_46")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_37_renamed_14 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_37")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_47_renamed_15 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_47")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0FF00CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_10__ "MyVGA/Mcount_s_column_counter_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_9__ "MyVGA/Mcount_s_column_counter_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_9__ "MyVGA/Mcount_s_column_counter_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_8__ "MyVGA/Mcount_s_column_counter_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_8__ "MyVGA/Mcount_s_column_counter_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_7__ "MyVGA/Mcount_s_column_counter_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_7__ "MyVGA/Mcount_s_column_counter_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_6__ "MyVGA/Mcount_s_column_counter_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_6__ "MyVGA/Mcount_s_column_counter_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_5__ "MyVGA/Mcount_s_column_counter_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_5__ "MyVGA/Mcount_s_column_counter_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_4__ "MyVGA/Mcount_s_column_counter_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_4__ "MyVGA/Mcount_s_column_counter_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_3__ "MyVGA/Mcount_s_column_counter_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_3__ "MyVGA/Mcount_s_column_counter_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_2__ "MyVGA/Mcount_s_column_counter_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_2__ "MyVGA/Mcount_s_column_counter_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_1__ "MyVGA/Mcount_s_column_counter_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_1__ "MyVGA/Mcount_s_column_counter_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_0__ "MyVGA/Mcount_s_column_counter_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_0__ "MyVGA/Mcount_s_column_counter_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_9__ "MyVGA/Mcount_s_row_counter_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_8__ "MyVGA/Mcount_s_row_counter_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_8__ "MyVGA/Mcount_s_row_counter_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_7__ "MyVGA/Mcount_s_row_counter_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_7__ "MyVGA/Mcount_s_row_counter_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_6__ "MyVGA/Mcount_s_row_counter_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_6__ "MyVGA/Mcount_s_row_counter_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_5__ "MyVGA/Mcount_s_row_counter_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_5__ "MyVGA/Mcount_s_row_counter_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_4__ "MyVGA/Mcount_s_row_counter_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_4__ "MyVGA/Mcount_s_row_counter_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_3__ "MyVGA/Mcount_s_row_counter_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_3__ "MyVGA/Mcount_s_row_counter_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_2__ "MyVGA/Mcount_s_row_counter_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_2__ "MyVGA/Mcount_s_row_counter_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_1__ "MyVGA/Mcount_s_row_counter_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_1__ "MyVGA/Mcount_s_row_counter_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_0__ "MyVGA/Mcount_s_row_counter_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_0__ "MyVGA/Mcount_s_row_counter_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_9 "MyVGA/s_row_counter_9")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_8 "MyVGA/s_row_counter_8")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_7 "MyVGA/s_row_counter_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_6 "MyVGA/s_row_counter_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_5 "MyVGA/s_row_counter_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_4 "MyVGA/s_row_counter_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_3 "MyVGA/s_row_counter_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_2 "MyVGA/s_row_counter_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_1 "MyVGA/s_row_counter_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_row_counter_0 "MyVGA/s_row_counter_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_10 "MyVGA/s_column_counter_10")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_9 "MyVGA/s_column_counter_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_8 "MyVGA/s_column_counter_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_7 "MyVGA/s_column_counter_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_6 "MyVGA/s_column_counter_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_5 "MyVGA/s_column_counter_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_4 "MyVGA/s_column_counter_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_3 "MyVGA/s_column_counter_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_2 "MyVGA/s_column_counter_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_1 "MyVGA/s_column_counter_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_0 "MyVGA/s_column_counter_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Maddsub_n0082 "MyVGA/Maddsub_n0082")
              (viewRef view_1 (cellRef DSP48A1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:OPMODE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:OUTPUT:BCOUT<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:OUTPUT:PCOUT<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:INPUT:PCIN<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:BCIN<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:B<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:INPUT:C<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:OUTPUT:P<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:D<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "18:INPUT:A<17:0>") (owner "Xilinx"))
              (property BUS_INFO (string "36:OUTPUT:M<35:0>") (owner "Xilinx"))
              (property A0REG (integer 0) (owner "Xilinx"))
              (property A1REG (integer 0) (owner "Xilinx"))
              (property B0REG (integer 0) (owner "Xilinx"))
              (property B1REG (integer 0) (owner "Xilinx"))
              (property DREG (integer 0) (owner "Xilinx"))
              (property MREG (integer 0) (owner "Xilinx"))
              (property PREG (integer 0) (owner "Xilinx"))
              (property CREG (integer 1) (owner "Xilinx"))
              (property OPMODEREG (integer 0) (owner "Xilinx"))
              (property CARRYINREG (integer 0) (owner "Xilinx"))
              (property CARRYOUTREG (integer 0) (owner "Xilinx"))
              (property CARRYINSEL (string "OPMODE5") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
            )
            (instance (rename MyVGA__n00842 "MyVGA/_n00842")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0040000000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA__n008411 "MyVGA/_n008411")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200000000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_30_OUT11 "MyVGA/Mmux_color[7]_color[7]_mux_30_OUT11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___MyVGA/Mmux_color[7]_color[7]_mux_30_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_30_OUT21 "MyVGA/Mmux_color[7]_color[7]_mux_30_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___MyVGA/Mmux_color[7]_color[7]_mux_30_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_30_OUT31 "MyVGA/Mmux_color[7]_color[7]_mux_30_OUT31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___MyVGA/Mmux_color[7]_color[7]_mux_30_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_30_OUT41 "MyVGA/Mmux_color[7]_color[7]_mux_30_OUT41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___MyVGA/Mmux_color[7]_color[7]_mux_30_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_30_OUT51 "MyVGA/Mmux_color[7]_color[7]_mux_30_OUT51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___MyVGA/Mmux_color[7]_color[7]_mux_30_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_30_OUT61 "MyVGA/Mmux_color[7]_color[7]_mux_30_OUT61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___MyVGA/Mmux_color[7]_color[7]_mux_30_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_30_OUT71 "MyVGA/Mmux_color[7]_color[7]_mux_30_OUT71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___MyVGA/Mmux_color[7]_color[7]_mux_30_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_30_OUT81 "MyVGA/Mmux_color[7]_color[7]_mux_30_OUT81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___MyVGA/Mmux_color[7]_color[7]_mux_30_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_26_OUT11 "MyVGA/Mmux_color[7]_color[7]_mux_26_OUT11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___MyVGA/Mmux_color[7]_color[7]_mux_26_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_26_OUT21 "MyVGA/Mmux_color[7]_color[7]_mux_26_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___MyVGA/Mmux_color[7]_color[7]_mux_26_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_26_OUT31 "MyVGA/Mmux_color[7]_color[7]_mux_26_OUT31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___MyVGA/Mmux_color[7]_color[7]_mux_26_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_26_OUT41 "MyVGA/Mmux_color[7]_color[7]_mux_26_OUT41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___MyVGA/Mmux_color[7]_color[7]_mux_26_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_26_OUT51 "MyVGA/Mmux_color[7]_color[7]_mux_26_OUT51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___MyVGA/Mmux_color[7]_color[7]_mux_26_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_26_OUT61 "MyVGA/Mmux_color[7]_color[7]_mux_26_OUT61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___MyVGA/Mmux_color[7]_color[7]_mux_26_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_26_OUT71 "MyVGA/Mmux_color[7]_color[7]_mux_26_OUT71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___MyVGA/Mmux_color[7]_color[7]_mux_26_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_26_OUT81 "MyVGA/Mmux_color[7]_color[7]_mux_26_OUT81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___MyVGA/Mmux_color[7]_color[7]_mux_26_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_24_OUT11 "MyVGA/Mmux_color[7]_color[7]_mux_24_OUT11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___MyVGA/Mmux_color[7]_color[7]_mux_24_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_24_OUT21 "MyVGA/Mmux_color[7]_color[7]_mux_24_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___MyVGA/Mmux_color[7]_color[7]_mux_24_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_24_OUT31 "MyVGA/Mmux_color[7]_color[7]_mux_24_OUT31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___MyVGA/Mmux_color[7]_color[7]_mux_24_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_24_OUT41 "MyVGA/Mmux_color[7]_color[7]_mux_24_OUT41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___MyVGA/Mmux_color[7]_color[7]_mux_24_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_24_OUT51 "MyVGA/Mmux_color[7]_color[7]_mux_24_OUT51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___MyVGA/Mmux_color[7]_color[7]_mux_24_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_24_OUT61 "MyVGA/Mmux_color[7]_color[7]_mux_24_OUT61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___MyVGA/Mmux_color[7]_color[7]_mux_24_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_24_OUT71 "MyVGA/Mmux_color[7]_color[7]_mux_24_OUT71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___MyVGA/Mmux_color[7]_color[7]_mux_24_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_24_OUT81 "MyVGA/Mmux_color[7]_color[7]_mux_24_OUT81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___MyVGA/Mmux_color[7]_color[7]_mux_24_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_28_OUT11 "MyVGA/Mmux_color[7]_color[7]_mux_28_OUT11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___MyVGA/Mmux_color[7]_color[7]_mux_28_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_28_OUT21 "MyVGA/Mmux_color[7]_color[7]_mux_28_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___MyVGA/Mmux_color[7]_color[7]_mux_28_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_28_OUT31 "MyVGA/Mmux_color[7]_color[7]_mux_28_OUT31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___MyVGA/Mmux_color[7]_color[7]_mux_28_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_28_OUT41 "MyVGA/Mmux_color[7]_color[7]_mux_28_OUT41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___MyVGA/Mmux_color[7]_color[7]_mux_28_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_28_OUT51 "MyVGA/Mmux_color[7]_color[7]_mux_28_OUT51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___MyVGA/Mmux_color[7]_color[7]_mux_28_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_28_OUT61 "MyVGA/Mmux_color[7]_color[7]_mux_28_OUT61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___MyVGA/Mmux_color[7]_color[7]_mux_28_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_28_OUT71 "MyVGA/Mmux_color[7]_color[7]_mux_28_OUT71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___MyVGA/Mmux_color[7]_color[7]_mux_28_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_28_OUT81 "MyVGA/Mmux_color[7]_color[7]_mux_28_OUT81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___MyVGA/Mmux_color[7]_color[7]_mux_28_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_22_OUT11 "MyVGA/Mmux_color[7]_color[7]_mux_22_OUT11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___MyVGA/Mmux_color[7]_color[7]_mux_22_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_22_OUT21 "MyVGA/Mmux_color[7]_color[7]_mux_22_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___MyVGA/Mmux_color[7]_color[7]_mux_22_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_22_OUT31 "MyVGA/Mmux_color[7]_color[7]_mux_22_OUT31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___MyVGA/Mmux_color[7]_color[7]_mux_22_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_22_OUT41 "MyVGA/Mmux_color[7]_color[7]_mux_22_OUT41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___MyVGA/Mmux_color[7]_color[7]_mux_22_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_22_OUT51 "MyVGA/Mmux_color[7]_color[7]_mux_22_OUT51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___MyVGA/Mmux_color[7]_color[7]_mux_22_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_22_OUT61 "MyVGA/Mmux_color[7]_color[7]_mux_22_OUT61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___MyVGA/Mmux_color[7]_color[7]_mux_22_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_22_OUT71 "MyVGA/Mmux_color[7]_color[7]_mux_22_OUT71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___MyVGA/Mmux_color[7]_color[7]_mux_22_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_22_OUT81 "MyVGA/Mmux_color[7]_color[7]_mux_22_OUT81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___MyVGA/Mmux_color[7]_color[7]_mux_22_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_20_OUT11 "MyVGA/Mmux_color[7]_color[7]_mux_20_OUT11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___MyVGA/Mmux_color[7]_color[7]_mux_20_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_20_OUT21 "MyVGA/Mmux_color[7]_color[7]_mux_20_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___MyVGA/Mmux_color[7]_color[7]_mux_20_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_20_OUT31 "MyVGA/Mmux_color[7]_color[7]_mux_20_OUT31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___MyVGA/Mmux_color[7]_color[7]_mux_20_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_20_OUT41 "MyVGA/Mmux_color[7]_color[7]_mux_20_OUT41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___MyVGA/Mmux_color[7]_color[7]_mux_20_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_20_OUT51 "MyVGA/Mmux_color[7]_color[7]_mux_20_OUT51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___MyVGA/Mmux_color[7]_color[7]_mux_20_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_20_OUT61 "MyVGA/Mmux_color[7]_color[7]_mux_20_OUT61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___MyVGA/Mmux_color[7]_color[7]_mux_20_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_20_OUT71 "MyVGA/Mmux_color[7]_color[7]_mux_20_OUT71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___MyVGA/Mmux_color[7]_color[7]_mux_20_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_20_OUT81 "MyVGA/Mmux_color[7]_color[7]_mux_20_OUT81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___MyVGA/Mmux_color[7]_color[7]_mux_20_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_18_OUT11 "MyVGA/Mmux_color[7]_color[7]_mux_18_OUT11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___MyVGA/Mmux_color[7]_color[7]_mux_18_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_18_OUT21 "MyVGA/Mmux_color[7]_color[7]_mux_18_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___MyVGA/Mmux_color[7]_color[7]_mux_18_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_18_OUT31 "MyVGA/Mmux_color[7]_color[7]_mux_18_OUT31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___MyVGA/Mmux_color[7]_color[7]_mux_18_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_18_OUT41 "MyVGA/Mmux_color[7]_color[7]_mux_18_OUT41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___MyVGA/Mmux_color[7]_color[7]_mux_18_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_18_OUT51 "MyVGA/Mmux_color[7]_color[7]_mux_18_OUT51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___MyVGA/Mmux_color[7]_color[7]_mux_18_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_18_OUT61 "MyVGA/Mmux_color[7]_color[7]_mux_18_OUT61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___MyVGA/Mmux_color[7]_color[7]_mux_18_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_18_OUT71 "MyVGA/Mmux_color[7]_color[7]_mux_18_OUT71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___MyVGA/Mmux_color[7]_color[7]_mux_18_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_18_OUT81 "MyVGA/Mmux_color[7]_color[7]_mux_18_OUT81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___MyVGA/Mmux_color[7]_color[7]_mux_18_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_16_OUT11 "MyVGA/Mmux_color[7]_color[7]_mux_16_OUT11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___MyVGA/Mmux_color[7]_color[7]_mux_16_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_16_OUT21 "MyVGA/Mmux_color[7]_color[7]_mux_16_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___MyVGA/Mmux_color[7]_color[7]_mux_16_OUT11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_16_OUT31 "MyVGA/Mmux_color[7]_color[7]_mux_16_OUT31")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___MyVGA/Mmux_color[7]_color[7]_mux_16_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_16_OUT41 "MyVGA/Mmux_color[7]_color[7]_mux_16_OUT41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___MyVGA/Mmux_color[7]_color[7]_mux_16_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_16_OUT51 "MyVGA/Mmux_color[7]_color[7]_mux_16_OUT51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___MyVGA/Mmux_color[7]_color[7]_mux_16_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_16_OUT61 "MyVGA/Mmux_color[7]_color[7]_mux_16_OUT61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___MyVGA/Mmux_color[7]_color[7]_mux_16_OUT51") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_16_OUT71 "MyVGA/Mmux_color[7]_color[7]_mux_16_OUT71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___MyVGA/Mmux_color[7]_color[7]_mux_16_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_color_7__color_7__mux_16_OUT81 "MyVGA/Mmux_color[7]_color[7]_mux_16_OUT81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___MyVGA/Mmux_color[7]_color[7]_mux_16_OUT71") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename MyVGA__n0087_SW0 "MyVGA/_n0087_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFDF") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_renamed_16 "MyVGA/s_column_counter[10]_s_row_counter[9]_AND_5_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1313131313131333") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_renamed_17 "MyVGA/s_column_counter[10]_s_row_counter[9]_AND_5_o2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001010111111111") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__SW0 "MyVGA/s_column_counter[10]_PWR_11_o_equal_2_o<10>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F7FFFFFFFFFFFFFF") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__ "MyVGA/s_column_counter[10]_PWR_11_o_equal_2_o<10>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000100") (owner "Xilinx"))
            )
            (instance (rename switch_7_IBUF_renamed_18 "switch_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_6_IBUF_renamed_19 "switch_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_5_IBUF_renamed_20 "switch_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_4_IBUF_renamed_21 "switch_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_3_IBUF_renamed_22 "switch_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_2_IBUF_renamed_23 "switch_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_1_IBUF_renamed_24 "switch_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_0_IBUF_renamed_25 "switch_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename button_IBUF_renamed_26 "button_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance data_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance hSync_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance vSync_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_9__rt_renamed_27 "MyVGA/Mcount_s_column_counter_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_8__rt_renamed_28 "MyVGA/Mcount_s_column_counter_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_7__rt_renamed_29 "MyVGA/Mcount_s_column_counter_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_6__rt_renamed_30 "MyVGA/Mcount_s_column_counter_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_5__rt_renamed_31 "MyVGA/Mcount_s_column_counter_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_4__rt_renamed_32 "MyVGA/Mcount_s_column_counter_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_3__rt_renamed_33 "MyVGA/Mcount_s_column_counter_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_2__rt_renamed_34 "MyVGA/Mcount_s_column_counter_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_cy_1__rt_renamed_35 "MyVGA/Mcount_s_column_counter_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_8__rt_renamed_36 "MyVGA/Mcount_s_row_counter_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_7__rt_renamed_37 "MyVGA/Mcount_s_row_counter_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_6__rt_renamed_38 "MyVGA/Mcount_s_row_counter_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_5__rt_renamed_39 "MyVGA/Mcount_s_row_counter_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_4__rt_renamed_40 "MyVGA/Mcount_s_row_counter_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_3__rt_renamed_41 "MyVGA/Mcount_s_row_counter_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_2__rt_renamed_42 "MyVGA/Mcount_s_row_counter_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_cy_1__rt_renamed_43 "MyVGA/Mcount_s_row_counter_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_xor_10__rt_renamed_44 "MyVGA/Mcount_s_column_counter_xor<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_xor_9__rt_renamed_45 "MyVGA/Mcount_s_row_counter_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_7 "MyVGA/VGA_data_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_6 "MyVGA/VGA_data_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_5 "MyVGA/VGA_data_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_4 "MyVGA/VGA_data_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_3 "MyVGA/VGA_data_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_2 "MyVGA/VGA_data_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_1 "MyVGA/VGA_data_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_0 "MyVGA/VGA_data_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_10__GND_34_o_equal_10_o_10__SW0 "MyVGA/s_column_counter[10]_GND_34_o_equal_10_o<10>_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_7_rstpot_renamed_46 "MyVGA/VGA_data_7_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F5A0312000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_6_rstpot_renamed_47 "MyVGA/VGA_data_6_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F5A0312000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_5_rstpot_renamed_48 "MyVGA/VGA_data_5_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F5A0312000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_4_rstpot_renamed_49 "MyVGA/VGA_data_4_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F5A0312000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_3_rstpot_renamed_50 "MyVGA/VGA_data_3_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F5A0312000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_2_rstpot_renamed_51 "MyVGA/VGA_data_2_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F5A0312000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_1_rstpot_renamed_52 "MyVGA/VGA_data_1_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F5A0312000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_data_0_rstpot_renamed_53 "MyVGA/VGA_data_0_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F5A0312000000000") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_vSync_renamed_54 "MyVGA/VGA_vSync")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_vSync_rstpot_renamed_55 "MyVGA/VGA_vSync_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAA3AAAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address14 "MyVGA/Mmux_s_linear_address14")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8088") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address21 "MyVGA/Mmux_s_linear_address21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___MyVGA/Mmux_s_linear_address21") (owner "Xilinx"))
              (property INIT (string "FF5D") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address31 "MyVGA/Mmux_s_linear_address31")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___MyVGA/Mmux_s_linear_address21") (owner "Xilinx"))
              (property INIT (string "FF5D") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address41 "MyVGA/Mmux_s_linear_address41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___MyVGA/Mmux_s_linear_address41") (owner "Xilinx"))
              (property INIT (string "FF5D") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address51 "MyVGA/Mmux_s_linear_address51")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___MyVGA/Mmux_s_linear_address41") (owner "Xilinx"))
              (property INIT (string "8088") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address61 "MyVGA/Mmux_s_linear_address61")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___MyVGA/Mmux_s_linear_address61") (owner "Xilinx"))
              (property INIT (string "FF5D") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address71 "MyVGA/Mmux_s_linear_address71")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___MyVGA/Mmux_s_linear_address61") (owner "Xilinx"))
              (property INIT (string "FF5D") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address81 "MyVGA/Mmux_s_linear_address81")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___MyVGA/Mmux_s_linear_address81") (owner "Xilinx"))
              (property INIT (string "8088") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address91 "MyVGA/Mmux_s_linear_address91")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___MyVGA/Mmux_s_linear_address81") (owner "Xilinx"))
              (property INIT (string "8088") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address101 "MyVGA/Mmux_s_linear_address101")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___MyVGA/Mmux_s_linear_address101") (owner "Xilinx"))
              (property INIT (string "FF5D") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address111 "MyVGA/Mmux_s_linear_address111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___MyVGA/Mmux_s_linear_address101") (owner "Xilinx"))
              (property INIT (string "8088") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address121 "MyVGA/Mmux_s_linear_address121")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___MyVGA/Mmux_s_linear_address121") (owner "Xilinx"))
              (property INIT (string "FF5D") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mmux_s_linear_address131 "MyVGA/Mmux_s_linear_address131")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___MyVGA/Mmux_s_linear_address121") (owner "Xilinx"))
              (property INIT (string "8088") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_hSync_renamed_56 "MyVGA/VGA_hSync")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_1 "MyVGA/s_column_counter[10]_s_row_counter[9]_AND_5_o2_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001010111111111") (owner "Xilinx"))
            )
            (instance (rename MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_1 "MyVGA/s_column_counter[10]_s_row_counter[9]_AND_5_o1_1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1313131313131333") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_hSync_rstpot_renamed_57 "MyVGA/VGA_hSync_rstpot")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_hSync_rstpot_F "MyVGA/VGA_hSync_rstpot_F")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_VGA_hSync_rstpot_G "MyVGA/VGA_hSync_rstpot_G")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAA8AAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_column_counter_lut_0__INV_0 "MyVGA/Mcount_s_column_counter_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_Mcount_s_row_counter_lut_0__INV_0 "MyVGA/Mcount_s_row_counter_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_7__inv_0_OUT_7_1_INV_0 "switch[7]_inv_0_OUT<7>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_7__inv_0_OUT_6_1_INV_0 "switch[7]_inv_0_OUT<6>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_7__inv_0_OUT_5_1_INV_0 "switch[7]_inv_0_OUT<5>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_7__inv_0_OUT_4_1_INV_0 "switch[7]_inv_0_OUT<4>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_7__inv_0_OUT_3_1_INV_0 "switch[7]_inv_0_OUT<3>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_7__inv_0_OUT_2_1_INV_0 "switch[7]_inv_0_OUT<2>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_7__inv_0_OUT_1_1_INV_0 "switch[7]_inv_0_OUT<1>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename switch_7__inv_0_OUT_0_1_INV_0 "switch[7]_inv_0_OUT<0>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance button_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyVGA_clk_40_inv1_INV_0 "MyVGA/clk_40_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MyDCM_pll_base_inst "MyDCM/pll_base_inst")
              (viewRef view_1 (cellRef PLL_BASE (libraryRef UNISIMS)))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLKFBOUT_MULT (integer 4) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKIN_PERIOD (string "10.0") (owner "Xilinx"))
              (property CLKOUT0_DIVIDE (integer 4) (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 2) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 10) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number 0) (owner "Xilinx"))
              (property CLK_FEEDBACK (string "CLKFBOUT") (owner "Xilinx"))
              (property COMPENSATION (string "INTERNAL") (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 1) (owner "Xilinx"))
              (property REF_JITTER (number (e 1 -2)) (owner "Xilinx"))
              (property RESET_ON_LOSS_OF_LOCK (string "FALSE") (owner "Xilinx"))
            )
            (instance FontRAM
              (viewRef view_1 (cellRef RAM_2048x8 (libraryRef VGA_top_lib)))
              (property BUS_INFO (string "11:INPUT:addra<10:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:douta<7:0>") (owner "Xilinx"))
            )
            (instance CharRAM
              (viewRef view_1 (cellRef RAM_8192x8 (libraryRef VGA_top_lib)))
              (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:addra<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:dina<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:addrb<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:doutb<7:0>") (owner "Xilinx"))
            )
            (net switch_7_IBUF
              (joined
                (portRef O (instanceRef switch_7_IBUF_renamed_18))
                (portRef I (instanceRef switch_7__inv_0_OUT_7_1_INV_0))
              )
            )
            (net switch_6_IBUF
              (joined
                (portRef O (instanceRef switch_6_IBUF_renamed_19))
                (portRef I (instanceRef switch_7__inv_0_OUT_6_1_INV_0))
              )
            )
            (net switch_5_IBUF
              (joined
                (portRef O (instanceRef switch_5_IBUF_renamed_20))
                (portRef I (instanceRef switch_7__inv_0_OUT_5_1_INV_0))
              )
            )
            (net switch_4_IBUF
              (joined
                (portRef O (instanceRef switch_4_IBUF_renamed_21))
                (portRef I (instanceRef switch_7__inv_0_OUT_4_1_INV_0))
              )
            )
            (net switch_3_IBUF
              (joined
                (portRef O (instanceRef switch_3_IBUF_renamed_22))
                (portRef I (instanceRef switch_7__inv_0_OUT_3_1_INV_0))
              )
            )
            (net switch_2_IBUF
              (joined
                (portRef O (instanceRef switch_2_IBUF_renamed_23))
                (portRef I (instanceRef switch_7__inv_0_OUT_2_1_INV_0))
              )
            )
            (net switch_1_IBUF
              (joined
                (portRef O (instanceRef switch_1_IBUF_renamed_24))
                (portRef I (instanceRef switch_7__inv_0_OUT_1_1_INV_0))
              )
            )
            (net switch_0_IBUF
              (joined
                (portRef O (instanceRef switch_0_IBUF_renamed_25))
                (portRef I (instanceRef switch_7__inv_0_OUT_0_1_INV_0))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef MyDCM_clkin1_buf))
              )
            )
            (net button_IBUF
              (joined
                (portRef O (instanceRef button_IBUF_renamed_26))
                (portRef I (instanceRef button_inv1_INV_0))
              )
            )
            (net (rename switch_7__inv_0_OUT_7_ "switch[7]_inv_0_OUT<7>")
              (joined
                (portRef D (instanceRef s_color_7))
                (portRef O (instanceRef switch_7__inv_0_OUT_7_1_INV_0))
              )
            )
            (net (rename switch_7__inv_0_OUT_6_ "switch[7]_inv_0_OUT<6>")
              (joined
                (portRef D (instanceRef s_color_6))
                (portRef O (instanceRef switch_7__inv_0_OUT_6_1_INV_0))
              )
            )
            (net (rename switch_7__inv_0_OUT_5_ "switch[7]_inv_0_OUT<5>")
              (joined
                (portRef D (instanceRef s_color_5))
                (portRef O (instanceRef switch_7__inv_0_OUT_5_1_INV_0))
              )
            )
            (net (rename switch_7__inv_0_OUT_4_ "switch[7]_inv_0_OUT<4>")
              (joined
                (portRef D (instanceRef s_color_4))
                (portRef O (instanceRef switch_7__inv_0_OUT_4_1_INV_0))
              )
            )
            (net (rename switch_7__inv_0_OUT_3_ "switch[7]_inv_0_OUT<3>")
              (joined
                (portRef D (instanceRef s_color_3))
                (portRef O (instanceRef switch_7__inv_0_OUT_3_1_INV_0))
              )
            )
            (net (rename switch_7__inv_0_OUT_2_ "switch[7]_inv_0_OUT<2>")
              (joined
                (portRef D (instanceRef s_color_2))
                (portRef O (instanceRef switch_7__inv_0_OUT_2_1_INV_0))
              )
            )
            (net (rename switch_7__inv_0_OUT_1_ "switch[7]_inv_0_OUT<1>")
              (joined
                (portRef D (instanceRef s_color_1))
                (portRef O (instanceRef switch_7__inv_0_OUT_1_1_INV_0))
              )
            )
            (net (rename switch_7__inv_0_OUT_0_ "switch[7]_inv_0_OUT<0>")
              (joined
                (portRef D (instanceRef s_color_0))
                (portRef O (instanceRef switch_7__inv_0_OUT_0_1_INV_0))
              )
            )
            (net s_clk_100
              (joined
                (portRef C (instanceRef s_color_0))
                (portRef C (instanceRef s_color_1))
                (portRef C (instanceRef s_color_2))
                (portRef C (instanceRef s_color_3))
                (portRef C (instanceRef s_color_4))
                (portRef C (instanceRef s_color_5))
                (portRef C (instanceRef s_color_6))
                (portRef C (instanceRef s_color_7))
                (portRef O (instanceRef MyDCM_clkout1_buf))
              )
            )
            (net s_clk_200
              (joined
                (portRef O (instanceRef MyDCM_clkout2_buf))
                (portRef clka (instanceRef FontRAM))
                (portRef clka (instanceRef CharRAM))
                (portRef clkb (instanceRef CharRAM))
              )
            )
            (net s_clk_40
              (joined
                (portRef O (instanceRef MyDCM_clkout3_buf))
                (portRef C (instanceRef MyVGA_VGA_data_7))
                (portRef C (instanceRef MyVGA_VGA_data_6))
                (portRef C (instanceRef MyVGA_VGA_data_5))
                (portRef C (instanceRef MyVGA_VGA_data_4))
                (portRef C (instanceRef MyVGA_VGA_data_3))
                (portRef C (instanceRef MyVGA_VGA_data_2))
                (portRef C (instanceRef MyVGA_VGA_data_1))
                (portRef C (instanceRef MyVGA_VGA_data_0))
                (portRef C (instanceRef MyVGA_VGA_vSync_renamed_54))
                (portRef C (instanceRef MyVGA_VGA_hSync_renamed_56))
                (portRef I (instanceRef MyVGA_clk_40_inv1_INV_0))
              )
            )
            (net (rename s_color_7_ "s_color<7>")
              (joined
                (portRef Q (instanceRef s_color_7))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT81))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT81))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT81))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT81))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT81))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT81))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT81))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT81))
              )
            )
            (net (rename s_color_6_ "s_color<6>")
              (joined
                (portRef Q (instanceRef s_color_6))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT71))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT71))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT71))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT71))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT71))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT71))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT71))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT71))
              )
            )
            (net (rename s_color_5_ "s_color<5>")
              (joined
                (portRef Q (instanceRef s_color_5))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT61))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT61))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT61))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT61))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT61))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT61))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT61))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT61))
              )
            )
            (net (rename s_color_4_ "s_color<4>")
              (joined
                (portRef Q (instanceRef s_color_4))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT51))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT51))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT51))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT51))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT51))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT51))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT51))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT51))
              )
            )
            (net (rename s_color_3_ "s_color<3>")
              (joined
                (portRef Q (instanceRef s_color_3))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT41))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT41))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT41))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT41))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT41))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT41))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT41))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT41))
              )
            )
            (net (rename s_color_2_ "s_color<2>")
              (joined
                (portRef Q (instanceRef s_color_2))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT31))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT31))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT31))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT31))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT31))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT31))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT31))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT31))
              )
            )
            (net (rename s_color_1_ "s_color<1>")
              (joined
                (portRef Q (instanceRef s_color_1))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT21))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT21))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT21))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT21))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT21))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT21))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT21))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT21))
              )
            )
            (net (rename s_color_0_ "s_color<0>")
              (joined
                (portRef Q (instanceRef s_color_0))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT11))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT11))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT11))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT11))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT11))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT11))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT11))
                (portRef I0 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT11))
              )
            )
            (net (rename s_data_7_ "s_data<7>")
              (joined
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT81))
                (portRef (member douta 0) (instanceRef FontRAM))
              )
            )
            (net (rename s_data_6_ "s_data<6>")
              (joined
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT81))
                (portRef (member douta 1) (instanceRef FontRAM))
              )
            )
            (net (rename s_data_5_ "s_data<5>")
              (joined
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT81))
                (portRef (member douta 2) (instanceRef FontRAM))
              )
            )
            (net (rename s_data_4_ "s_data<4>")
              (joined
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT81))
                (portRef (member douta 3) (instanceRef FontRAM))
              )
            )
            (net (rename s_data_3_ "s_data<3>")
              (joined
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT81))
                (portRef (member douta 4) (instanceRef FontRAM))
              )
            )
            (net (rename s_data_2_ "s_data<2>")
              (joined
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT81))
                (portRef (member douta 5) (instanceRef FontRAM))
              )
            )
            (net (rename s_data_1_ "s_data<1>")
              (joined
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT81))
                (portRef (member douta 6) (instanceRef FontRAM))
              )
            )
            (net (rename s_data_0_ "s_data<0>")
              (joined
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT81))
                (portRef (member douta 7) (instanceRef FontRAM))
              )
            )
            (net (rename s_character_7_ "s_character<7>")
              (joined
                (portRef (member addra 0) (instanceRef FontRAM))
                (portRef (member doutb 0) (instanceRef CharRAM))
              )
            )
            (net (rename s_character_6_ "s_character<6>")
              (joined
                (portRef (member addra 1) (instanceRef FontRAM))
                (portRef (member doutb 1) (instanceRef CharRAM))
              )
            )
            (net (rename s_character_5_ "s_character<5>")
              (joined
                (portRef (member addra 2) (instanceRef FontRAM))
                (portRef (member doutb 2) (instanceRef CharRAM))
              )
            )
            (net (rename s_character_4_ "s_character<4>")
              (joined
                (portRef (member addra 3) (instanceRef FontRAM))
                (portRef (member doutb 3) (instanceRef CharRAM))
              )
            )
            (net (rename s_character_3_ "s_character<3>")
              (joined
                (portRef (member addra 4) (instanceRef FontRAM))
                (portRef (member doutb 4) (instanceRef CharRAM))
              )
            )
            (net (rename s_character_2_ "s_character<2>")
              (joined
                (portRef (member addra 5) (instanceRef FontRAM))
                (portRef (member doutb 5) (instanceRef CharRAM))
              )
            )
            (net (rename s_character_1_ "s_character<1>")
              (joined
                (portRef (member addra 6) (instanceRef FontRAM))
                (portRef (member doutb 6) (instanceRef CharRAM))
              )
            )
            (net (rename s_character_0_ "s_character<0>")
              (joined
                (portRef (member addra 7) (instanceRef FontRAM))
                (portRef (member doutb 7) (instanceRef CharRAM))
              )
            )
            (net (rename MyVGA_VGA_data_7_ "MyVGA/VGA_data<7>")
              (joined
                (portRef I (instanceRef data_7_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_data_7))
              )
            )
            (net (rename MyVGA_VGA_data_6_ "MyVGA/VGA_data<6>")
              (joined
                (portRef I (instanceRef data_6_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_data_6))
              )
            )
            (net (rename MyVGA_VGA_data_5_ "MyVGA/VGA_data<5>")
              (joined
                (portRef I (instanceRef data_5_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_data_5))
              )
            )
            (net (rename MyVGA_VGA_data_4_ "MyVGA/VGA_data<4>")
              (joined
                (portRef I (instanceRef data_4_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_data_4))
              )
            )
            (net (rename MyVGA_VGA_data_3_ "MyVGA/VGA_data<3>")
              (joined
                (portRef I (instanceRef data_3_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_data_3))
              )
            )
            (net (rename MyVGA_VGA_data_2_ "MyVGA/VGA_data<2>")
              (joined
                (portRef I (instanceRef data_2_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_data_2))
              )
            )
            (net (rename MyVGA_VGA_data_1_ "MyVGA/VGA_data<1>")
              (joined
                (portRef I (instanceRef data_1_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_data_1))
              )
            )
            (net (rename MyVGA_VGA_data_0_ "MyVGA/VGA_data<0>")
              (joined
                (portRef I (instanceRef data_0_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_data_0))
              )
            )
            (net (rename MyVGA_s_column_counter_2_ "MyVGA/s_column_counter<2>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_2))
                (portRef I3 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_cy_2__rt_renamed_34))
                (portRef I1 (instanceRef MyVGA_s_column_counter_10__GND_34_o_equal_10_o_10__SW0))
                (portRef I0 (instanceRef MyVGA_VGA_data_7_rstpot_renamed_46))
                (portRef I0 (instanceRef MyVGA_VGA_data_6_rstpot_renamed_47))
                (portRef I0 (instanceRef MyVGA_VGA_data_5_rstpot_renamed_48))
                (portRef I0 (instanceRef MyVGA_VGA_data_4_rstpot_renamed_49))
                (portRef I0 (instanceRef MyVGA_VGA_data_3_rstpot_renamed_50))
                (portRef I0 (instanceRef MyVGA_VGA_data_2_rstpot_renamed_51))
                (portRef I0 (instanceRef MyVGA_VGA_data_1_rstpot_renamed_52))
                (portRef I0 (instanceRef MyVGA_VGA_data_0_rstpot_renamed_53))
                (portRef I1 (instanceRef MyVGA_VGA_hSync_rstpot_G))
                (portRef (member addra 8) (instanceRef FontRAM))
              )
            )
            (net (rename MyVGA_s_column_counter_1_ "MyVGA/s_column_counter<1>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_1))
                (portRef I4 (instanceRef MyVGA__n0087_SW0))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_cy_1__rt_renamed_35))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_3_renamed_0))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_4_renamed_1))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_31_renamed_2))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_41_renamed_3))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_32_renamed_4))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_42_renamed_5))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_33_renamed_6))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_43_renamed_7))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_34_renamed_8))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_44_renamed_9))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_35_renamed_10))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_45_renamed_11))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_36_renamed_12))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_46_renamed_13))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_37_renamed_14))
                (portRef I5 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_47_renamed_15))
                (portRef I4 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__SW0))
                (portRef (member addra 9) (instanceRef FontRAM))
              )
            )
            (net (rename MyVGA_s_column_counter_0_ "MyVGA/s_column_counter<0>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_0))
                (portRef I (instanceRef MyVGA_Mcount_s_column_counter_lut_0__INV_0))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_3_renamed_0))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_4_renamed_1))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_31_renamed_2))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_41_renamed_3))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_32_renamed_4))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_42_renamed_5))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_33_renamed_6))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_43_renamed_7))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_34_renamed_8))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_44_renamed_9))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_35_renamed_10))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_45_renamed_11))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_36_renamed_12))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_46_renamed_13))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_37_renamed_14))
                (portRef I4 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_47_renamed_15))
                (portRef I5 (instanceRef MyVGA__n0087_SW0))
                (portRef I5 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__SW0))
                (portRef (member addra 10) (instanceRef FontRAM))
              )
            )
            (net (rename s_linear_12_ "s_linear<12>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address41))
                (portRef (member addrb 0) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_11_ "s_linear<11>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address31))
                (portRef (member addrb 1) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_10_ "s_linear<10>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address21))
                (portRef (member addrb 2) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_9_ "s_linear<9>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address131))
                (portRef (member addrb 3) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_8_ "s_linear<8>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address121))
                (portRef (member addrb 4) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_7_ "s_linear<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address111))
                (portRef (member addrb 5) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_6_ "s_linear<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address101))
                (portRef (member addrb 6) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_5_ "s_linear<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address91))
                (portRef (member addrb 7) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_4_ "s_linear<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address81))
                (portRef (member addrb 8) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_3_ "s_linear<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address71))
                (portRef (member addrb 9) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_2_ "s_linear<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address61))
                (portRef (member addrb 10) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_1_ "s_linear<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address51))
                (portRef (member addrb 11) (instanceRef CharRAM))
              )
            )
            (net (rename s_linear_0_ "s_linear<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_linear_address14))
                (portRef (member addrb 12) (instanceRef CharRAM))
              )
            )
            (net (rename MyVGA_VGA_hSync "MyVGA/VGA_hSync")
              (joined
                (portRef I (instanceRef hSync_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_hSync_renamed_56))
                (portRef I0 (instanceRef MyVGA_VGA_hSync_rstpot_F))
                (portRef I0 (instanceRef MyVGA_VGA_hSync_rstpot_G))
              )
            )
            (net (rename MyVGA_VGA_vSync "MyVGA/VGA_vSync")
              (joined
                (portRef I (instanceRef vSync_OBUF))
                (portRef Q (instanceRef MyVGA_VGA_vSync_renamed_54))
                (portRef I0 (instanceRef MyVGA_VGA_vSync_rstpot_renamed_55))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef OPMODE_0_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef OPMODE_2_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef OPMODE_3_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_2_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_5_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_6_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef DI (instanceRef MyVGA_Mcount_s_row_counter_cy_0__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_0__))
                (portRef CEC (instanceRef MyVGA_Maddsub_n0082))
              )
            )
            (net N1
              (joined
                (portRef OPMODE_4_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef OPMODE_6_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_7_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_8_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_9_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_10_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_11_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_12_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_13_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_14_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_15_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_16_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_17_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_18_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_19_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_20_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_21_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_22_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_23_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_24_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_25_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_26_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_27_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_28_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_29_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_30_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_31_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_32_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_33_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_34_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_35_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_36_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_37_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_38_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_39_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_40_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_41_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_42_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_43_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_44_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_45_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_46_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef C_47_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef CEA (instanceRef MyVGA_Maddsub_n0082))
                (portRef RSTA (instanceRef MyVGA_Maddsub_n0082))
                (portRef CEB (instanceRef MyVGA_Maddsub_n0082))
                (portRef RSTB (instanceRef MyVGA_Maddsub_n0082))
                (portRef CED (instanceRef MyVGA_Maddsub_n0082))
                (portRef RSTD (instanceRef MyVGA_Maddsub_n0082))
                (portRef CEM (instanceRef MyVGA_Maddsub_n0082))
                (portRef RSTM (instanceRef MyVGA_Maddsub_n0082))
                (portRef CEP (instanceRef MyVGA_Maddsub_n0082))
                (portRef RSTP (instanceRef MyVGA_Maddsub_n0082))
                (portRef CEOPMODE (instanceRef MyVGA_Maddsub_n0082))
                (portRef RSTOPMODE (instanceRef MyVGA_Maddsub_n0082))
                (portRef CECARRYIN (instanceRef MyVGA_Maddsub_n0082))
                (portRef RSTCARRYIN (instanceRef MyVGA_Maddsub_n0082))
                (portRef OPMODE_1_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef OPMODE_7_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef OPMODE_5_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef CARRYIN (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_7_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_8_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_9_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_10_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_11_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_12_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_13_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_14_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_15_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_16_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef B_17_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_0_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_1_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_3_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_4_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_7_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_8_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_9_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_10_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_11_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_12_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_13_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_14_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_15_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_16_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef A_17_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_cy_0__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_0__))
                (portRef DI (instanceRef MyVGA_Mcount_s_row_counter_cy_1__))
                (portRef DI (instanceRef MyVGA_Mcount_s_row_counter_cy_2__))
                (portRef DI (instanceRef MyVGA_Mcount_s_row_counter_cy_3__))
                (portRef DI (instanceRef MyVGA_Mcount_s_row_counter_cy_4__))
                (portRef DI (instanceRef MyVGA_Mcount_s_row_counter_cy_5__))
                (portRef DI (instanceRef MyVGA_Mcount_s_row_counter_cy_6__))
                (portRef DI (instanceRef MyVGA_Mcount_s_row_counter_cy_7__))
                (portRef DI (instanceRef MyVGA_Mcount_s_row_counter_cy_8__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_0__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_0__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_1__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_2__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_3__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_4__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_5__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_6__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_7__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_8__))
                (portRef DI (instanceRef MyVGA_Mcount_s_column_counter_cy_9__))
                (portRef G (instanceRef XST_GND))
                (portRef D_17_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_16_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_15_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_14_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_13_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_12_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_11_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_10_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_9_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_8_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_7_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_6_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_5_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_4_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_3_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_2_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_1_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef D_0_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef RST (instanceRef MyDCM_pll_base_inst))
                (portRef (member wea 0) (instanceRef CharRAM))
                (portRef (member addra 0) (instanceRef CharRAM))
                (portRef (member addra 1) (instanceRef CharRAM))
                (portRef (member addra 2) (instanceRef CharRAM))
                (portRef (member addra 3) (instanceRef CharRAM))
                (portRef (member addra 4) (instanceRef CharRAM))
                (portRef (member addra 5) (instanceRef CharRAM))
                (portRef (member addra 6) (instanceRef CharRAM))
                (portRef (member addra 7) (instanceRef CharRAM))
                (portRef (member addra 8) (instanceRef CharRAM))
                (portRef (member addra 9) (instanceRef CharRAM))
                (portRef (member addra 10) (instanceRef CharRAM))
                (portRef (member addra 11) (instanceRef CharRAM))
                (portRef (member addra 12) (instanceRef CharRAM))
                (portRef (member dina 0) (instanceRef CharRAM))
                (portRef (member dina 1) (instanceRef CharRAM))
                (portRef (member dina 2) (instanceRef CharRAM))
                (portRef (member dina 3) (instanceRef CharRAM))
                (portRef (member dina 4) (instanceRef CharRAM))
                (portRef (member dina 5) (instanceRef CharRAM))
                (portRef (member dina 6) (instanceRef CharRAM))
                (portRef (member dina 7) (instanceRef CharRAM))
              )
            )
            (net button_inv
              (joined
                (portRef CE (instanceRef s_color_0))
                (portRef CE (instanceRef s_color_1))
                (portRef CE (instanceRef s_color_2))
                (portRef CE (instanceRef s_color_3))
                (portRef CE (instanceRef s_color_4))
                (portRef CE (instanceRef s_color_5))
                (portRef CE (instanceRef s_color_6))
                (portRef CE (instanceRef s_color_7))
                (portRef O (instanceRef button_inv1_INV_0))
              )
            )
            (net (rename MyDCM_clkout2 "MyDCM/clkout2")
              (joined
                (portRef I (instanceRef MyDCM_clkout3_buf))
                (portRef CLKOUT2 (instanceRef MyDCM_pll_base_inst))
              )
            )
            (net (rename MyDCM_clkout1 "MyDCM/clkout1")
              (joined
                (portRef I (instanceRef MyDCM_clkout2_buf))
                (portRef CLKOUT1 (instanceRef MyDCM_pll_base_inst))
              )
            )
            (net (rename MyDCM_clkout0 "MyDCM/clkout0")
              (joined
                (portRef I (instanceRef MyDCM_clkout1_buf))
                (portRef CLKOUT0 (instanceRef MyDCM_pll_base_inst))
              )
            )
            (net (rename MyDCM_clkin1 "MyDCM/clkin1")
              (joined
                (portRef O (instanceRef MyDCM_clkin1_buf))
                (portRef CLKIN (instanceRef MyDCM_pll_base_inst))
              )
            )
            (net (rename MyDCM_clkfbout "MyDCM/clkfbout")
              (joined
                (portRef CLKFBIN (instanceRef MyDCM_pll_base_inst))
                (portRef CLKFBOUT (instanceRef MyDCM_pll_base_inst))
              )
            )
            (net (rename MyVGA__n00841 "MyVGA/_n00841")
              (joined
                (portRef O (instanceRef MyVGA__n008411))
                (portRef I4 (instanceRef MyVGA__n00842))
                (portRef I5 (instanceRef MyVGA_VGA_vSync_rstpot_renamed_55))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_3 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_3")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_3_renamed_0))
                (portRef I2 (instanceRef MyVGA_VGA_data_0_rstpot_renamed_53))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_4 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_4")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_4_renamed_1))
                (portRef I3 (instanceRef MyVGA_VGA_data_0_rstpot_renamed_53))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_31 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_31")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_31_renamed_2))
                (portRef I2 (instanceRef MyVGA_VGA_data_1_rstpot_renamed_52))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_41 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_41")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_41_renamed_3))
                (portRef I3 (instanceRef MyVGA_VGA_data_1_rstpot_renamed_52))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_32 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_32")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_32_renamed_4))
                (portRef I2 (instanceRef MyVGA_VGA_data_2_rstpot_renamed_51))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_42 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_42")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_42_renamed_5))
                (portRef I3 (instanceRef MyVGA_VGA_data_2_rstpot_renamed_51))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_33 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_33")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_33_renamed_6))
                (portRef I2 (instanceRef MyVGA_VGA_data_3_rstpot_renamed_50))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_43 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_43")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_43_renamed_7))
                (portRef I3 (instanceRef MyVGA_VGA_data_3_rstpot_renamed_50))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_34 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_34")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_34_renamed_8))
                (portRef I2 (instanceRef MyVGA_VGA_data_4_rstpot_renamed_49))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_44 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_44")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_44_renamed_9))
                (portRef I3 (instanceRef MyVGA_VGA_data_4_rstpot_renamed_49))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_35 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_35")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_35_renamed_10))
                (portRef I2 (instanceRef MyVGA_VGA_data_5_rstpot_renamed_48))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_45 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_45")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_45_renamed_11))
                (portRef I3 (instanceRef MyVGA_VGA_data_5_rstpot_renamed_48))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_36 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_36")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_36_renamed_12))
                (portRef I2 (instanceRef MyVGA_VGA_data_6_rstpot_renamed_47))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_46 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_46")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_46_renamed_13))
                (portRef I3 (instanceRef MyVGA_VGA_data_6_rstpot_renamed_47))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_37 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_37")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_37_renamed_14))
                (portRef I2 (instanceRef MyVGA_VGA_data_7_rstpot_renamed_46))
              )
            )
            (net (rename MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_47 "MyVGA/Mmux_s_column_counter[2]_color[7]_wide_mux_31_OUT_47")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_47_renamed_15))
                (portRef I3 (instanceRef MyVGA_VGA_data_7_rstpot_renamed_46))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_9_ "MyVGA/Mcount_s_column_counter_cy<9>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_9__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_10__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_8_ "MyVGA/Mcount_s_column_counter_cy<8>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_8__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_9__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_9__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_7_ "MyVGA/Mcount_s_column_counter_cy<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_7__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_8__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_8__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_6_ "MyVGA/Mcount_s_column_counter_cy<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_6__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_7__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_7__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_5_ "MyVGA/Mcount_s_column_counter_cy<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_5__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_6__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_6__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_4_ "MyVGA/Mcount_s_column_counter_cy<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_4__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_5__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_5__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_3_ "MyVGA/Mcount_s_column_counter_cy<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_3__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_4__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_4__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_2_ "MyVGA/Mcount_s_column_counter_cy<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_2__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_3__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_3__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_1_ "MyVGA/Mcount_s_column_counter_cy<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_1__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_2__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_2__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_0_ "MyVGA/Mcount_s_column_counter_cy<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_0__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_cy_1__))
                (portRef CI (instanceRef MyVGA_Mcount_s_column_counter_xor_1__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_lut_0_ "MyVGA/Mcount_s_column_counter_lut<0>")
              (joined
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_0__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_0__))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_lut_0__INV_0))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_8_ "MyVGA/Mcount_s_row_counter_cy<8>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_8__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_9__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_7_ "MyVGA/Mcount_s_row_counter_cy<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_7__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_cy_8__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_8__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_6_ "MyVGA/Mcount_s_row_counter_cy<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_6__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_cy_7__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_7__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_5_ "MyVGA/Mcount_s_row_counter_cy<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_5__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_cy_6__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_6__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_4_ "MyVGA/Mcount_s_row_counter_cy<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_4__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_cy_5__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_5__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_3_ "MyVGA/Mcount_s_row_counter_cy<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_3__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_cy_4__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_4__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_2_ "MyVGA/Mcount_s_row_counter_cy<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_2__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_cy_3__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_3__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_1_ "MyVGA/Mcount_s_row_counter_cy<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_1__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_cy_2__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_2__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_0_ "MyVGA/Mcount_s_row_counter_cy<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_0__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_cy_1__))
                (portRef CI (instanceRef MyVGA_Mcount_s_row_counter_xor_1__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_lut_0_ "MyVGA/Mcount_s_row_counter_lut<0>")
              (joined
                (portRef S (instanceRef MyVGA_Mcount_s_row_counter_cy_0__))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_0__))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_lut_0__INV_0))
              )
            )
            (net (rename MyVGA_Result_9_1 "MyVGA/Result<9>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_9))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_9__))
              )
            )
            (net (rename MyVGA_Result_8_1 "MyVGA/Result<8>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_8))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_8__))
              )
            )
            (net (rename MyVGA_Result_7_1 "MyVGA/Result<7>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_7))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_7__))
              )
            )
            (net (rename MyVGA_Result_6_1 "MyVGA/Result<6>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_6))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_6__))
              )
            )
            (net (rename MyVGA_Result_5_1 "MyVGA/Result<5>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_5))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_5__))
              )
            )
            (net (rename MyVGA_Result_4_1 "MyVGA/Result<4>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_4))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_4__))
              )
            )
            (net (rename MyVGA_Result_3_1 "MyVGA/Result<3>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_3))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_3__))
              )
            )
            (net (rename MyVGA_Result_2_1 "MyVGA/Result<2>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_2))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_2__))
              )
            )
            (net (rename MyVGA_Result_1_1 "MyVGA/Result<1>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_1))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_1__))
              )
            )
            (net (rename MyVGA_Result_0_1 "MyVGA/Result<0>1")
              (joined
                (portRef D (instanceRef MyVGA_s_row_counter_0))
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_0__))
              )
            )
            (net (rename MyVGA_Result_10_ "MyVGA/Result<10>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_10))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_10__))
              )
            )
            (net (rename MyVGA_Result_9_ "MyVGA/Result<9>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_9))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_9__))
                (portRef C_6_ (instanceRef MyVGA_Maddsub_n0082))
              )
            )
            (net (rename MyVGA_Result_8_ "MyVGA/Result<8>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_8))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_8__))
                (portRef C_5_ (instanceRef MyVGA_Maddsub_n0082))
              )
            )
            (net (rename MyVGA_Result_7_ "MyVGA/Result<7>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_7))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_7__))
                (portRef C_4_ (instanceRef MyVGA_Maddsub_n0082))
              )
            )
            (net (rename MyVGA_Result_6_ "MyVGA/Result<6>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_6))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_6__))
                (portRef C_3_ (instanceRef MyVGA_Maddsub_n0082))
              )
            )
            (net (rename MyVGA_Result_5_ "MyVGA/Result<5>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_5))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_5__))
                (portRef C_2_ (instanceRef MyVGA_Maddsub_n0082))
              )
            )
            (net (rename MyVGA_Result_4_ "MyVGA/Result<4>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_4))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_4__))
                (portRef C_1_ (instanceRef MyVGA_Maddsub_n0082))
              )
            )
            (net (rename MyVGA_Result_3_ "MyVGA/Result<3>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_3))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_3__))
                (portRef C_0_ (instanceRef MyVGA_Maddsub_n0082))
              )
            )
            (net (rename MyVGA_Result_2_ "MyVGA/Result<2>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_2))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_2__))
              )
            )
            (net (rename MyVGA_Result_1_ "MyVGA/Result<1>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_1))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_1__))
              )
            )
            (net (rename MyVGA_Result_0_ "MyVGA/Result<0>")
              (joined
                (portRef D (instanceRef MyVGA_s_column_counter_0))
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_0__))
              )
            )
            (net (rename MyVGA_clk_40_inv "MyVGA/clk_40_inv")
              (joined
                (portRef C (instanceRef MyVGA_s_column_counter_0))
                (portRef C (instanceRef MyVGA_s_column_counter_1))
                (portRef C (instanceRef MyVGA_s_column_counter_2))
                (portRef C (instanceRef MyVGA_s_column_counter_3))
                (portRef C (instanceRef MyVGA_s_column_counter_4))
                (portRef C (instanceRef MyVGA_s_column_counter_5))
                (portRef C (instanceRef MyVGA_s_column_counter_6))
                (portRef C (instanceRef MyVGA_s_column_counter_7))
                (portRef C (instanceRef MyVGA_s_column_counter_8))
                (portRef C (instanceRef MyVGA_s_column_counter_9))
                (portRef C (instanceRef MyVGA_s_column_counter_10))
                (portRef C (instanceRef MyVGA_s_row_counter_0))
                (portRef C (instanceRef MyVGA_s_row_counter_1))
                (portRef C (instanceRef MyVGA_s_row_counter_2))
                (portRef C (instanceRef MyVGA_s_row_counter_3))
                (portRef C (instanceRef MyVGA_s_row_counter_4))
                (portRef C (instanceRef MyVGA_s_row_counter_5))
                (portRef C (instanceRef MyVGA_s_row_counter_6))
                (portRef C (instanceRef MyVGA_s_row_counter_7))
                (portRef C (instanceRef MyVGA_s_row_counter_8))
                (portRef C (instanceRef MyVGA_s_row_counter_9))
                (portRef CLK (instanceRef MyVGA_Maddsub_n0082))
                (portRef O (instanceRef MyVGA_clk_40_inv1_INV_0))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_0_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<0>")
              (joined
                (portRef P_0_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address14))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_1_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<1>")
              (joined
                (portRef P_1_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address51))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_2_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<2>")
              (joined
                (portRef P_2_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address61))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_3_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<3>")
              (joined
                (portRef P_3_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address71))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_4_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<4>")
              (joined
                (portRef P_4_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address81))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_5_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<5>")
              (joined
                (portRef P_5_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address91))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_6_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<6>")
              (joined
                (portRef P_6_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address101))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_7_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<7>")
              (joined
                (portRef P_7_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address111))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_8_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<8>")
              (joined
                (portRef P_8_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address121))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_9_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<9>")
              (joined
                (portRef P_9_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address131))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_10_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<10>")
              (joined
                (portRef P_10_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address21))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_11_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<11>")
              (joined
                (portRef P_11_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address31))
              )
            )
            (net (rename MyVGA_GND_34_o_s_row_counter_9__add_37_OUT_12_ "MyVGA/GND_34_o_s_row_counter[9]_add_37_OUT<12>")
              (joined
                (portRef P_12_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address41))
              )
            )
            (net (rename MyVGA__n0084 "MyVGA/_n0084")
              (joined
                (portRef R (instanceRef MyVGA_s_row_counter_0))
                (portRef R (instanceRef MyVGA_s_row_counter_1))
                (portRef R (instanceRef MyVGA_s_row_counter_2))
                (portRef R (instanceRef MyVGA_s_row_counter_3))
                (portRef R (instanceRef MyVGA_s_row_counter_4))
                (portRef R (instanceRef MyVGA_s_row_counter_5))
                (portRef R (instanceRef MyVGA_s_row_counter_6))
                (portRef R (instanceRef MyVGA_s_row_counter_7))
                (portRef R (instanceRef MyVGA_s_row_counter_8))
                (portRef R (instanceRef MyVGA_s_row_counter_9))
                (portRef O (instanceRef MyVGA__n00842))
              )
            )
            (net (rename MyVGA_s_column_counter_10__PWR_11_o_equal_2_o "MyVGA/s_column_counter[10]_PWR_11_o_equal_2_o")
              (joined
                (portRef R (instanceRef MyVGA_s_column_counter_0))
                (portRef R (instanceRef MyVGA_s_column_counter_1))
                (portRef R (instanceRef MyVGA_s_column_counter_2))
                (portRef R (instanceRef MyVGA_s_column_counter_3))
                (portRef R (instanceRef MyVGA_s_column_counter_4))
                (portRef R (instanceRef MyVGA_s_column_counter_5))
                (portRef R (instanceRef MyVGA_s_column_counter_6))
                (portRef R (instanceRef MyVGA_s_column_counter_7))
                (portRef R (instanceRef MyVGA_s_column_counter_8))
                (portRef R (instanceRef MyVGA_s_column_counter_9))
                (portRef R (instanceRef MyVGA_s_column_counter_10))
                (portRef CE (instanceRef MyVGA_s_row_counter_0))
                (portRef CE (instanceRef MyVGA_s_row_counter_1))
                (portRef CE (instanceRef MyVGA_s_row_counter_2))
                (portRef CE (instanceRef MyVGA_s_row_counter_3))
                (portRef CE (instanceRef MyVGA_s_row_counter_4))
                (portRef CE (instanceRef MyVGA_s_row_counter_5))
                (portRef CE (instanceRef MyVGA_s_row_counter_6))
                (portRef CE (instanceRef MyVGA_s_row_counter_7))
                (portRef CE (instanceRef MyVGA_s_row_counter_8))
                (portRef CE (instanceRef MyVGA_s_row_counter_9))
                (portRef RSTC (instanceRef MyVGA_Maddsub_n0082))
                (portRef O (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__))
                (portRef I5 (instanceRef MyVGA__n00842))
              )
            )
            (net (rename MyVGA_s_row_counter_0_ "MyVGA/s_row_counter<0>")
              (joined
                (portRef Q (instanceRef MyVGA_s_row_counter_0))
                (portRef I (instanceRef MyVGA_Mcount_s_row_counter_lut_0__INV_0))
                (portRef I0 (instanceRef MyVGA__n008411))
              )
            )
            (net (rename MyVGA_s_row_counter_1_ "MyVGA/s_row_counter<1>")
              (joined
                (portRef Q (instanceRef MyVGA_s_row_counter_1))
                (portRef I1 (instanceRef MyVGA__n00842))
                (portRef I0 (instanceRef MyVGA_Mcount_s_row_counter_cy_1__rt_renamed_43))
                (portRef I2 (instanceRef MyVGA_VGA_vSync_rstpot_renamed_55))
              )
            )
            (net (rename MyVGA_s_row_counter_2_ "MyVGA/s_row_counter<2>")
              (joined
                (portRef Q (instanceRef MyVGA_s_row_counter_2))
                (portRef I0 (instanceRef MyVGA_Mcount_s_row_counter_cy_2__rt_renamed_42))
                (portRef I0 (instanceRef MyVGA__n00842))
                (portRef I1 (instanceRef MyVGA_VGA_vSync_rstpot_renamed_55))
              )
            )
            (net (rename MyVGA_s_row_counter_3_ "MyVGA/s_row_counter<3>")
              (joined
                (portRef B_0_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef Q (instanceRef MyVGA_s_row_counter_3))
                (portRef I3 (instanceRef MyVGA__n00842))
                (portRef I4 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_renamed_17))
                (portRef I0 (instanceRef MyVGA_Mcount_s_row_counter_cy_3__rt_renamed_41))
                (portRef I4 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_1))
                (portRef I4 (instanceRef MyVGA_VGA_vSync_rstpot_renamed_55))
              )
            )
            (net (rename MyVGA_s_row_counter_4_ "MyVGA/s_row_counter<4>")
              (joined
                (portRef B_1_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef Q (instanceRef MyVGA_s_row_counter_4))
                (portRef I3 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_renamed_17))
                (portRef I0 (instanceRef MyVGA_Mcount_s_row_counter_cy_4__rt_renamed_40))
                (portRef I3 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_1))
                (portRef I3 (instanceRef MyVGA__n008411))
              )
            )
            (net (rename MyVGA_s_row_counter_5_ "MyVGA/s_row_counter<5>")
              (joined
                (portRef B_2_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef Q (instanceRef MyVGA_s_row_counter_5))
                (portRef I2 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_renamed_17))
                (portRef I0 (instanceRef MyVGA_Mcount_s_row_counter_cy_5__rt_renamed_39))
                (portRef I2 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_1))
                (portRef I2 (instanceRef MyVGA__n00842))
                (portRef I3 (instanceRef MyVGA_VGA_vSync_rstpot_renamed_55))
              )
            )
            (net (rename MyVGA_s_row_counter_6_ "MyVGA/s_row_counter<6>")
              (joined
                (portRef B_3_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef Q (instanceRef MyVGA_s_row_counter_6))
                (portRef I5 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_renamed_17))
                (portRef I0 (instanceRef MyVGA_Mcount_s_row_counter_cy_6__rt_renamed_38))
                (portRef I5 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_1))
                (portRef I4 (instanceRef MyVGA__n008411))
              )
            )
            (net (rename MyVGA_s_row_counter_7_ "MyVGA/s_row_counter<7>")
              (joined
                (portRef B_4_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef Q (instanceRef MyVGA_s_row_counter_7))
                (portRef I1 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_renamed_17))
                (portRef I0 (instanceRef MyVGA_Mcount_s_row_counter_cy_7__rt_renamed_37))
                (portRef I1 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_1))
                (portRef I1 (instanceRef MyVGA__n008411))
              )
            )
            (net (rename MyVGA_s_row_counter_8_ "MyVGA/s_row_counter<8>")
              (joined
                (portRef B_5_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef Q (instanceRef MyVGA_s_row_counter_8))
                (portRef I2 (instanceRef MyVGA__n008411))
                (portRef I0 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_renamed_17))
                (portRef I0 (instanceRef MyVGA_Mcount_s_row_counter_cy_8__rt_renamed_36))
                (portRef I0 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_1))
              )
            )
            (net (rename MyVGA_s_row_counter_9_ "MyVGA/s_row_counter<9>")
              (joined
                (portRef B_6_ (instanceRef MyVGA_Maddsub_n0082))
                (portRef Q (instanceRef MyVGA_s_row_counter_9))
                (portRef I0 (instanceRef MyVGA_Mcount_s_row_counter_xor_9__rt_renamed_45))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address14))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address21))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address31))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address41))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address51))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address61))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address71))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address81))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address91))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address101))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address111))
                (portRef I1 (instanceRef MyVGA_Mmux_s_linear_address121))
                (portRef I3 (instanceRef MyVGA_Mmux_s_linear_address131))
                (portRef I5 (instanceRef MyVGA__n008411))
                (portRef I1 (instanceRef MyVGA_VGA_data_7_rstpot_renamed_46))
                (portRef I1 (instanceRef MyVGA_VGA_data_6_rstpot_renamed_47))
                (portRef I1 (instanceRef MyVGA_VGA_data_5_rstpot_renamed_48))
                (portRef I1 (instanceRef MyVGA_VGA_data_4_rstpot_renamed_49))
                (portRef I1 (instanceRef MyVGA_VGA_data_3_rstpot_renamed_50))
                (portRef I1 (instanceRef MyVGA_VGA_data_2_rstpot_renamed_51))
                (portRef I1 (instanceRef MyVGA_VGA_data_1_rstpot_renamed_52))
                (portRef I1 (instanceRef MyVGA_VGA_data_0_rstpot_renamed_53))
              )
            )
            (net (rename MyVGA_s_column_counter_10_ "MyVGA/s_column_counter<10>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_10))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_xor_10__rt_renamed_44))
                (portRef I3 (instanceRef MyVGA__n0087_SW0))
                (portRef I1 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_renamed_16))
                (portRef I3 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__SW0))
                (portRef I1 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_1))
              )
            )
            (net (rename MyVGA_s_column_counter_3_ "MyVGA/s_column_counter<3>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_3))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_cy_3__rt_renamed_33))
                (portRef I0 (instanceRef MyVGA__n0087_SW0))
                (portRef I0 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__SW0))
              )
            )
            (net (rename MyVGA_s_column_counter_4_ "MyVGA/s_column_counter<4>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_4))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_cy_4__rt_renamed_32))
                (portRef I1 (instanceRef MyVGA__n0087_SW0))
                (portRef I1 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__SW0))
              )
            )
            (net (rename MyVGA_s_column_counter_5_ "MyVGA/s_column_counter<5>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_5))
                (portRef I2 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_cy_5__rt_renamed_31))
                (portRef I0 (instanceRef MyVGA_s_column_counter_10__GND_34_o_equal_10_o_10__SW0))
                (portRef I4 (instanceRef MyVGA_VGA_hSync_rstpot_G))
                (portRef I4 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_renamed_16))
                (portRef I4 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_1))
              )
            )
            (net (rename MyVGA_s_column_counter_6_ "MyVGA/s_column_counter<6>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_6))
                (portRef I3 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_renamed_16))
                (portRef I1 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_cy_6__rt_renamed_30))
                (portRef I3 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_1))
                (portRef I3 (instanceRef MyVGA_VGA_hSync_rstpot_F))
                (portRef I3 (instanceRef MyVGA_VGA_hSync_rstpot_G))
              )
            )
            (net (rename MyVGA_s_column_counter_7_ "MyVGA/s_column_counter<7>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_7))
                (portRef I0 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_cy_7__rt_renamed_29))
                (portRef S (instanceRef MyVGA_VGA_hSync_rstpot_renamed_57))
                (portRef I5 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_renamed_16))
                (portRef I5 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_1))
              )
            )
            (net (rename MyVGA_s_column_counter_8_ "MyVGA/s_column_counter<8>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_8))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_cy_8__rt_renamed_28))
                (portRef I2 (instanceRef MyVGA__n0087_SW0))
                (portRef I0 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_renamed_16))
                (portRef I2 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__SW0))
                (portRef I0 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_1))
              )
            )
            (net (rename MyVGA_s_column_counter_9_ "MyVGA/s_column_counter<9>")
              (joined
                (portRef Q (instanceRef MyVGA_s_column_counter_9))
                (portRef I4 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__))
                (portRef I0 (instanceRef MyVGA_Mcount_s_column_counter_cy_9__rt_renamed_27))
                (portRef I2 (instanceRef MyVGA_VGA_hSync_rstpot_F))
                (portRef I5 (instanceRef MyVGA_VGA_hSync_rstpot_G))
                (portRef I2 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_renamed_16))
                (portRef I2 (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_1))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_30_OUT_0_ "MyVGA/color[7]_color[7]_mux_30_OUT<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT11))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_3_renamed_0))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_30_OUT_1_ "MyVGA/color[7]_color[7]_mux_30_OUT<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT21))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_31_renamed_2))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_30_OUT_2_ "MyVGA/color[7]_color[7]_mux_30_OUT<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT31))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_32_renamed_4))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_30_OUT_3_ "MyVGA/color[7]_color[7]_mux_30_OUT<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT41))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_33_renamed_6))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_30_OUT_4_ "MyVGA/color[7]_color[7]_mux_30_OUT<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT51))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_34_renamed_8))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_30_OUT_5_ "MyVGA/color[7]_color[7]_mux_30_OUT<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT61))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_35_renamed_10))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_30_OUT_6_ "MyVGA/color[7]_color[7]_mux_30_OUT<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT71))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_36_renamed_12))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_30_OUT_7_ "MyVGA/color[7]_color[7]_mux_30_OUT<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_30_OUT81))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_37_renamed_14))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_28_OUT_0_ "MyVGA/color[7]_color[7]_mux_28_OUT<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT11))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_3_renamed_0))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_28_OUT_1_ "MyVGA/color[7]_color[7]_mux_28_OUT<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT21))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_31_renamed_2))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_28_OUT_2_ "MyVGA/color[7]_color[7]_mux_28_OUT<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT31))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_32_renamed_4))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_28_OUT_3_ "MyVGA/color[7]_color[7]_mux_28_OUT<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT41))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_33_renamed_6))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_28_OUT_4_ "MyVGA/color[7]_color[7]_mux_28_OUT<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT51))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_34_renamed_8))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_28_OUT_5_ "MyVGA/color[7]_color[7]_mux_28_OUT<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT61))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_35_renamed_10))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_28_OUT_6_ "MyVGA/color[7]_color[7]_mux_28_OUT<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT71))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_36_renamed_12))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_28_OUT_7_ "MyVGA/color[7]_color[7]_mux_28_OUT<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_28_OUT81))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_37_renamed_14))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_26_OUT_0_ "MyVGA/color[7]_color[7]_mux_26_OUT<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_3_renamed_0))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_26_OUT_1_ "MyVGA/color[7]_color[7]_mux_26_OUT<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_31_renamed_2))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_26_OUT_2_ "MyVGA/color[7]_color[7]_mux_26_OUT<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_32_renamed_4))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_26_OUT_3_ "MyVGA/color[7]_color[7]_mux_26_OUT<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_33_renamed_6))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_26_OUT_4_ "MyVGA/color[7]_color[7]_mux_26_OUT<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_34_renamed_8))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_26_OUT_5_ "MyVGA/color[7]_color[7]_mux_26_OUT<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_35_renamed_10))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_26_OUT_6_ "MyVGA/color[7]_color[7]_mux_26_OUT<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_36_renamed_12))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_26_OUT_7_ "MyVGA/color[7]_color[7]_mux_26_OUT<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_26_OUT81))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_37_renamed_14))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_24_OUT_0_ "MyVGA/color[7]_color[7]_mux_24_OUT<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT11))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_3_renamed_0))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_24_OUT_1_ "MyVGA/color[7]_color[7]_mux_24_OUT<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT21))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_31_renamed_2))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_24_OUT_2_ "MyVGA/color[7]_color[7]_mux_24_OUT<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT31))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_32_renamed_4))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_24_OUT_3_ "MyVGA/color[7]_color[7]_mux_24_OUT<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT41))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_33_renamed_6))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_24_OUT_4_ "MyVGA/color[7]_color[7]_mux_24_OUT<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT51))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_34_renamed_8))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_24_OUT_5_ "MyVGA/color[7]_color[7]_mux_24_OUT<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT61))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_35_renamed_10))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_24_OUT_6_ "MyVGA/color[7]_color[7]_mux_24_OUT<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT71))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_36_renamed_12))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_24_OUT_7_ "MyVGA/color[7]_color[7]_mux_24_OUT<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_24_OUT81))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_37_renamed_14))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_22_OUT_0_ "MyVGA/color[7]_color[7]_mux_22_OUT<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT11))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_4_renamed_1))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_22_OUT_1_ "MyVGA/color[7]_color[7]_mux_22_OUT<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT21))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_41_renamed_3))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_22_OUT_2_ "MyVGA/color[7]_color[7]_mux_22_OUT<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT31))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_42_renamed_5))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_22_OUT_3_ "MyVGA/color[7]_color[7]_mux_22_OUT<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT41))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_43_renamed_7))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_22_OUT_4_ "MyVGA/color[7]_color[7]_mux_22_OUT<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT51))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_44_renamed_9))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_22_OUT_5_ "MyVGA/color[7]_color[7]_mux_22_OUT<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT61))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_45_renamed_11))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_22_OUT_6_ "MyVGA/color[7]_color[7]_mux_22_OUT<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT71))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_46_renamed_13))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_22_OUT_7_ "MyVGA/color[7]_color[7]_mux_22_OUT<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_22_OUT81))
                (portRef I2 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_47_renamed_15))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_20_OUT_0_ "MyVGA/color[7]_color[7]_mux_20_OUT<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT11))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_4_renamed_1))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_20_OUT_1_ "MyVGA/color[7]_color[7]_mux_20_OUT<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT21))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_41_renamed_3))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_20_OUT_2_ "MyVGA/color[7]_color[7]_mux_20_OUT<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT31))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_42_renamed_5))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_20_OUT_3_ "MyVGA/color[7]_color[7]_mux_20_OUT<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT41))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_43_renamed_7))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_20_OUT_4_ "MyVGA/color[7]_color[7]_mux_20_OUT<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT51))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_44_renamed_9))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_20_OUT_5_ "MyVGA/color[7]_color[7]_mux_20_OUT<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT61))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_45_renamed_11))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_20_OUT_6_ "MyVGA/color[7]_color[7]_mux_20_OUT<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT71))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_46_renamed_13))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_20_OUT_7_ "MyVGA/color[7]_color[7]_mux_20_OUT<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_20_OUT81))
                (portRef I3 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_47_renamed_15))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_18_OUT_0_ "MyVGA/color[7]_color[7]_mux_18_OUT<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT11))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_4_renamed_1))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_18_OUT_1_ "MyVGA/color[7]_color[7]_mux_18_OUT<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT21))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_41_renamed_3))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_18_OUT_2_ "MyVGA/color[7]_color[7]_mux_18_OUT<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT31))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_42_renamed_5))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_18_OUT_3_ "MyVGA/color[7]_color[7]_mux_18_OUT<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT41))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_43_renamed_7))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_18_OUT_4_ "MyVGA/color[7]_color[7]_mux_18_OUT<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT51))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_44_renamed_9))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_18_OUT_5_ "MyVGA/color[7]_color[7]_mux_18_OUT<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT61))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_45_renamed_11))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_18_OUT_6_ "MyVGA/color[7]_color[7]_mux_18_OUT<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT71))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_46_renamed_13))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_18_OUT_7_ "MyVGA/color[7]_color[7]_mux_18_OUT<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_18_OUT81))
                (portRef I1 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_47_renamed_15))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_16_OUT_0_ "MyVGA/color[7]_color[7]_mux_16_OUT<0>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT11))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_4_renamed_1))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_16_OUT_1_ "MyVGA/color[7]_color[7]_mux_16_OUT<1>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT21))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_41_renamed_3))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_16_OUT_2_ "MyVGA/color[7]_color[7]_mux_16_OUT<2>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT31))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_42_renamed_5))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_16_OUT_3_ "MyVGA/color[7]_color[7]_mux_16_OUT<3>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT41))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_43_renamed_7))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_16_OUT_4_ "MyVGA/color[7]_color[7]_mux_16_OUT<4>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT51))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_44_renamed_9))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_16_OUT_5_ "MyVGA/color[7]_color[7]_mux_16_OUT<5>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT61))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_45_renamed_11))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_16_OUT_6_ "MyVGA/color[7]_color[7]_mux_16_OUT<6>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT71))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_46_renamed_13))
              )
            )
            (net (rename MyVGA_color_7__color_7__mux_16_OUT_7_ "MyVGA/color[7]_color[7]_mux_16_OUT<7>")
              (joined
                (portRef O (instanceRef MyVGA_Mmux_color_7__color_7__mux_16_OUT81))
                (portRef I0 (instanceRef MyVGA_Mmux_s_column_counter_2__color_7__wide_mux_31_OUT_47_renamed_15))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef MyVGA__n0087_SW0))
                (portRef I1 (instanceRef MyVGA_VGA_hSync_rstpot_F))
                (portRef I2 (instanceRef MyVGA_VGA_hSync_rstpot_G))
              )
            )
            (net (rename MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1 "MyVGA/s_column_counter[10]_s_row_counter[9]_AND_5_o1")
              (joined
                (portRef O (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_renamed_16))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address14))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address21))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address31))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address41))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address51))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address61))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address71))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address81))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address91))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address101))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address111))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address121))
                (portRef I0 (instanceRef MyVGA_Mmux_s_linear_address131))
                (portRef I5 (instanceRef MyVGA_VGA_data_7_rstpot_renamed_46))
              )
            )
            (net (rename MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2 "MyVGA/s_column_counter[10]_s_row_counter[9]_AND_5_o2")
              (joined
                (portRef O (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_renamed_17))
                (portRef I4 (instanceRef MyVGA_VGA_data_7_rstpot_renamed_46))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address14))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address21))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address31))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address41))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address51))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address61))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address71))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address81))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address91))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address101))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address111))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address121))
                (portRef I2 (instanceRef MyVGA_Mmux_s_linear_address131))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__SW0))
                (portRef I5 (instanceRef MyVGA_s_column_counter_10__PWR_11_o_equal_2_o_10__))
              )
            )
            (net (rename switch_7_ "switch<7>")
              (joined
                (portRef (member switch 0))
                (portRef I (instanceRef switch_7_IBUF_renamed_18))
              )
            )
            (net (rename switch_6_ "switch<6>")
              (joined
                (portRef (member switch 1))
                (portRef I (instanceRef switch_6_IBUF_renamed_19))
              )
            )
            (net (rename switch_5_ "switch<5>")
              (joined
                (portRef (member switch 2))
                (portRef I (instanceRef switch_5_IBUF_renamed_20))
              )
            )
            (net (rename switch_4_ "switch<4>")
              (joined
                (portRef (member switch 3))
                (portRef I (instanceRef switch_4_IBUF_renamed_21))
              )
            )
            (net (rename switch_3_ "switch<3>")
              (joined
                (portRef (member switch 4))
                (portRef I (instanceRef switch_3_IBUF_renamed_22))
              )
            )
            (net (rename switch_2_ "switch<2>")
              (joined
                (portRef (member switch 5))
                (portRef I (instanceRef switch_2_IBUF_renamed_23))
              )
            )
            (net (rename switch_1_ "switch<1>")
              (joined
                (portRef (member switch 6))
                (portRef I (instanceRef switch_1_IBUF_renamed_24))
              )
            )
            (net (rename switch_0_ "switch<0>")
              (joined
                (portRef (member switch 7))
                (portRef I (instanceRef switch_0_IBUF_renamed_25))
              )
            )
            (net button
              (joined
                (portRef button)
                (portRef I (instanceRef button_IBUF_renamed_26))
              )
            )
            (net (rename data_7_ "data<7>")
              (joined
                (portRef (member data 0))
                (portRef O (instanceRef data_7_OBUF))
              )
            )
            (net (rename data_6_ "data<6>")
              (joined
                (portRef (member data 1))
                (portRef O (instanceRef data_6_OBUF))
              )
            )
            (net (rename data_5_ "data<5>")
              (joined
                (portRef (member data 2))
                (portRef O (instanceRef data_5_OBUF))
              )
            )
            (net (rename data_4_ "data<4>")
              (joined
                (portRef (member data 3))
                (portRef O (instanceRef data_4_OBUF))
              )
            )
            (net (rename data_3_ "data<3>")
              (joined
                (portRef (member data 4))
                (portRef O (instanceRef data_3_OBUF))
              )
            )
            (net (rename data_2_ "data<2>")
              (joined
                (portRef (member data 5))
                (portRef O (instanceRef data_2_OBUF))
              )
            )
            (net (rename data_1_ "data<1>")
              (joined
                (portRef (member data 6))
                (portRef O (instanceRef data_1_OBUF))
              )
            )
            (net (rename data_0_ "data<0>")
              (joined
                (portRef (member data 7))
                (portRef O (instanceRef data_0_OBUF))
              )
            )
            (net hSync
              (joined
                (portRef hSync)
                (portRef O (instanceRef hSync_OBUF))
              )
            )
            (net vSync
              (joined
                (portRef vSync)
                (portRef O (instanceRef vSync_OBUF))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_9__rt "MyVGA/Mcount_s_column_counter_cy<9>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_9__rt_renamed_27))
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_9__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_9__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_8__rt "MyVGA/Mcount_s_column_counter_cy<8>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_8__rt_renamed_28))
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_8__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_8__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_7__rt "MyVGA/Mcount_s_column_counter_cy<7>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_7__rt_renamed_29))
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_7__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_7__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_6__rt "MyVGA/Mcount_s_column_counter_cy<6>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_6__rt_renamed_30))
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_6__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_6__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_5__rt "MyVGA/Mcount_s_column_counter_cy<5>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_5__rt_renamed_31))
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_5__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_5__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_4__rt "MyVGA/Mcount_s_column_counter_cy<4>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_4__rt_renamed_32))
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_4__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_4__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_3__rt "MyVGA/Mcount_s_column_counter_cy<3>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_3__rt_renamed_33))
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_3__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_3__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_2__rt "MyVGA/Mcount_s_column_counter_cy<2>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_2__rt_renamed_34))
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_2__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_2__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_cy_1__rt "MyVGA/Mcount_s_column_counter_cy<1>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_cy_1__rt_renamed_35))
                (portRef S (instanceRef MyVGA_Mcount_s_column_counter_cy_1__))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_1__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_8__rt "MyVGA/Mcount_s_row_counter_cy<8>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_8__rt_renamed_36))
                (portRef S (instanceRef MyVGA_Mcount_s_row_counter_cy_8__))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_8__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_7__rt "MyVGA/Mcount_s_row_counter_cy<7>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_7__rt_renamed_37))
                (portRef S (instanceRef MyVGA_Mcount_s_row_counter_cy_7__))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_7__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_6__rt "MyVGA/Mcount_s_row_counter_cy<6>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_6__rt_renamed_38))
                (portRef S (instanceRef MyVGA_Mcount_s_row_counter_cy_6__))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_6__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_5__rt "MyVGA/Mcount_s_row_counter_cy<5>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_5__rt_renamed_39))
                (portRef S (instanceRef MyVGA_Mcount_s_row_counter_cy_5__))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_5__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_4__rt "MyVGA/Mcount_s_row_counter_cy<4>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_4__rt_renamed_40))
                (portRef S (instanceRef MyVGA_Mcount_s_row_counter_cy_4__))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_4__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_3__rt "MyVGA/Mcount_s_row_counter_cy<3>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_3__rt_renamed_41))
                (portRef S (instanceRef MyVGA_Mcount_s_row_counter_cy_3__))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_3__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_2__rt "MyVGA/Mcount_s_row_counter_cy<2>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_2__rt_renamed_42))
                (portRef S (instanceRef MyVGA_Mcount_s_row_counter_cy_2__))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_2__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_cy_1__rt "MyVGA/Mcount_s_row_counter_cy<1>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_cy_1__rt_renamed_43))
                (portRef S (instanceRef MyVGA_Mcount_s_row_counter_cy_1__))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_1__))
              )
            )
            (net (rename MyVGA_Mcount_s_column_counter_xor_10__rt "MyVGA/Mcount_s_column_counter_xor<10>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_column_counter_xor_10__rt_renamed_44))
                (portRef LI (instanceRef MyVGA_Mcount_s_column_counter_xor_10__))
              )
            )
            (net (rename MyVGA_Mcount_s_row_counter_xor_9__rt "MyVGA/Mcount_s_row_counter_xor<9>_rt")
              (joined
                (portRef O (instanceRef MyVGA_Mcount_s_row_counter_xor_9__rt_renamed_45))
                (portRef LI (instanceRef MyVGA_Mcount_s_row_counter_xor_9__))
              )
            )
            (net (rename MyVGA_VGA_data_7_rstpot "MyVGA/VGA_data_7_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_data_7))
                (portRef O (instanceRef MyVGA_VGA_data_7_rstpot_renamed_46))
              )
            )
            (net (rename MyVGA_VGA_data_6_rstpot "MyVGA/VGA_data_6_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_data_6))
                (portRef O (instanceRef MyVGA_VGA_data_6_rstpot_renamed_47))
              )
            )
            (net (rename MyVGA_VGA_data_5_rstpot "MyVGA/VGA_data_5_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_data_5))
                (portRef O (instanceRef MyVGA_VGA_data_5_rstpot_renamed_48))
              )
            )
            (net (rename MyVGA_VGA_data_4_rstpot "MyVGA/VGA_data_4_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_data_4))
                (portRef O (instanceRef MyVGA_VGA_data_4_rstpot_renamed_49))
              )
            )
            (net (rename MyVGA_VGA_data_3_rstpot "MyVGA/VGA_data_3_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_data_3))
                (portRef O (instanceRef MyVGA_VGA_data_3_rstpot_renamed_50))
              )
            )
            (net (rename MyVGA_VGA_data_2_rstpot "MyVGA/VGA_data_2_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_data_2))
                (portRef O (instanceRef MyVGA_VGA_data_2_rstpot_renamed_51))
              )
            )
            (net (rename MyVGA_VGA_data_1_rstpot "MyVGA/VGA_data_1_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_data_1))
                (portRef O (instanceRef MyVGA_VGA_data_1_rstpot_renamed_52))
              )
            )
            (net (rename MyVGA_VGA_data_0_rstpot "MyVGA/VGA_data_0_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_data_0))
                (portRef O (instanceRef MyVGA_VGA_data_0_rstpot_renamed_53))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef MyVGA_s_column_counter_10__GND_34_o_equal_10_o_10__SW0))
                (portRef I4 (instanceRef MyVGA_VGA_hSync_rstpot_F))
              )
            )
            (net (rename MyVGA_VGA_vSync_rstpot "MyVGA/VGA_vSync_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_vSync_renamed_54))
                (portRef O (instanceRef MyVGA_VGA_vSync_rstpot_renamed_55))
              )
            )
            (net (rename MyVGA_VGA_hSync_rstpot "MyVGA/VGA_hSync_rstpot")
              (joined
                (portRef D (instanceRef MyVGA_VGA_hSync_renamed_56))
                (portRef O (instanceRef MyVGA_VGA_hSync_rstpot_renamed_57))
              )
            )
            (net (rename MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o21 "MyVGA/s_column_counter[10]_s_row_counter[9]_AND_5_o21")
              (joined
                (portRef O (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o2_1))
                (portRef I4 (instanceRef MyVGA_VGA_data_6_rstpot_renamed_47))
                (portRef I4 (instanceRef MyVGA_VGA_data_5_rstpot_renamed_48))
                (portRef I4 (instanceRef MyVGA_VGA_data_4_rstpot_renamed_49))
                (portRef I4 (instanceRef MyVGA_VGA_data_3_rstpot_renamed_50))
                (portRef I4 (instanceRef MyVGA_VGA_data_2_rstpot_renamed_51))
                (portRef I4 (instanceRef MyVGA_VGA_data_1_rstpot_renamed_52))
                (portRef I4 (instanceRef MyVGA_VGA_data_0_rstpot_renamed_53))
              )
            )
            (net (rename MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o11 "MyVGA/s_column_counter[10]_s_row_counter[9]_AND_5_o11")
              (joined
                (portRef O (instanceRef MyVGA_s_column_counter_10__s_row_counter_9__AND_5_o1_1))
                (portRef I5 (instanceRef MyVGA_VGA_data_6_rstpot_renamed_47))
                (portRef I5 (instanceRef MyVGA_VGA_data_5_rstpot_renamed_48))
                (portRef I5 (instanceRef MyVGA_VGA_data_4_rstpot_renamed_49))
                (portRef I5 (instanceRef MyVGA_VGA_data_3_rstpot_renamed_50))
                (portRef I5 (instanceRef MyVGA_VGA_data_2_rstpot_renamed_51))
                (portRef I5 (instanceRef MyVGA_VGA_data_1_rstpot_renamed_52))
                (portRef I5 (instanceRef MyVGA_VGA_data_0_rstpot_renamed_53))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef MyVGA_VGA_hSync_rstpot_F))
                (portRef I0 (instanceRef MyVGA_VGA_hSync_rstpot_renamed_57))
              )
            )
            (net N11
              (joined
                (portRef O (instanceRef MyVGA_VGA_hSync_rstpot_G))
                (portRef I1 (instanceRef MyVGA_VGA_hSync_rstpot_renamed_57))
              )
            )
          )
      )
    )
  )

  (design VGA_top
    (cellRef VGA_top
      (libraryRef VGA_top_lib)
    )
    (property PART (string "xc6slx9-2-csg324") (owner "Xilinx"))
  )
)

