#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 10 23:24:16 2025
# Process ID: 35320
# Current directory: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23444 C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.xpr
# Log file: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/vivado.log
# Journal file: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2\vivado.jou
# Running On: LAPTOP-9093UH2M, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 7931 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/viv/SpartanTracker/lab7_2' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/ip_repo/hdmi_tc_2', nor could it be found using path 'D:/viv/SpartanTracker/ip_repo/hdmi_tc_2'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Saw.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/DDS_Saw.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Sine.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/DDS_Sine.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Square.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/DDS_Square.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Triangle.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/DDS_Triangle.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/PCMSerializer.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/PCMSerializer.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/PhaseAccumulator.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/PhaseAccumulator.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Phrase_data.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/Phrase_data.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Saw_LUT.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/Saw_LUT.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Sine_LUT.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/Sine_LUT.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Square_LUT.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/Square_LUT.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Triangle_LUT.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/Triangle_LUT.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/clk_divider.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/clk_divider.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/keycode_mapper.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/keycode_mapper.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/mixer.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/mixer.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/playback.sv', nor could it be found using path 'D:/viv/SpartanTracker/HDL/playback.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/ip_repo/hdmi_tc_2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mb_block.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mb_block_hdmi_text_controller_0_0

open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.363 ; gain = 404.707
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Phrase_data.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/PixelCode.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Square_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/mixer.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Color_Mapper.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Saw.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Sine.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/font_rom.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/clk_divider.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Synth_Top_test.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/PCMSerializer.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Square.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/VGA_controler.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/keycode_mapper.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/playback.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Triangle.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Tracker_Top.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Saw_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/PhaseAccumulator.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Triangle_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Sine_LUT.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Saw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Sine.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Square.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Triangle.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/PCMSerializer.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/PhaseAccumulator.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Phrase_data.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Saw_LUT.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Saw.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Sine.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Square.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/DDS_Triangle.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/PCMSerializer.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/PhaseAccumulator.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Phrase_data.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Saw_LUT.sv}
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Sine_LUT.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Square_LUT.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Triangle_LUT.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/clk_divider.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/keycode_mapper.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/mixer.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Sine_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Square_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/Triangle_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/clk_divider.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/keycode_mapper.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/mixer.sv}
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/playback.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/HDL/playback.sv
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Synth_Top_test.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Synth_Top_test.sv
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/VGA_controler.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/VGA_controler.sv
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/font_rom.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/font_rom.sv
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Saw.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Sine.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Square.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Triangle.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/PCMSerializer.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/PhaseAccumulator.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Phrase_data.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Saw_LUT.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Sine_LUT.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Square_LUT.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Triangle_LUT.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/clk_divider.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/keycode_mapper.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/mixer.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/playback.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Saw.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Sine.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Square.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/DDS_Triangle.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/PCMSerializer.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/PhaseAccumulator.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Phrase_data.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Saw_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Sine_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Square_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Triangle_LUT.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/clk_divider.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/keycode_mapper.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/mixer.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/playback.sv}
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PixelCode.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/design_source/tracker_top.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PixelCode.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/design_source/tracker_top.sv}
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/PixelCode.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Color_Mapper.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Tracker_Top.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/PixelCode.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Color_Mapper.sv C:/Users/Administrator/ECE385/git_repo/SpartanTracker/HDL/Tracker_Top.sv}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - usb_keycode
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - synth_clock
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_cursor
Adding component instance block -- xilinx.com:user:hdmi_tc_v2:1.0 - hdmi_tc_0
Successfully read diagram <mb_block> from block design file <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1260.801 ; gain = 10.766
add_files -norecurse -scan_for_includes {C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/PCMSerializer.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/VGA_controler.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/PixelCode.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/PhaseAccumulator.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/DDS_Sine.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/DDS_Square.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Phrase_data.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/clk_divider.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Triangle_LUT.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Saw_LUT.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/keycode_mapper.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/DDS_Saw.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Sine_LUT.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/font_rom.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/mixer.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Color_Mapper.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Synth_Top_test.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Tracker_Top.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/playback.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Square_LUT.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/DDS_Triangle.sv}
import_files -force -norecurse {C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/PCMSerializer.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/VGA_controler.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/PixelCode.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/PhaseAccumulator.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/DDS_Sine.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/DDS_Square.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Phrase_data.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/clk_divider.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Triangle_LUT.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Saw_LUT.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/keycode_mapper.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/DDS_Saw.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Sine_LUT.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/font_rom.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/mixer.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Color_Mapper.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Synth_Top_test.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Tracker_Top.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/playback.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/Square_LUT.sv C:/Users/Administrator/ECE385/recent/SpartanTracker/HDL/DDS_Triangle.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
mb_block_hdmi_text_controller_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_ip_catalog -add_ip C:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml -repo_path c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/ip_repo/hdmi_tc_2
CRITICAL WARNING: [IP_Flow 19-2246] Failed to add IP 'C:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' to repository 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/ip_repo/hdmi_tc_2' because the specified repository is not valid.
0
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_block_hdmi_text_controller_0_0 (hdmi_tc_v2.0 1.0) from revision 33 to revision 32
WARNING: [IP_Flow 19-4704] Upgraded port 'cursor_x' out differs from original direction in
WARNING: [IP_Flow 19-4704] Upgraded port 'cursor_y' out differs from original direction in
WARNING: [IP_Flow 19-4698] Upgrade has added port 'vsync_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_0'. These changes may impact your design.
ERROR: [BD 41-249] Net 'cursor_x_0_1' already has a source port '/cursor_x_0' connected to it; Another source port cannot be connected to this net.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'mb_block_hdmi_text_controller_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
report_ip_status -name ip_status 
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
remove_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1453.000 ; gain = 0.000
add_files -norecurse -scan_for_includes C:/Users/Administrator/ECE385/recent/SpartanTracker/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1453.000 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  C:/Users/Administrator/ECE385/recent/SpartanTracker/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -force -quiet
open_bd_design {C:/Users/Administrator/ECE385/recent/SpartanTracker/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/Users/Administrator/ECE385/recent/SpartanTracker/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - usb_keycode
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - synth_clock
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_cursor
Adding component instance block -- xilinx.com:user:hdmi_tc_v2:1.0 - hdmi_tc_0
Successfully read diagram <mb_block> from block design file <C:/Users/Administrator/ECE385/recent/SpartanTracker/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd>
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/recent/SpartanTracker/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/recent/SpartanTracker/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd
Wrote  : <C:/Users/Administrator/ECE385/recent/SpartanTracker/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
add_files -norecurse -scan_for_includes C:/Users/Administrator/ECE385/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mb_block.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mb_block_hdmi_text_controller_0_0

add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.164 ; gain = 0.000
export_ip_user_files -of_objects  [get_files  C:/Users/Administrator/ECE385/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -force -quiet
import_files -force -norecurse C:/Users/Administrator/ECE385/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd
WARNING: [IP_Flow 19-2162] IP 'mb_block_hdmi_text_controller_0_0' is locked:
* IP definition 'hdmi_tc_v2.0 (1.0)' for IP 'mb_block_hdmi_text_controller_0_0' (customized with software release 2022.2) has a different revision in the IP Catalog.
export_ip_user_files -of_objects  [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
Reading block design file <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - timer_usb_axi
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - spi_usb
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - usb_rst
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - usb_int
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - usb_keycode
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - synth_clock
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_cursor
Adding component instance block -- xilinx.com:user:hdmi_tc_v2:1.0 - hdmi_tc_0
Successfully read diagram <mb_block> from block design file <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd>
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name hdmi_tc_v2_v1_0_project -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/administrator/ece385/git_repo/spartantracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.293 ; gain = 196.434
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdl/negedge_detector.sv'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdl/negedge_detector.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdl/negedge_detector.sv' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdl/negedge_detector.sv'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 33 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
INFO: [IP_Flow 19-3420] Updated mb_block_hdmi_text_controller_0_0 to use current project options
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_block_hdmi_text_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tc_0 .
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1886.211 ; gain = 218.918
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_hdmi_text_controller_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
[Wed Dec 10 23:44:46 2025] Launched mb_block_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/tracker_top.dcp
launch_runs synth_1 -jobs 8
[Wed Dec 10 23:48:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
set_param general.maxThreads 8
8
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec 10 23:49:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec 10 23:51:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec 10 23:52:22 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec 10 23:54:55 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -top
write_hw_platform -fixed -include_bit -force -file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 2 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
set_property location {5 1980 760} [get_bd_cells microblaze_0_axi_intc]
set_property location {5 1955 963} [get_bd_cells microblaze_0_axi_intc]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4097.562 ; gain = 2029.863
set_property PROGRAM.FILE {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/tracker_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Synth_Top_test.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Synth_Top_test.sv
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Color_Mapper.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Color_Mapper.sv
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/font_rom.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/font_rom.sv
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/VGA_controler.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/VGA_controler.sv
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/tracker_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 11 01:50:36 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
[Thu Dec 11 01:50:36 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/tracker_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 11 02:01:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
[Thu Dec 11 02:01:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ipx::edit_ip_in_project -upgrade true -name hdmi_tc_v2_v1_0_project -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/administrator/ece385/git_repo/spartantracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4325.676 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 4325.676 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 34 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_block_hdmi_text_controller_0_0 (hdmi_tc_v2.0 1.0) from revision 33 to revision 34
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_block_hdmi_text_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tc_0 .
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 4375.152 ; gain = 14.258
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_hdmi_text_controller_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
[Thu Dec 11 13:37:07 2025] Launched mb_block_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated mb_block_hdmi_text_controller_0_0 to use current project options
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_block_hdmi_text_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tc_0 .
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_hdmi_text_controller_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
[Thu Dec 11 13:38:04 2025] Launched mb_block_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/tracker_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 11 13:40:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
[Thu Dec 11 13:40:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
ipx::edit_ip_in_project -upgrade true -name hdmi_tc_v2_v1_0_project -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/administrator/ece385/git_repo/spartantracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 35 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_block_hdmi_text_controller_0_0 (hdmi_tc_v2.0 1.0) from revision 34 to revision 35
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_block_hdmi_text_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tc_0 .
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_hdmi_text_controller_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
[Thu Dec 11 13:58:04 2025] Launched mb_block_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
make_wrapper -files [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -top
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
ipx::edit_ip_in_project -upgrade true -name hdmi_tc_v2_v1_0_project -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/administrator/ece385/git_repo/spartantracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project lab7_2
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
delete_bd_objs [get_bd_nets cursor_y_0_1]
delete_bd_objs [get_bd_nets cursor_x_0_1]
current_project hdmi_tc_v2_v1_0_project
current_project lab7_2
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/keycode_mapper.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/keycode_mapper.sv
current_project hdmi_tc_v2_v1_0_project
add_files -norecurse -scan_for_includes -copy_to c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/src C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/keycode_mapper.sv
ERROR: [Common 17-69] Command failed: '-scan_for_includes' and '-copy_to' are mutually exclusive and cannot be paired together.

add_files -norecurse -copy_to c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/src C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/keycode_mapper.sv
update_compile_order -fileset sources_1
current_project lab7_2
current_project hdmi_tc_v2_v1_0_project
update_compile_order -fileset sources_1
current_project lab7_2
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
current_project hdmi_tc_v2_v1_0_project
current_project lab7_2
current_project hdmi_tc_v2_v1_0_project
add_files -norecurse -copy_to c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/src C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PixelCode.sv
update_compile_order -fileset sources_1
current_project lab7_2
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
current_project hdmi_tc_v2_v1_0_project
current_project lab7_2
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
current_project hdmi_tc_v2_v1_0_project
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 36 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_block_hdmi_text_controller_0_0 (hdmi_tc_v2.0 1.0) from revision 35 to revision 36
WARNING: [IP_Flow 19-4704] Upgraded port 'cursor_x' out differs from original direction in
WARNING: [IP_Flow 19-4704] Upgraded port 'cursor_y' out differs from original direction in
WARNING: [IP_Flow 19-4698] Upgrade has added port 'keycode_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'keycode_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'phrase_input'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pix_codes'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'selection_type'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'mb_block_hdmi_text_controller_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_block_hdmi_text_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/hdmi_tc_0/keycode_0
/hdmi_tc_0/keycode_1
/hdmi_tc_0/phrase_input
/hdmi_tc_0/selection_type

Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tc_0 .
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_hdmi_text_controller_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
[Thu Dec 11 14:44:55 2025] Launched mb_block_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
startgroup
make_bd_pins_external  [get_bd_pins hdmi_tc_0/keycode_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins hdmi_tc_0/keycode_1] [get_bd_pins hdmi_tc_0/phrase_input] [get_bd_pins hdmi_tc_0/selection_type]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins hdmi_tc_0/cursor_x] [get_bd_pins hdmi_tc_0/cursor_y] [get_bd_pins hdmi_tc_0/pix_codes]
endgroup
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -top
delete_bd_objs [get_bd_ports cursor_x_0]
delete_bd_objs [get_bd_ports cursor_y_0]
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/tracker_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 11 15:07:22 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
[Thu Dec 11 15:07:22 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
update_files -from_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv -to_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv'
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/tracker_top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 11 15:15:22 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
[Thu Dec 11 15:15:22 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
set_param general.maxThreads 8
8
write_hw_platform -fixed -include_bit -force -file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
report_ip_status -name ip_status 
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
file mkdir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv w ]
add_files -fileset sim_1 C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mb_block_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'mb_block_axi_gpio_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'mb_block_wrapper'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-81] Using sources from local definition of IP 'mb_block_hdmi_text_controller_0_0' (hdmi_tc_v2_v1_0_36) from 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mb_block_wrapper'...
Generating merged BMM file for the design top 'mb_block_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'mb_block_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mb_block_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_0_0/mb_block_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_xlconcat_0_0/sim/mb_block_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/hdmi_tx_ip/sim/hdmi_tx_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_ip/clk_wiz_ip_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_ip_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/clk_wiz_ip/clk_wiz_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/src/VRAMBlockMemory/sim/VRAMBlockMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAMBlockMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/Color_Mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_mapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/src/PixelCode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelCode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/src/keycode_mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_hdmi_text_controller_0_0/sim/mb_block_hdmi_text_controller_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_hdmi_text_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1TK4492
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_UT2LJ
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1ST4AV9
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1VI1NO
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_1SCR8U8
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_2FAMHT
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1QRRYF7
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_3PYGGY
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_1XO1QIY
INFO: [VRFC 10-311] analyzing module mb_block
INFO: [VRFC 10-311] analyzing module mb_block_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_G5BFEQ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_5YIJ0K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_block_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj mb_block_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_microblaze_0_0/sim/mb_block_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_dlmb_v10_0/sim/mb_block_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_ilmb_v10_0/sim/mb_block_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/sim/mb_block_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/sim/mb_block_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/sim/mb_block_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_microblaze_0_axi_intc_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_mdm_1_0/sim/mb_block_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/sim/mb_block_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_rst_clk_wiz_1_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_axi_uartlite_0_0/sim/mb_block_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_uartlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_axi_timer_0_0/sim/mb_block_axi_timer_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_timer_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_axi_quad_spi_0_0/sim/mb_block_axi_quad_spi_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_quad_spi_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_0_0/sim/mb_block_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_0_1/sim/mb_block_axi_gpio_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_1_0/sim/mb_block_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ip/mb_block_axi_gpio_0_2/sim/mb_block_axi_gpio_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mb_block_axi_gpio_0_2'
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_block_wrapper_behav xil_defaultlib.mb_block_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_block_wrapper_behav xil_defaultlib.mb_block_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'keycode' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'phrase_input' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:158]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 27 for port 'm_axi_arprot' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3401]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 27 for port 'm_axi_awprot' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3405]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1936]
WARNING: [VRFC 10-5021] port 'io0_t' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1945]
WARNING: [VRFC 10-5021] port 'generateout0' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1979]
WARNING: [VRFC 10-5021] port 'aux0_din' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:168]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3586]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3632]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/Color_Mapper.sv" Line 17. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/src/PixelCode.sv" Line 6. Module PixelCode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/Color_Mapper.sv" Line 17. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/src/PixelCode.sv" Line 6. Module PixelCode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_23.mdm_funcs
Compiling package ieee.std_logic_signed
Compiling package microblaze_v11_0_10.microblaze_types
Compiling package microblaze_v11_0_10.microblaze_isa
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_21.lmb_bram_if_funcs
Compiling package xpm.vcomponents
Compiling package axi_timer_v2_0_29.tc_types
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture mb_block_axi_gpio_0_2_arch of entity xil_defaultlib.mb_block_axi_gpio_0_2 [mb_block_axi_gpio_0_2_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_rx [\uartlite_rx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_tx [\uartlite_tx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_core [\uartlite_core(c_family="spartan...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.axi_uartlite [\axi_uartlite(c_family="spartan7...]
Compiling architecture mb_block_axi_uartlite_0_0_arch of entity xil_defaultlib.mb_block_axi_uartlite_0_0 [mb_block_axi_uartlite_0_0_defaul...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.mb_block_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.mb_block_clk_wiz_0_0
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.color_mapper
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.VRAMBlockMemory
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI_de...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.usb
Compiling module xil_defaultlib.PixelCode
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0(C_RED_WIDTH=4,C_GRE...
Compiling module xil_defaultlib.hdmi_tx_ip
Compiling module xil_defaultlib.hdmi_text_controller_v1_0
Compiling module xil_defaultlib.mb_block_hdmi_text_controller_0_...
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_23.MB_BSCANE2 [\MB_BSCANE2(c_target=spartan7,jt...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_23.MB_LUT1 [\MB_LUT1(c_target=spartan7,init=...]
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(init_out=1,preselect_i...]
Compiling architecture bufgce_1_v of entity unisim.BUFGCE_1 [bufgce_1_default]
Compiling architecture imp of entity mdm_v3_2_23.MB_BUFGCE_1 [\MB_BUFGCE_1(c_target=spartan7)\]
Compiling architecture imp of entity mdm_v3_2_23.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_23.MB_FDC_1 [\MB_FDC_1(c_target=spartan7)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_23.MB_FDRE_1 [\MB_FDRE_1(c_target=spartan7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture imp of entity mdm_v3_2_23.JTAG_CONTROL [\JTAG_CONTROL(c_target=spartan7,...]
Compiling architecture imp of entity mdm_v3_2_23.MDM_Core [\MDM_Core(c_target=spartan7,c_jt...]
Compiling architecture imp of entity mdm_v3_2_23.MDM [\MDM(c_family="spartan7",c_devic...]
Compiling architecture mb_block_mdm_1_0_arch of entity xil_defaultlib.mb_block_mdm_1_0 [mb_block_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_10.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000001000111000")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0001000001100000")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRLC16E [\MB_SRLC16E(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.address_hit [\address_hit(c_target=spartan7,c...]
Compiling architecture imp of entity microblaze_v11_0_10.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_10.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_10.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXCY [\MB_MUXCY(c_target=spartan7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT5 [\MB_LUT5(c_target=spartan7,init=...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT5 [\MB_LUT5(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010101")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDRE [\MB_FDRE(c_target=spartan7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011110000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MULT_AND [\MB_MULT_AND(c_target=spartan7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDRSE [\MB_FDRSE(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDSE [\MB_FDSE(c_target=spartan7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=spartan...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDS [\MB_FDS(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDR [\MB_FDR(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.PreFetch_Buffer [\PreFetch_Buffer(c_instr_size=32...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.Decode [\Decode(c_data_size=32,c_instr_s...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_10.barrel_shift [\barrel_shift(c_data_size=32,c_a...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_RAM32X1D [\MB_RAM32X1D(c_target=spartan7,c...]
Compiling architecture imp of entity microblaze_v11_0_10.Register_File_Bit [\Register_File_Bit(c_target=spar...]
Compiling architecture imp of entity microblaze_v11_0_10.Register_File [\Register_File(c_data_size=32,c_...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDE [\MB_FDE(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select [\Operand_Select(c_data_size=32,c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7)(0,7)...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_10.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture imp of entity microblaze_v11_0_10.ALU [\ALU(c_data_size=32,c_area_optim...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010001110")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110010101010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXF7 [\MB_MUXF7(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.Shift_Logic_Bit [\Shift_Logic_Bit(c_target=sparta...]
Compiling architecture imp of entity microblaze_v11_0_10.carry_equal [\carry_equal(c_target=spartan7,s...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111100")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001100")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011101110")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.count_leading_zeros [count_leading_zeros_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT2 [\MB_LUT2(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.Shift_Logic_Module [\Shift_Logic_Module(c_data_size=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,ac...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,al...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,ac...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000010000001110...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FD [\MB_FD(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.Result_Mux_Bit [\Result_Mux_Bit(c_target=spartan...]
Compiling architecture imp of entity microblaze_v11_0_10.Result_Mux [\Result_Mux(c_data_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_10.Zero_Detect [\Zero_Detect(c_data_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_10.MSR_Reg_Bit [\MSR_Reg_Bit(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MSR_Reg [\MSR_Reg(c_target=spartan7,c_dat...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000001100110")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.PC_Bit [\PC_Bit(c_target=spartan7,c_rese...]
Compiling architecture imp of entity microblaze_v11_0_10.PC_Bit [\PC_Bit(c_target=spartan7,c_ex_r...]
Compiling architecture imp of entity microblaze_v11_0_10.PC_Module [\PC_Module(c_data_size=32,c_addr...]
Compiling architecture imp of entity microblaze_v11_0_10.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_10.Data_Flow [\Data_Flow(c_data_size=32,c_inst...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100001110111100010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011110001000011110...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001010100010111100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000101010001111100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011001100000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT2 [\MB_LUT2(c_target=spartan7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000100010001000100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_10.mux4_8 [\mux4_8(c_allow_lut6=true,c_targ...]
Compiling architecture imp of entity microblaze_v11_0_10.Byte_Doublet_Handle [\Byte_Doublet_Handle(c_data_size...]
Compiling architecture imp of entity microblaze_v11_0_10.mux_bus [\mux_bus(c_target=spartan7,c_all...]
Compiling architecture imp of entity microblaze_v11_0_10.instr_mux [\instr_mux(c_instr_size=32,c_lmb...]
Compiling architecture imp of entity microblaze_v11_0_10.MicroBlaze_Area [\MicroBlaze_Area(c_num_sync_ff_c...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_10.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MicroBlaze [\MicroBlaze(c_freq=100000000,g_t...]
Compiling architecture mb_block_microblaze_0_0_arch of entity xil_defaultlib.mb_block_microblaze_0_0 [mb_block_microblaze_0_0_default]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_17.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_17.intc_core [\intc_core(c_family="spartan7",c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_17.axi_intc [\axi_intc(c_family="spartan7",c_...]
Compiling architecture mb_block_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.mb_block_microblaze_0_axi_intc_0 [mb_block_microblaze_0_axi_intc_0...]
Compiling module xil_defaultlib.m00_couplers_imp_1TK4492
Compiling module xil_defaultlib.m01_couplers_imp_UT2LJ
Compiling module xil_defaultlib.m02_couplers_imp_1ST4AV9
Compiling module xil_defaultlib.m03_couplers_imp_1VI1NO
Compiling module xil_defaultlib.m04_couplers_imp_1SCR8U8
Compiling module xil_defaultlib.m05_couplers_imp_2FAMHT
Compiling module xil_defaultlib.m06_couplers_imp_1QRRYF7
Compiling module xil_defaultlib.m07_couplers_imp_3PYGGY
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fff4e99147e]
[1]  [0x7ff6baee66f9]
[2] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x1674203) [0x7ff6bcbabd33]
[3] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x162649c) [0x7ff6bcb5dfcc]
[4] (OPENSSL_Applink+0x1e9143) [0x7ff6bb4ae863]
[5] (OPENSSL_Applink+0x1e3bb9) [0x7ff6bb4a92d9]
[6] (OPENSSL_Applink+0x41519) [0x7ff6bb306c39]
[7] (configthreadlocale+0x92) [0x7fff4c0f1bb2]
[8] (BaseThreadInitThunk+0x14) [0x7fff4dfb7374]

Done
Wrote crash dump file "C:\Users\ADMINI~1\AppData\Local\Temp\xelab.exe-0f282d.dmp"
0x00007FF6BAEE66F9 (0x0000021A3313F5E0 0x0000021A29E52C30 0x0000000000000000 0x0000000000000000)
0x00007FF6BCBABD33 (0x0000021A331BE0F0 0x0000021A20E15FD0 0x0000021A331BE0F0 0x0000000000000000), boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data() + 0x1674203 bytes(s)
0x00007FF6BCB5DFCC (0x0000021A20DA7950 0x0000000000000038 0x4924924924924925 0x00007FFF4E93F186), boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data() + 0x162649C bytes(s)
0x00007FF6BB4AE863 (0x0000021A331BE0F0 0x000000B08AB3AF68 0x000000B08AB3AF68 0x0000000000000000), OPENSSL_Applink() + 0x1E9143 bytes(s)
0x00007FF6BB4A92D9 (0x0000021A32CADE60 0x0000000000000000 0x0000000000000000 0x0000000000000000), OPENSSL_Applink() + 0x1E3BB9 bytes(s)
0x00007FF6BB306C39 (0x0000021A32CADE60 0x0000000000000000 0x0000000000000000 0x0000000000000000), OPENSSL_Applink() + 0x41519 bytes(s)
0x00007FFF4C0F1BB2 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), configthreadlocale() + 0x92 bytes(s)
0x00007FFF4DFB7374 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), BaseThreadInitThunk() + 0x14 bytes(s)
0x00007FFF4E93CC91 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), RtlUserThreadStart() + 0x21 bytes(s)
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mb_block_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'mb_block_wrapper'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-81] Using sources from local definition of IP 'mb_block_hdmi_text_controller_0_0' (hdmi_tc_v2_v1_0_36) from 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'mb_block_wrapper'...
Generating merged BMM file for the design top 'mb_block_wrapper'...
INFO: [SIM-utils-54] Inspecting design source files for 'mb_block_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mb_block_wrapper_vlog.prj"
"xvhdl --incr --relax -prj mb_block_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_block_wrapper_behav xil_defaultlib.mb_block_wrapper xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_block_wrapper_behav xil_defaultlib.mb_block_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PixelCode.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PixelCode.sv
set_property top tb_tracker_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tracker_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_tracker_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-81] Using sources from local definition of IP 'mb_block_hdmi_text_controller_0_0' (hdmi_tc_v2_v1_0_36) from 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_tracker_top'...
Generating merged BMM file for the design top 'tb_tracker_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tracker_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tracker_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Saw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Sine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Square
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Triangle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PCMSerializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCMSerializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhaseAccumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhraseData
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SawLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SineLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SquareLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tracker_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriangleLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/clk_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/mixer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module playback_phrase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tracker_top
"xvhdl --incr --relax -prj tb_tracker_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tracker_top_behav xil_defaultlib.tb_tracker_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tracker_top_behav xil_defaultlib.tb_tracker_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'uart_send_byte' is not declared [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv:110]
ERROR: [VRFC 10-2989] 'uart_send_byte' is not declared [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv:111]
ERROR: [VRFC 10-2989] 'uart_send_byte' is not declared [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv:112]
ERROR: [VRFC 10-2989] 'uart_send_byte' is not declared [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv:113]
ERROR: [VRFC 10-2989] 'uart_send_byte' is not declared [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv:114]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tracker_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_tracker_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-81] Using sources from local definition of IP 'mb_block_hdmi_text_controller_0_0' (hdmi_tc_v2_v1_0_36) from 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_tracker_top'...
Generating merged BMM file for the design top 'tb_tracker_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tracker_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tracker_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Saw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Sine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Square
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Triangle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PCMSerializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCMSerializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhaseAccumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhraseData
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SawLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SineLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SquareLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tracker_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriangleLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/clk_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/mixer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module playback_phrase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tracker_top
"xvhdl --incr --relax -prj tb_tracker_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tracker_top_behav xil_defaultlib.tb_tracker_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tracker_top_behav xil_defaultlib.tb_tracker_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'phrase_input_0' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'keycode' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'phrase_input' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:158]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 27 for port 'm_axi_arprot' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3401]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 27 for port 'm_axi_awprot' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'tempo' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'row' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'user_edit' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:191]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'selection_type' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:192]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1936]
WARNING: [VRFC 10-5021] port 'io0_t' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1945]
WARNING: [VRFC 10-5021] port 'generateout0' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1979]
WARNING: [VRFC 10-5021] port 'aux0_din' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:168]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3586]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3632]
ERROR: [VRFC 10-3818] variable 'cursor_selection' is driven by invalid combination of procedural drivers [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv:20]
WARNING: [VRFC 10-2921] 'cursor_selection' driven by this always_ff block should not be driven by any other process [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tracker_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_tracker_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-81] Using sources from local definition of IP 'mb_block_hdmi_text_controller_0_0' (hdmi_tc_v2_v1_0_36) from 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_tracker_top'...
Generating merged BMM file for the design top 'tb_tracker_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tracker_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tracker_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Saw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Sine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Square
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Triangle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PCMSerializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCMSerializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhaseAccumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhraseData
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SawLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SineLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SquareLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tracker_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriangleLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/clk_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/mixer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module playback_phrase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tracker_top
"xvhdl --incr --relax -prj tb_tracker_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tracker_top_behav xil_defaultlib.tb_tracker_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tracker_top_behav xil_defaultlib.tb_tracker_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'phrase_input_0' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'keycode' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'phrase_input' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:158]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 27 for port 'm_axi_arprot' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3401]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 27 for port 'm_axi_awprot' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'tempo' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'row' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'user_edit' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'selection_type' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:210]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'cursor_selection' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:212]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1936]
WARNING: [VRFC 10-5021] port 'io0_t' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1945]
WARNING: [VRFC 10-5021] port 'generateout0' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1979]
WARNING: [VRFC 10-5021] port 'aux0_din' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:168]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3586]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3632]
ERROR: [VRFC 10-3818] variable 'cursor_selection' is driven by invalid combination of procedural drivers [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv:20]
WARNING: [VRFC 10-2921] 'cursor_selection' driven by this always_ff block should not be driven by any other process [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tracker_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'tb_tracker_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-81] Using sources from local definition of IP 'mb_block_hdmi_text_controller_0_0' (hdmi_tc_v2_v1_0_36) from 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
INFO: [SIM-utils-20] The project contains locked or custom IPs. The pre-compiled version of these IPs will not be referenced and the sources from these IP libraries will be compiled locally.
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_tracker_top'...
Generating merged BMM file for the design top 'tb_tracker_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tracker_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tracker_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Saw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Sine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Square
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Triangle
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PCMSerializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCMSerializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhaseAccumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PhraseData
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SawLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SineLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SquareLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tracker_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriangleLUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/clk_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/mixer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module playback_phrase
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sim_1/new/testBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tracker_top
"xvhdl --incr --relax -prj tb_tracker_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tracker_top_behav xil_defaultlib.tb_tracker_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L microblaze_v11_0_10 -L lmb_v10_v3_0_12 -L lmb_bram_if_cntlr_v4_0_21 -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L mdm_v3_2_23 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uartlite_v2_0_31 -L axi_timer_v2_0_29 -L dist_mem_gen_v8_0_13 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L xlconcat_v2_1_4 -L axi_gpio_v2_0_29 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tracker_top_behav xil_defaultlib.tb_tracker_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'phrase_input_0' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'keycode' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'phrase_input' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:158]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 27 for port 'm_axi_arprot' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3401]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 27 for port 'm_axi_awprot' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3405]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'tempo' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:162]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'row' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:199]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'user_edit' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'selection_type' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:210]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'cursor_selection' [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv:212]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1936]
WARNING: [VRFC 10-5021] port 'io0_t' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1945]
WARNING: [VRFC 10-5021] port 'generateout0' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:1979]
WARNING: [VRFC 10-5021] port 'aux0_din' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/hdmi_text_controller_v1_0.sv:168]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3586]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/sim/mb_block.v:3632]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv" Line 14. Module tracker_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/Color_Mapper.sv" Line 17. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/src/PixelCode.sv" Line 6. Module PixelCode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/clk_divider.sv" Line 1. Module clk_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv" Line 3. Module playback_phrase_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/mixer.sv" Line 5. Module mixer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" Line 3. Module DDS_Sine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" Line 5. Module SineLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" Line 3. Module DDS_Square doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" Line 4. Module SquareLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" Line 3. Module DDS_Saw doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" Line 3. Module SawLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" Line 3. Module DDS_Triangle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" Line 1. Module TriangleLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" Line 3. Module DDS_Sine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" Line 5. Module SineLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" Line 3. Module DDS_Square doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" Line 4. Module SquareLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" Line 3. Module DDS_Saw doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" Line 3. Module SawLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" Line 3. Module DDS_Triangle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" Line 1. Module TriangleLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" Line 3. Module DDS_Sine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" Line 5. Module SineLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" Line 3. Module DDS_Square doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" Line 4. Module SquareLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" Line 3. Module DDS_Saw doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" Line 3. Module SawLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" Line 3. Module DDS_Triangle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" Line 1. Module TriangleLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" Line 3. Module DDS_Sine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" Line 5. Module SineLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" Line 3. Module DDS_Square doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" Line 4. Module SquareLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" Line 3. Module DDS_Saw doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" Line 3. Module SawLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" Line 3. Module DDS_Triangle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" Line 1. Module TriangleLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PCMSerializer.sv" Line 6. Module PCMSerializer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv" Line 1. Module PhraseData doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Tracker_Top.sv" Line 14. Module tracker_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/Color_Mapper.sv" Line 17. Module color_mapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/font_rom.sv" Line 1. Module font_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/hdl/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/src/PixelCode.sv" Line 6. Module PixelCode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/clk_divider.sv" Line 1. Module clk_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv" Line 3. Module playback_phrase_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/mixer.sv" Line 5. Module mixer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" Line 3. Module DDS_Sine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" Line 5. Module SineLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" Line 3. Module DDS_Square doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" Line 4. Module SquareLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" Line 3. Module DDS_Saw doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" Line 3. Module SawLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" Line 3. Module DDS_Triangle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" Line 1. Module TriangleLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" Line 3. Module DDS_Sine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" Line 5. Module SineLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" Line 3. Module DDS_Square doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" Line 4. Module SquareLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" Line 3. Module DDS_Saw doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" Line 3. Module SawLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" Line 3. Module DDS_Triangle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Triangle_LUT.sv" Line 1. Module TriangleLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Sine.sv" Line 3. Module DDS_Sine doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv" Line 5. Module SineLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Square.sv" Line 3. Module DDS_Square doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Square_LUT.sv" Line 4. Module SquareLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Saw.sv" Line 3. Module DDS_Saw doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/PhaseAccumulator.sv" Line 6. Module PhaseAccumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Saw_LUT.sv" Line 3. Module SawLUT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/DDS_Triangle.sv" Line 3. Module DDS_Triangle doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package mdm_v3_2_23.mdm_funcs
Compiling package ieee.std_logic_signed
Compiling package microblaze_v11_0_10.microblaze_types
Compiling package microblaze_v11_0_10.microblaze_isa
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_21.lmb_bram_if_funcs
Compiling package xpm.vcomponents
Compiling package axi_timer_v2_0_29.tc_types
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture mb_block_axi_gpio_0_2_arch of entity xil_defaultlib.mb_block_axi_gpio_0_2 [mb_block_axi_gpio_0_2_default]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.baudrate [\baudrate(c_ratio=54)\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_rx [\uartlite_rx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_tx [\uartlite_tx(c_family="spartan7"...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.uartlite_core [\uartlite_core(c_family="spartan...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_31.axi_uartlite [\axi_uartlite(c_family="spartan7...]
Compiling architecture mb_block_axi_uartlite_0_0_arch of entity xil_defaultlib.mb_block_axi_uartlite_0_0 [mb_block_axi_uartlite_0_0_defaul...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.mb_block_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.mb_block_clk_wiz_0_0
Compiling module xil_defaultlib.font_rom
Compiling module xil_defaultlib.color_mapper
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.VRAMBlockMemory
Compiling module xil_defaultlib.hdmi_text_controller_v1_0_AXI_de...
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_ip_clk_wiz
Compiling module xil_defaultlib.clk_wiz_ip
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.usb
Compiling module xil_defaultlib.PixelCode
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0(C_RED_WIDTH=4,C_GRE...
Compiling module xil_defaultlib.hdmi_tx_ip
Compiling module xil_defaultlib.hdmi_text_controller_v1_0
Compiling module xil_defaultlib.mb_block_hdmi_text_controller_0_...
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_23.MB_BSCANE2 [\MB_BSCANE2(c_target=spartan7,jt...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_23.MB_LUT1 [\MB_LUT1(c_target=spartan7,init=...]
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(init_out=1,preselect_i...]
Compiling architecture bufgce_1_v of entity unisim.BUFGCE_1 [bufgce_1_default]
Compiling architecture imp of entity mdm_v3_2_23.MB_BUFGCE_1 [\MB_BUFGCE_1(c_target=spartan7)\]
Compiling architecture imp of entity mdm_v3_2_23.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_23.MB_FDC_1 [\MB_FDC_1(c_target=spartan7)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_23.MB_FDRE_1 [\MB_FDRE_1(c_target=spartan7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_23.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_s...]
Compiling architecture imp of entity mdm_v3_2_23.JTAG_CONTROL [\JTAG_CONTROL(c_target=spartan7,...]
Compiling architecture imp of entity mdm_v3_2_23.MDM_Core [\MDM_Core(c_target=spartan7,c_jt...]
Compiling architecture imp of entity mdm_v3_2_23.MDM [\MDM(c_family="spartan7",c_devic...]
Compiling architecture mb_block_mdm_1_0_arch of entity xil_defaultlib.mb_block_mdm_1_0 [mb_block_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_10.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000001000111000")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0001000001100000")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRLC16E [\MB_SRLC16E(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.address_hit [\address_hit(c_target=spartan7,c...]
Compiling architecture imp of entity microblaze_v11_0_10.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_10.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_10.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXCY [\MB_MUXCY(c_target=spartan7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT5 [\MB_LUT5(c_target=spartan7,init=...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT5 [\MB_LUT5(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010101")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDRE [\MB_FDRE(c_target=spartan7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011110000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MULT_AND [\MB_MULT_AND(c_target=spartan7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDRSE [\MB_FDRSE(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDSE [\MB_FDSE(c_target=spartan7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_SRL16E [\MB_SRL16E(c_target=spartan7,c_u...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=spartan...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDS [\MB_FDS(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDR [\MB_FDR(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.PreFetch_Buffer [\PreFetch_Buffer(c_instr_size=32...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.Decode [\Decode(c_data_size=32,c_instr_s...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_10.barrel_shift [\barrel_shift(c_data_size=32,c_a...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_RAM32X1D [\MB_RAM32X1D(c_target=spartan7,c...]
Compiling architecture imp of entity microblaze_v11_0_10.Register_File_Bit [\Register_File_Bit(c_target=spar...]
Compiling architecture imp of entity microblaze_v11_0_10.Register_File [\Register_File(c_data_size=32,c_...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FDE [\MB_FDE(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select_Bit [\Operand_Select_Bit(c_target=spa...]
Compiling architecture imp of entity microblaze_v11_0_10.Operand_Select [\Operand_Select(c_data_size=32,c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7)(0,7)...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_10.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.ALU_Bit [\ALU_Bit(c_target=spartan7,c_all...]
Compiling architecture imp of entity microblaze_v11_0_10.ALU [\ALU(c_data_size=32,c_area_optim...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010001110")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110010101010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_MUXF7 [\MB_MUXF7(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.Shift_Logic_Bit [\Shift_Logic_Bit(c_target=sparta...]
Compiling architecture imp of entity microblaze_v11_0_10.carry_equal [\carry_equal(c_target=spartan7,s...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111100")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001100")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011101110")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.count_leading_zeros [count_leading_zeros_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT2 [\MB_LUT2(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.Shift_Logic_Module [\Shift_Logic_Module(c_data_size=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,ac...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,al...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_DSP48E1 [\MB_DSP48E1(c_target=spartan7,ac...]
Compiling architecture imp of entity microblaze_v11_0_10.dsp_module [\dsp_module(c_target=spartan7,c_...]
Compiling architecture imp of entity microblaze_v11_0_10.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000010000001110...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6 [\MB_LUT6(c_target=spartan7,init=...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture imp of entity microblaze_v11_0_10.MB_FD [\MB_FD(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.Result_Mux_Bit [\Result_Mux_Bit(c_target=spartan...]
Compiling architecture imp of entity microblaze_v11_0_10.Result_Mux [\Result_Mux(c_data_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_10.Zero_Detect [\Zero_Detect(c_data_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_10.MSR_Reg_Bit [\MSR_Reg_Bit(c_target=spartan7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MSR_Reg [\MSR_Reg(c_target=spartan7,c_dat...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000001100110")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT4 [\MB_LUT4(c_target=spartan7,init=...]
Compiling architecture imp of entity microblaze_v11_0_10.PC_Bit [\PC_Bit(c_target=spartan7,c_rese...]
Compiling architecture imp of entity microblaze_v11_0_10.PC_Bit [\PC_Bit(c_target=spartan7,c_ex_r...]
Compiling architecture imp of entity microblaze_v11_0_10.PC_Module [\PC_Module(c_data_size=32,c_addr...]
Compiling architecture imp of entity microblaze_v11_0_10.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_10.Data_Flow [\Data_Flow(c_data_size=32,c_inst...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100001110111100010...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011110001000011110...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001010100010111100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000101010001111100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011001100000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT3 [\MB_LUT3(c_target=spartan7,init=...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT2 [\MB_LUT2(c_target=spartan7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000100010001000100...]
Compiling architecture imp of entity microblaze_v11_0_10.MB_LUT6_2 [\MB_LUT6_2(c_target=spartan7,ini...]
Compiling architecture imp of entity microblaze_v11_0_10.mux4_8 [\mux4_8(c_allow_lut6=true,c_targ...]
Compiling architecture imp of entity microblaze_v11_0_10.Byte_Doublet_Handle [\Byte_Doublet_Handle(c_data_size...]
Compiling architecture imp of entity microblaze_v11_0_10.mux_bus [\mux_bus(c_target=spartan7,c_all...]
Compiling architecture imp of entity microblaze_v11_0_10.instr_mux [\instr_mux(c_instr_size=32,c_lmb...]
Compiling architecture imp of entity microblaze_v11_0_10.MicroBlaze_Area [\MicroBlaze_Area(c_num_sync_ff_c...]
Compiling architecture imp of entity microblaze_v11_0_10.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_10.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_10.MicroBlaze [\MicroBlaze(c_freq=100000000,g_t...]
Compiling architecture mb_block_microblaze_0_0_arch of entity xil_defaultlib.mb_block_microblaze_0_0 [mb_block_microblaze_0_0_default]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_17.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_17.intc_core [\intc_core(c_family="spartan7",c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_17.axi_intc [\axi_intc(c_family="spartan7",c_...]
Compiling architecture mb_block_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.mb_block_microblaze_0_axi_intc_0 [mb_block_microblaze_0_axi_intc_0...]
Compiling module xil_defaultlib.m00_couplers_imp_1TK4492
Compiling module xil_defaultlib.m01_couplers_imp_UT2LJ
Compiling module xil_defaultlib.m02_couplers_imp_1ST4AV9
Compiling module xil_defaultlib.m03_couplers_imp_1VI1NO
Compiling module xil_defaultlib.m04_couplers_imp_1SCR8U8
Compiling module xil_defaultlib.m05_couplers_imp_2FAMHT
Compiling module xil_defaultlib.m06_couplers_imp_1QRRYF7
Compiling module xil_defaultlib.m07_couplers_imp_3PYGGY
Compiling module xil_defaultlib.m08_couplers_imp_1XO1QIY
Compiling module xil_defaultlib.s00_couplers_imp_5YIJ0K
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_addr_decode...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter(C_...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_27.axi_register_slice_v2_1_27_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_decerr_slav...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_crossbar_sa...
Compiling module axi_crossbar_v2_1_28.axi_crossbar_v2_1_28_axi_crossba...
Compiling module xil_defaultlib.mb_block_xbar_0
Compiling module xil_defaultlib.mb_block_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_21.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_21.lmb_mux [\lmb_mux(c_target=spartan7,c_bas...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_21.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="spa...]
Compiling architecture mb_block_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.mb_block_dlmb_bram_if_cntlr_0 [mb_block_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_12.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture mb_block_dlmb_v10_0_arch of entity xil_defaultlib.mb_block_dlmb_v10_0 [mb_block_dlmb_v10_0_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_21.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_21.lmb_mux [\lmb_mux(c_target=spartan7,c_bas...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_21.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="spa...]
Compiling architecture mb_block_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.mb_block_ilmb_bram_if_cntlr_0 [mb_block_ilmb_bram_if_cntlr_0_de...]
Compiling architecture mb_block_ilmb_v10_0_arch of entity xil_defaultlib.mb_block_ilmb_v10_0 [mb_block_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.mb_block_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_G5...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="sparta...]
Compiling architecture mb_block_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.mb_block_rst_clk_wiz_1_100M_0 [mb_block_rst_clk_wiz_1_100m_0_de...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=7,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdr_v of entity unisim.FDR [\FDR(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.cross_clk_sync_fifo_1 [\cross_clk_sync_fifo_1(c_family=...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=1)\]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.counter_f [\counter_f(c_num_bits=4)(1,8)\]
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture implementation of entity lib_fifo_v1_0_16.async_fifo_fg [\async_fifo_fg(c_allow_2n_depth=...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_fifo_ifmodule [\qspi_fifo_ifmodule(c_num_transf...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_occupancy_reg [\qspi_occupancy_reg(c_occupancy_...]
Compiling architecture fd_v of entity unisim.FD [\FD(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_mode_0_module [\qspi_mode_0_module(c_sck_ratio=...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_status_slave_sel_reg [\qspi_status_slave_sel_reg(c_spi...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.reset_sync_module [reset_sync_module_default]
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_cntrl_reg [\qspi_cntrl_reg(c_s_axi_data_wid...]
Compiling architecture implementation of entity axi_quad_spi_v3_2_26.soft_reset [\soft_reset(c_reset_width=16)\]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.qspi_core_interface [\qspi_core_interface(c_family="s...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.axi_quad_spi_top [\axi_quad_spi_top(c_family="spar...]
Compiling architecture imp of entity axi_quad_spi_v3_2_26.axi_quad_spi [\axi_quad_spi(c_family="spartan7...]
Compiling architecture mb_block_axi_quad_spi_0_0_arch of entity xil_defaultlib.mb_block_axi_quad_spi_0_0 [mb_block_axi_quad_spi_0_0_defaul...]
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.0,...
Compiling module xil_defaultlib.mb_block_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.mb_block_clk_wiz_1_0
Compiling architecture imp of entity axi_timer_v2_0_29.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="s...]
Compiling architecture imp of entity axi_timer_v2_0_29.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_29.count_module [\count_module(c_family="spartan7...]
Compiling architecture imp of entity axi_timer_v2_0_29.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_29.tc_core [\tc_core(c_family="spartan7",c_a...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_29.axi_timer [\axi_timer(c_family="spartan7")(...]
Compiling architecture mb_block_axi_timer_0_0_arch of entity xil_defaultlib.mb_block_axi_timer_0_0 [mb_block_axi_timer_0_0_default]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture mb_block_axi_gpio_0_1_arch of entity xil_defaultlib.mb_block_axi_gpio_0_1 [mb_block_axi_gpio_0_1_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_is_dual=1,c_...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture mb_block_axi_gpio_1_0_arch of entity xil_defaultlib.mb_block_axi_gpio_1_0 [mb_block_axi_gpio_1_0_default]
Compiling architecture imp of entity axi_gpio_v2_0_29.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_29.axi_gpio [\axi_gpio(c_family="spartan7",c_...]
Compiling architecture mb_block_axi_gpio_0_0_arch of entity xil_defaultlib.mb_block_axi_gpio_0_0 [mb_block_axi_gpio_0_0_default]
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(dout_wi...
Compiling module xil_defaultlib.mb_block_xlconcat_0_0
Compiling module xil_defaultlib.mb_block
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.mixer
Compiling module xil_defaultlib.PhaseAccumulator
Compiling module xil_defaultlib.SineLUT
Compiling module xil_defaultlib.DDS_Sine
Compiling module xil_defaultlib.SquareLUT
Compiling module xil_defaultlib.DDS_Square
Compiling module xil_defaultlib.SawLUT
Compiling module xil_defaultlib.DDS_Saw
Compiling module xil_defaultlib.TriangleLUT
Compiling module xil_defaultlib.DDS_Triangle
Compiling module xil_defaultlib.playback_phrase_default
Compiling module xil_defaultlib.PCMSerializer
Compiling module xil_defaultlib.PhraseData
Compiling module xil_defaultlib.tracker_top
Compiling module xil_defaultlib.tb_tracker_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tracker_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '86' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tracker_top_behav -key {Behavioral:sim_1:Functional:tb_tracker_top} -tclbatch {tb_tracker_top.tcl} -protoinst "protoinst_files/mb_block.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mb_block.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//axi_cursor/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//axi_uartlite_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//hdmi_tc_0/AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_intc/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/M08_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m03_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m03_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m04_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m04_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m05_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m05_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m06_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m06_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m07_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m07_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m08_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/m08_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/M03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/M04_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/M05_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/M06_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/M07_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/M08_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//microblaze_0_axi_periph/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//spi_usb/AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//timer_usb_axi/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//usb_int/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//usb_keycode/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /tb_tracker_top/uut/mb_block_i//usb_rst/S_AXI
Time resolution is 1 ps
source tb_tracker_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_tracker_top.uut.mb_block_i.hdmi_tc_0.inst.hdmi_text_controller_v1_0_AXI_inst.vram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_tracker_top.uut.mb_block_i.microblaze_0_local_memory.lmb_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/bd/mb_block/ipshared/8a0e/src/PixelCode.sv:176
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv:41
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv:41
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv:41
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Sine_LUT.sv:41
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv:243
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv:243
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv:243
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv:243
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/Phrase_data.sv:92
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv:243
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv:243
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv:243
WARNING: 0ns : none of the conditions were true for unique case from File:C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/playback.sv:243
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_tracker_top.uut.mb_block_i.spi_usb.U0.no_dual_quad_mode.QSPI_NORMAL.qspi_legacy_md_gen.QSPI_CORE_INTERFACE_I.fifo_exists.RX_FIFO_II.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb_tracker_top/uut/mb_block_i/spi_usb/U0/no_dual_quad_mode/QSPI_NORMAL/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1110  Scope: tb_tracker_top.uut.mb_block_i.spi_usb.U0.no_dual_quad_mode.QSPI_NORMAL.qspi_legacy_md_gen.QSPI_CORE_INTERFACE_I.fifo_exists.RX_FIFO_II.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_tracker_top.uut.mb_block_i.spi_usb.U0.no_dual_quad_mode.QSPI_NORMAL.qspi_legacy_md_gen.QSPI_CORE_INTERFACE_I.fifo_exists.TX_FIFO_II.xpm_fifo_instance.xpm_fifo_async_inst.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb_tracker_top/uut/mb_block_i/spi_usb/U0/no_dual_quad_mode/QSPI_NORMAL/qspi_legacy_md_gen/QSPI_CORE_INTERFACE_I/fifo_exists/TX_FIFO_II/xpm_fifo_instance/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1110  Scope: tb_tracker_top.uut.mb_block_i.spi_usb.U0.no_dual_quad_mode.QSPI_NORMAL.qspi_legacy_md_gen.QSPI_CORE_INTERFACE_I.fifo_exists.TX_FIFO_II.xpm_fifo_instance.xpm_fifo_async_inst.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tracker_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
ipx::edit_ip_in_project -upgrade true -name hdmi_tc_v2_v1_0_project -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/administrator/ece385/git_repo/spartantracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project lab7_2
delete_bd_objs [get_bd_intf_nets usb_keycode_GPIO] [get_bd_intf_ports gpio_usb_keycode_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets usb_keycode_GPIO] [get_bd_intf_ports gpio_usb_keycode_0]'
set_property location {2228 400} [get_bd_intf_ports gpio_usb_keycode_0]
delete_bd_objs [get_bd_nets keycode_0_0_1]
delete_bd_objs [get_bd_nets keycode_1_0_1]
delete_bd_objs [get_bd_intf_nets usb_keycode_GPIO2] [get_bd_intf_ports gpio_usb_keycode_1]
delete_bd_objs [get_bd_intf_nets usb_keycode_GPIO] [get_bd_intf_ports gpio_usb_keycode_0]
connect_bd_net [get_bd_pins hdmi_tc_0/keycode_0] [get_bd_pins usb_keycode/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </usb_keycode/gpio_io_o> is being overridden by the user with net <usb_keycode_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins usb_keycode/gpio2_io_o] [get_bd_pins hdmi_tc_0/keycode_1]
WARNING: [BD 41-1306] The connection to interface pin </usb_keycode/gpio2_io_o> is being overridden by the user with net <usb_keycode_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
current_project hdmi_tc_v2_v1_0_project
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/keycode_tb.sv w ]
add_files -fileset sim_1 C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/imports/HDL/keycode_tb.sv
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 37 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
save_bd_design
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/utils_1/imports/synth_1/mb_intro_top.dcp with file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/tracker_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd

[Thu Dec 11 16:16:21 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
[Thu Dec 11 16:16:21 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded mb_block_hdmi_text_controller_0_0 (hdmi_tc_v2.0 1.0) from revision 36 to revision 37
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_block_hdmi_text_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tc_0 .
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_hdmi_text_controller_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
[Thu Dec 11 16:17:58 2025] Launched mb_block_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated mb_block_hdmi_text_controller_0_0 to use current project options
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_block_hdmi_text_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tc_0 .
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_hdmi_text_controller_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
[Thu Dec 11 16:20:05 2025] Launched mb_block_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name hdmi_tc_v2_v1_0_project -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/administrator/ece385/git_repo/spartantracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project lab7_2
current_project hdmi_tc_v2_v1_0_project
current_project lab7_2
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 11 16:26:01 2025] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/synth_1/runme.log
[Thu Dec 11 16:26:01 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Dec 11 16:35:08 2025] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4709.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 475 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5187.820 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 5187.820 ; gain = 0.000
Generating merged BMM file for the design top 'tracker_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 5187.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 278 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  SRLC16E => SRL16E: 1 instance 

write_hw_platform -fixed -include_bit -force -file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000009A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_project hdmi_tc_v2_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'AXI': References existing memory map 'AXI'.
set_property core_revision 38 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status 
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/tracker_top.xsa
ipx::edit_ip_in_project -upgrade true -name hdmi_tc_v2_v1_0_project -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/administrator/ece385/git_repo/spartantracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tx_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project lab7_2
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
set_property  ip_repo_paths  {} [current_project]
current_project hdmi_tc_v2_v1_0_project
current_project lab7_2
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
current_project hdmi_tc_v2_v1_0_project
current_project lab7_2
set_property  ip_repo_paths  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded mb_block_hdmi_text_controller_0_0 (hdmi_tc_v2.0 1.0) from revision 37 to revision 32
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'keycode_0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'keycode_1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'phrase_input'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'pix_codes'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'selection_type'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'vsync_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'keycode_0' is not found on the upgraded version of the cell '/hdmi_tc_0'. Its connection to the net 'usb_keycode_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'keycode_1' is not found on the upgraded version of the cell '/hdmi_tc_0'. Its connection to the net 'usb_keycode_gpio2_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'phrase_input' is not found on the upgraded version of the cell '/hdmi_tc_0'. Its connection to the net 'phrase_input_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'selection_type' is not found on the upgraded version of the cell '/hdmi_tc_0'. Its connection to the net 'selection_type_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'pix_codes' is not found on the upgraded version of the cell '/hdmi_tc_0'. Its connection to the net 'hdmi_tc_0_pix_codes' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'mb_block_hdmi_text_controller_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <hdmi_tc_0_pix_codes> has no source
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_block_hdmi_text_controller_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name hdmi_tc_v2_v1_0_project -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/component.xml
ERROR: [Ipptcl 7-561] A project named 'hdmi_tc_v2_v1_0_project' is already opened.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
current_project hdmi_tc_v2_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml' ignored by IP packager.
set_property core_revision 39 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'hdmi_clk_p' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'hdmi_clk_p': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SCL_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_I" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_O" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "DDC_SDA_T" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "CABLE_CONNECT" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'HDMI': A port map to the required logical port "HPD" of the bus abstraction "xilinx.com:interface:hdmi_rtl:2.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2 c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:hdmi_tc_v2:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2' will take precedence over the same IP in location c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in locations: 
   c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1
   c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tx_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 [get_ips  mb_block_hdmi_text_controller_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_block_hdmi_text_controller_0_0 (hdmi_tc_v2.0 1.0) from revision 32 to revision 39
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'vsync_out'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'keycode_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'keycode_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'phrase_input'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pix_codes'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'selection_type'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mb_block_hdmi_text_controller_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'mb_block_hdmi_text_controller_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <hdmi_tc_0_pix_codes> has no source
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_block_hdmi_text_controller_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -disable_ip c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml -repo_path c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in locations: 
   c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1
   c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tx_1.0
update_ip_catalog -enable_ip c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/component.xml -repo_path c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:hdmi_tc_v2:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2' will take precedence over the same IP in location c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in locations: 
   c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1
   c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tx_1.0
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:hdmi_tc_v2:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2' will take precedence over the same IP in location c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/recent/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in locations: 
   c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1
   c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tx_1.0
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/hdmi_tc_0/keycode_0
/hdmi_tc_0/keycode_1
/hdmi_tc_0/phrase_input
/hdmi_tc_0/selection_type

WARNING: [BD 41-597] NET <hdmi_tc_0_pix_codes> has no source
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
WARNING: [BD 41-166] Source port for the net:hdmi_tc_0_pix_codes is NULL! Connection will be grounded!
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
WARNING: [BD 41-166] Source port for the net:hdmi_tc_0_pix_codes is NULL! Connection will be grounded!
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tc_0 .
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_text_controller_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_hdmi_text_controller_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_text_controller_0_0
[Thu Dec 11 16:56:13 2025] Launched mb_block_hdmi_text_controller_0_0_synth_1...
Run output will be captured here: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_text_controller_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets hdmi_text_controller_0_HDMI] [get_bd_nets hdmi_tc_0_cursor_x] [get_bd_nets hdmi_tc_0_cursor_y] [get_bd_cells hdmi_tc_0]
open_bd_design {C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd}
set_property  ip_repo_paths  c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tx_1.0
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\keycode_mapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\playback.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Phrase_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\synth\mb_block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\hdl\mb_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sim_1\new\testBench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\DDS_Sine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Tracker_Top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\keycode_mapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\playback.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Phrase_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\synth\mb_block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\hdl\mb_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sim_1\new\testBench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\DDS_Sine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Tracker_Top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\keycode_mapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\playback.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Phrase_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\synth\mb_block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\hdl\mb_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sim_1\new\testBench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\DDS_Sine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Tracker_Top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\keycode_mapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\playback.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Phrase_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\synth\mb_block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\hdl\mb_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sim_1\new\testBench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\DDS_Sine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Tracker_Top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\keycode_mapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\playback.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Phrase_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\synth\mb_block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\hdl\mb_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sim_1\new\testBench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\DDS_Sine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Tracker_Top.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\keycode_mapper.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\playback.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Phrase_data.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\synth\mb_block.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.gen\sources_1\bd\mb_block\hdl\mb_block_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sim_1\new\testBench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\PixelCode.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\DDS_Sine.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\imports\HDL\Tracker_Top.sv:]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hdmi_tc_v2:1.0 hdmi_tc_v2_0
endgroup
set_property location {5 2009 4} [get_bd_cells hdmi_tc_v2_0]
connect_bd_net [get_bd_ports pix_codes_0] [get_bd_pins hdmi_tc_v2_0/pix_codes]
connect_bd_net [get_bd_ports cursor_y_1] [get_bd_pins hdmi_tc_v2_0/cursor_y]
connect_bd_net [get_bd_ports cursor_x_1] [get_bd_pins hdmi_tc_v2_0/cursor_x]
connect_bd_intf_net [get_bd_intf_ports HDMI_0] [get_bd_intf_pins hdmi_tc_v2_0/HDMI]
set_property location {0.5 -4 80} [get_bd_cells hdmi_tc_v2_0]
connect_bd_net [get_bd_ports keycode_0_0] [get_bd_pins hdmi_tc_v2_0/keycode_0]
connect_bd_net [get_bd_ports keycode_1_0] [get_bd_pins hdmi_tc_v2_0/keycode_1]
connect_bd_net [get_bd_ports selection_type_0] [get_bd_pins hdmi_tc_v2_0/selection_type]
connect_bd_net [get_bd_ports phrase_input_0] [get_bd_pins hdmi_tc_v2_0/phrase_input]
set_property location {6 2030 467} [get_bd_cells hdmi_tc_v2_0]
connect_bd_net [get_bd_pins hdmi_tc_v2_0/axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins hdmi_tc_v2_0/axi_aresetn] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins hdmi_tc_v2_0/AXI]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </hdmi_tc_v2_0/AXI/AXI_reg> is not assigned into address space </microblaze_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressing -of_objects /hdmi_tc_v2_0/AXI'
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /synth_clock clk_wiz propagate
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /spi_usb 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
INFO: [BD 41-1662] The design 'mb_block.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:\Users\Administrator\ECE385\git_repo\SpartanTracker\lab7_2\lab7_2\lab7_2.srcs\sources_1\bd\mb_block\mb_block.bd> 
Wrote  : <C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/ui/bd_d3042d03.ui> 
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/sim/mb_block.v
Verilog Output written to : c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tc_v2_0 .
Exporting to file c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/hw_handoff/mb_block.hwh
Generated Hardware Definition File c:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.gen/sources_1/bd/mb_block/synth/mb_block.hwdef
catch { config_ip_cache -export [get_ips -all mb_block_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_xbar_0
catch { config_ip_cache -export [get_ips -all mb_block_s00_mmu_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_s00_mmu_0
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_tc_v2_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_tc_v2_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_xbar_0_synth_1 mb_block_s00_mmu_0_synth_1 mb_block_hdmi_tc_v2_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_s00_mmu_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_tc_v2_0_0
[Thu Dec 11 17:01:17 2025] Launched mb_block_xbar_0_synth_1, mb_block_s00_mmu_0_synth_1, mb_block_hdmi_tc_v2_0_0_synth_1...
Run output will be captured here:
mb_block_xbar_0_synth_1: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_xbar_0_synth_1/runme.log
mb_block_s00_mmu_0_synth_1: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_s00_mmu_0_synth_1/runme.log
mb_block_hdmi_tc_v2_0_0_synth_1: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_tc_v2_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name hdmi_tc_v2_v1_0_project -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/administrator/ece385/git_repo/spartantracker/lab7_2/lab7_2/lab7_2.tmp/hdmi_tc_v2_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'realdigital.org:realdigital:hdmi_tx:1.0'. The one found in IP location 'c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/hdmi_tx_1' will take precedence over the same IP in location c:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tx_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project lab7_2
generate_target all [get_files  C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
catch { config_ip_cache -export [get_ips -all mb_block_s00_mmu_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_s00_mmu_0
catch { config_ip_cache -export [get_ips -all mb_block_hdmi_tc_v2_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_tc_v2_0_0
export_ip_user_files -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd]
launch_runs mb_block_s00_mmu_0_synth_1 mb_block_hdmi_tc_v2_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_s00_mmu_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_block_hdmi_tc_v2_0_0
[Thu Dec 11 17:03:47 2025] Launched mb_block_s00_mmu_0_synth_1, mb_block_hdmi_tc_v2_0_0_synth_1...
Run output will be captured here:
mb_block_s00_mmu_0_synth_1: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_s00_mmu_0_synth_1/runme.log
mb_block_hdmi_tc_v2_0_0_synth_1: C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.runs/mb_block_hdmi_tc_v2_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.srcs/sources_1/bd/mb_block/mb_block.bd] -directory C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files -ipstatic_source_dir C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/ECE385/git_repo/SpartanTracker/lab7_2/lab7_2/lab7_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project hdmi_tc_v2_v1_0_project
current_project lab7_2
current_project hdmi_tc_v2_v1_0_project
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/hdl/keycode_tb.sv w ]
add_files -fileset sim_1 C:/Users/Administrator/ECE385/git_repo/SpartanTracker/ip_repo/hdmi_tc_2/hdl/keycode_tb.sv
update_compile_order -fileset sim_1
