$date
	Thu Aug 20 00:17:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_add_64 $end
$var wire 64 ! op [63:0] $end
$var reg 64 " a [63:0] $end
$var reg 64 # b [63:0] $end
$var reg 1 $ clk $end
$scope module a1 $end
$var wire 64 % a [63:0] $end
$var wire 64 & b [63:0] $end
$var wire 64 ' op [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#5
1$
#10
0$
b1010 #
b1010 &
b10100 !
b10100 '
b1010 "
b1010 %
#15
1$
#20
0$
b110 #
b110 &
b10101 !
b10101 '
b1111 "
b1111 %
#25
1$
#30
0$
