Version 4
SHEET 1 1036 680
WIRE 224 -96 48 -96
WIRE 400 -96 224 -96
WIRE 608 -96 400 -96
WIRE 768 -96 608 -96
WIRE 48 -16 48 -96
WIRE 400 -16 400 -96
WIRE 608 16 608 -96
WIRE 0 32 -256 32
WIRE 112 32 80 32
WIRE 336 32 112 32
WIRE 544 64 480 64
WIRE 0 96 -256 96
WIRE 336 96 0 96
WIRE 768 96 688 96
WIRE 544 128 480 128
WIRE 224 144 224 -96
WIRE 112 192 112 32
WIRE 160 192 112 192
WIRE 480 224 480 128
WIRE 480 224 272 224
WIRE 0 256 0 96
WIRE 160 256 0 256
WIRE 48 368 48 80
WIRE 224 368 224 304
WIRE 224 368 48 368
WIRE 400 368 400 144
WIRE 400 368 224 368
WIRE 608 368 608 176
WIRE 608 368 400 368
WIRE 400 416 400 368
FLAG 768 96 Out
IOPIN 768 96 Out
FLAG -256 32 InA
IOPIN -256 32 In
FLAG -256 96 InB
IOPIN -256 96 In
FLAG 400 416 GND
IOPIN 400 416 BiDir
FLAG 768 -96 VDD
IOPIN 768 -96 In
SYMBOL NOT_block_20220313 64 32 R0
SYMATTR InstName X1
SYMBOL OR_block_20220313 208 224 R0
SYMATTR InstName X2
SYMBOL Nand_block_20220305 400 80 R0
SYMATTR InstName X3
SYMBOL Nand_block_20220305 608 112 R0
SYMATTR InstName X4
TEXT -80 480 Left 2 !.include mylib/CMOS180.lib
TEXT -8 -128 Left 2 ;Xor_block20220313.asc
TEXT -80 512 Left 2 !.tran 10m
