Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 11 12:52:36 2021
| Host         : LAPTOP-BFI2BQC3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopBancoDeRegistros_control_sets_placed.rpt
| Design       : TopBancoDeRegistros
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                        |                  |                1 |              1 |         1.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[14][3]_i_1_n_0 | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[4][3]_i_1_n_0  | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[2][3]_i_1_n_0  | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[11][3]_i_1_n_0 | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[12][3]_i_1_n_0 | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[15][3]_i_1_n_0 | btnD_IBUF        |                2 |              4 |         2.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[5][3]_i_1_n_0  | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[13][3]_i_1_n_0 | btnD_IBUF        |                3 |              4 |         1.33 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[1][3]_i_1_n_0  | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[3][3]_i_1_n_0  | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[10][3]_i_1_n_0 | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[8][3]_i_1_n_0  | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[6][3]_i_1_n_0  | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[7][3]_i_1_n_0  | btnD_IBUF        |                1 |              4 |         4.00 |
|  clkdiv_BUFG   | bdr/_banco_de_registros[9][3]_i_1_n_0  | btnD_IBUF        |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG |                                        | clear            |                8 |             32 |         4.00 |
+----------------+----------------------------------------+------------------+------------------+----------------+--------------+


