//////////////////////////////////////////////////////////////////////
// (C) Copyright 1993-2003 Faraday Technology Corp. All Rights Reserved.
// 
// FTC Verilog Simulation Library
//   Cell Library            : fsa0m_a
//   Library Release Version : 2009Q2v2.0
//   Date                    : Tue May  5 13:35:36 CST 2009 
//////////////////////////////////////////////////////////////////////
//
//   Note : This library uses delayed signals to support negative
//          timing checks.
//          Please add command-line options
//             "+neg_tchk" and "+nowarnNTCDSN" when runnning simulation with Verilog-XL
//             "+neg_tchk" when runnning simulation with NC-verilog
//          to support negative timing checks.
//
//////////////////////////////////////////////////////////////////////

`timescale 10ps / 1ps

//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.96:5.96:5.96, 7.24:7.24:7.24);
      (I2 *> O) = (6.19:6.19:6.19, 7.76:7.76:7.76);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.20:6.20:6.20, 7.89:7.89:7.89);
      (B1 *> O) = (3.55:3.55:3.55, 1.82:1.82:1.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1P(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.40:8.40:8.40, 9.48:9.48:9.48);
      (B1 *> O) = (12.05:12.05:12.05, 10.60:10.60:10.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1S(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.00:5.00:5.00, 7.21:7.21:7.21);
      (B1 *> O) = (3.79:3.79:3.79, 2.31:2.31:2.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1T(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.97:6.97:6.97, 8.26:8.26:8.26);
      (B1 *> O) = (12.14:12.14:12.14, 9.95:9.95:9.95);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2P(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (7.94:7.94:7.94, 8.92:8.92:8.92);
      (I2 *> O) = (8.20:8.20:8.20, 9.46:9.46:9.46);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2S(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.28:5.28:5.28, 5.59:5.59:5.59);
      (I2 *> O) = (5.51:5.51:5.51, 6.25:6.25:6.25);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2T(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.34:6.34:6.34, 7.71:7.71:7.71);
      (I2 *> O) = (6.60:6.60:6.60, 8.32:8.32:8.32);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (7.37:7.37:7.37, 7.50:7.50:7.50);
      (I2 *> O) = (7.87:7.87:7.87, 8.24:8.24:8.24);
      (I3 *> O) = (8.16:8.16:8.16, 8.88:8.88:8.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (7.79:7.79:7.79, 8.02:8.02:8.02);
      (I2 *> O) = (8.10:8.10:8.10, 8.68:8.68:8.68);
      (B1 *> O) = (11.06:11.06:11.06, 8.94:8.94:8.94);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1P(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.72:10.72:10.72, 11.15:11.15:11.15);
      (I2 *> O) = (11.02:11.02:11.02, 11.78:11.78:11.78);
      (B1 *> O) = (14.00:14.00:14.00, 12.12:12.12:12.12);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1S(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.62:6.62:6.62, 6.80:6.80:6.80);
      (I2 *> O) = (6.92:6.92:6.92, 7.55:7.55:7.55);
      (B1 *> O) = (9.72:9.72:9.72, 7.57:7.57:7.57);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1T(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.45:10.45:10.45, 10.85:10.85:10.85);
      (I2 *> O) = (10.76:10.76:10.76, 11.48:11.48:11.48);
      (B1 *> O) = (14.19:14.19:14.19, 12.01:12.01:12.01);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.38:8.38:8.38, 8.78:8.78:8.78);
      (B1 *> O) = (11.11:11.11:11.11, 9.09:9.09:9.09);
      (B2 *> O) = (11.63:11.63:11.63, 9.78:9.78:9.78);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2P(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (11.02:11.02:11.02, 11.67:11.67:11.67);
      (B1 *> O) = (13.70:13.70:13.70, 12.03:12.03:12.03);
      (B2 *> O) = (14.27:14.27:14.27, 12.68:12.68:12.68);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2S(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.66:5.66:5.66, 6.97:6.97:6.97);
      (B1 *> O) = (5.58:5.58:5.58, 3.08:3.08:3.08);
      (B2 *> O) = (6.26:6.26:6.26, 3.34:3.34:3.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2T(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.86:10.86:10.86, 11.41:11.41:11.41);
      (B1 *> O) = (14.17:14.17:14.17, 12.05:12.05:12.05);
      (B2 *> O) = (14.82:14.82:14.82, 12.71:12.71:12.71);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3P(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.02:10.02:10.02, 10.50:10.50:10.50);
      (I2 *> O) = (10.49:10.49:10.49, 11.16:11.16:11.16);
      (I3 *> O) = (10.76:10.76:10.76, 11.73:11.73:11.73);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3S(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.29:6.29:6.29, 6.23:6.23:6.23);
      (I2 *> O) = (6.78:6.78:6.78, 7.12:7.12:7.12);
      (I3 *> O) = (7.07:7.07:7.07, 7.83:7.83:7.83);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3T(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.82:9.82:9.82, 10.45:10.45:10.45);
      (I2 *> O) = (10.29:10.29:10.29, 11.13:11.13:11.13);
      (I3 *> O) = (10.56:10.56:10.56, 11.73:11.73:11.73);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.27:6.27:6.27, 8.61:8.61:8.61);
      (I2 *> O) = (6.52:6.52:6.52, 9.48:9.48:9.48);
      (I3 *> O) = (5.17:5.17:5.17, 7.36:7.36:7.36);
      (I4 *> O) = (5.43:5.43:5.43, 8.23:8.23:8.23);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.97:5.97:5.97, 7.20:7.20:7.20);
      (I2 *> O) = (6.46:6.46:6.46, 8.53:8.53:8.53);
      (I3 *> O) = (6.73:6.73:6.73, 9.34:9.34:9.34);
      (B1 *> O) = (3.04:3.04:3.04, 2.12:2.12:2.12);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1P(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (7.05:7.05:7.05, 9.24:9.24:9.24);
      (I2 *> O) = (7.54:7.54:7.54, 10.18:10.18:10.18);
      (I3 *> O) = (7.83:7.83:7.83, 11.00:11.00:11.00);
      (B1 *> O) = (2.99:2.99:2.99, 1.88:1.88:1.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1S(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (7.58:7.58:7.58, 8.18:8.18:8.18);
      (I2 *> O) = (8.05:8.05:8.05, 9.06:9.06:9.06);
      (I3 *> O) = (8.32:8.32:8.32, 9.80:9.80:9.80);
      (B1 *> O) = (4.20:4.20:4.20, 2.51:2.51:2.51);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1T(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.74:8.74:8.74, 11.57:11.57:11.57);
      (I2 *> O) = (9.22:9.22:9.22, 12.43:12.43:12.43);
      (I3 *> O) = (9.52:9.52:9.52, 13.21:13.21:13.21);
      (B1 *> O) = (3.12:3.12:3.12, 1.89:1.89:1.89);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4P(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (7.19:7.19:7.19, 10.03:10.03:10.03);
      (I2 *> O) = (7.43:7.43:7.43, 10.33:10.33:10.33);
      (I3 *> O) = (6.13:6.13:6.13, 8.44:8.44:8.44);
      (I4 *> O) = (6.39:6.39:6.39, 9.17:9.17:9.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4S(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.94:6.94:6.94, 8.24:8.24:8.24);
      (I2 *> O) = (7.16:7.16:7.16, 9.06:9.06:9.06);
      (I3 *> O) = (5.99:5.99:5.99, 7.43:7.43:7.43);
      (I4 *> O) = (6.21:6.21:6.21, 8.21:8.21:8.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4T(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.56:8.56:8.56, 12.69:12.69:12.69);
      (I2 *> O) = (8.80:8.80:8.80, 12.82:12.82:12.82);
      (I3 *> O) = (7.56:7.56:7.56, 11.09:11.09:11.09);
      (I4 *> O) = (7.82:7.82:7.82, 11.78:11.78:11.78);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ANTENNA(A);
  input A;

//Function Block

//Specify Block

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (6.74:6.74:6.74, 8.73:8.73:8.73);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (6.76:6.76:6.76, 10.16:10.16:10.16);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (7.19:7.19:7.19, 11.36:11.36:11.36);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (5.83:5.83:5.83, 7.48:7.48:7.48);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (5.83:5.83:5.83, 8.30:8.30:8.30);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (6.24:6.24:6.24, 9.51:9.51:9.51);
      (C1 *> O) = (7.76:7.76:7.76, 11.75:11.75:11.75);
      (C2 *> O) = (8.03:8.03:8.03, 12.75:12.75:12.75);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112P(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (6.58:6.58:6.58, 10.83:10.83:10.83);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (6.60:6.60:6.60, 12.53:12.53:12.53);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (6.93:6.93:6.93, 13.67:13.67:13.67);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (5.82:5.82:5.82, 9.60:9.60:9.60);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (5.83:5.83:5.83, 10.79:10.79:10.79);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (6.14:6.14:6.14, 11.95:11.95:11.95);
      (C1 *> O) = (8.23:8.23:8.23, 14.03:14.03:14.03);
      (C2 *> O) = (8.46:8.46:8.46, 14.94:14.94:14.94);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112S(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (5.31:5.31:5.31, 9.00:9.00:9.00);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.32:5.32:5.32, 10.39:10.39:10.39);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (5.65:5.65:5.65, 11.73:11.73:11.73);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (4.79:4.79:4.79, 7.73:7.73:7.73);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (4.79:4.79:4.79, 8.53:8.53:8.53);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (5.10:5.10:5.10, 9.87:9.87:9.87);
      (C1 *> O) = (7.49:7.49:7.49, 11.89:11.89:11.89);
      (C2 *> O) = (7.73:7.73:7.73, 13.00:13.00:13.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112T(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (7.99:7.99:7.99, 13.65:13.65:13.65);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (8.00:8.00:8.00, 15.85:15.85:15.85);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (8.33:8.33:8.33, 16.98:16.98:16.98);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (7.21:7.21:7.21, 12.44:12.44:12.44);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (7.21:7.21:7.21, 14.13:14.13:14.13);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (7.53:7.53:7.53, 15.27:15.27:15.27);
      (C1 *> O) = (9.93:9.93:9.93, 17.34:17.34:17.34);
      (C2 *> O) = (10.16:10.16:10.16, 18.22:18.22:18.22);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (6.36:6.36:6.36, 8.42:8.42:8.42);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.94:5.94:5.94, 10.00:10.00:10.00);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.31:6.31:6.31, 11.11:11.11:11.11);
      (B1 *> O) = (5.60:5.60:5.60, 8.77:8.77:8.77);
      (B2 *> O) = (5.83:5.83:5.83, 9.70:9.70:9.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12P(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (6.70:6.70:6.70, 9.34:9.34:9.34);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.30:6.30:6.30, 11.31:11.31:11.31);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.64:6.64:6.64, 12.38:12.38:12.38);
      (B1 *> O) = (6.09:6.09:6.09, 10.15:10.15:10.15);
      (B2 *> O) = (6.32:6.32:6.32, 11.02:11.02:11.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12S(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (5.34:5.34:5.34, 7.67:7.67:7.67);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.00:5.00:5.00, 8.90:8.90:8.90);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.33:5.33:5.33, 10.04:10.04:10.04);
      (B1 *> O) = (5.51:5.51:5.51, 7.51:7.51:7.51);
      (B2 *> O) = (5.73:5.73:5.73, 8.47:8.47:8.47);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12T(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (6.18:6.18:6.18, 8.86:8.86:8.86);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.80:5.80:5.80, 10.69:10.69:10.69);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.14:6.14:6.14, 11.84:11.84:11.84);
      (B1 *> O) = (5.68:5.68:5.68, 9.56:9.56:9.56);
      (B2 *> O) = (5.92:5.92:5.92, 10.52:10.52:10.52);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (5.34:5.34:5.34, 5.27:5.27:5.27);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (5.35:5.35:5.35, 5.68:5.68:5.68);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (5.35:5.35:5.35, 5.68:5.68:5.68);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (5.37:5.37:5.37, 6.87:6.87:6.87);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (5.94:5.94:5.94, 6.84:6.84:6.84);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (5.96:5.96:5.96, 8.38:8.38:8.38);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (6.36:6.36:6.36, 9.76:9.76:9.76);
      (B1 *> O) = (6.11:6.11:6.11, 8.91:8.91:8.91);
      (B2 *> O) = (6.59:6.59:6.59, 10.32:10.32:10.32);
      (B3 *> O) = (6.89:6.89:6.89, 11.53:11.53:11.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13P(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (5.02:5.02:5.02, 5.30:5.30:5.30);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (5.03:5.03:5.03, 5.73:5.73:5.73);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (5.03:5.03:5.03, 5.73:5.73:5.73);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (5.05:5.05:5.05, 6.99:6.99:6.99);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (5.49:5.49:5.49, 6.70:6.70:6.70);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (5.51:5.51:5.51, 8.27:8.27:8.27);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (5.81:5.81:5.81, 9.47:9.47:9.47);
      (B1 *> O) = (6.50:6.50:6.50, 8.94:8.94:8.94);
      (B2 *> O) = (6.99:6.99:6.99, 10.11:10.11:10.11);
      (B3 *> O) = (7.29:7.29:7.29, 11.15:11.15:11.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13S(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (4.18:4.18:4.18, 6.76:6.76:6.76);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (4.19:4.19:4.19, 7.28:7.28:7.28);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (4.19:4.19:4.19, 7.28:7.28:7.28);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (4.20:4.20:4.20, 8.81:8.81:8.81);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (4.59:4.59:4.59, 8.97:8.97:8.97);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (4.59:4.59:4.59, 11.01:11.01:11.01);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (4.85:4.85:4.85, 13.05:13.05:13.05);
      (B1 *> O) = (5.73:5.73:5.73, 10.99:10.99:10.99);
      (B2 *> O) = (6.19:6.19:6.19, 13.05:13.05:13.05);
      (B3 *> O) = (6.46:6.46:6.46, 14.82:14.82:14.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13T(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (6.03:6.03:6.03, 6.53:6.53:6.53);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (6.04:6.04:6.04, 7.10:7.10:7.10);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (6.04:6.04:6.04, 7.10:7.10:7.10);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (6.05:6.05:6.05, 8.82:8.82:8.82);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (6.51:6.51:6.51, 8.06:8.06:8.06);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (6.52:6.52:6.52, 10.08:10.08:10.08);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (6.86:6.86:6.86, 11.27:11.27:11.27);
      (B1 *> O) = (7.66:7.66:7.66, 10.78:10.78:10.78);
      (B2 *> O) = (8.14:8.14:8.14, 11.91:11.91:11.91);
      (B3 *> O) = (8.44:8.44:8.44, 12.93:12.93:12.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (6.03:6.03:6.03, 6.16:6.16:6.16);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.05:6.05:6.05, 7.47:7.47:7.47);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.42:6.42:6.42, 8.34:8.34:8.34);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (6.28:6.28:6.28, 6.74:6.74:6.74);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.30:6.30:6.30, 8.24:8.24:8.24);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.67:6.67:6.67, 9.09:9.09:9.09);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (8.23:8.23:8.23, 8.07:8.07:8.07);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (7.55:7.55:7.55, 9.47:9.47:9.47);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (8.00:8.00:8.00, 10.39:10.39:10.39);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (8.46:8.46:8.46, 8.61:8.61:8.61);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (7.77:7.77:7.77, 10.17:10.17:10.17);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (8.22:8.22:8.22, 11.07:11.07:11.07);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (6.69:6.69:6.69, 6.86:6.86:6.86);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (6.71:6.71:6.71, 8.05:8.05:8.05);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (7.10:7.10:7.10, 9.00:9.00:9.00);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (6.69:6.69:6.69, 7.50:7.50:7.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (6.71:6.71:6.71, 8.75:8.75:8.75);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (7.10:7.10:7.10, 9.86:9.86:9.86);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (7.07:7.07:7.07, 8.39:8.39:8.39);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (7.09:7.09:7.09, 9.83:9.83:9.83);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (7.48:7.48:7.48, 10.93:10.93:10.93);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (6.94:6.94:6.94, 7.46:7.46:7.46);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (6.95:6.95:6.95, 8.80:8.80:8.80);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.34:7.34:7.34, 9.73:9.73:9.73);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (6.94:6.94:6.94, 8.22:8.22:8.22);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (6.96:6.96:6.96, 9.63:9.63:9.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.34:7.34:7.34, 10.72:10.72:10.72);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (7.32:7.32:7.32, 9.10:9.10:9.10);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (7.33:7.33:7.33, 10.69:10.69:10.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.73:7.73:7.73, 11.78:11.78:11.78);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (9.42:9.42:9.42, 9.64:9.64:9.64);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (8.59:8.59:8.59, 11.06:11.06:11.06);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (9.03:9.03:9.03, 11.98:11.98:11.98);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (9.45:9.45:9.45, 11.44:11.44:11.44);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (8.62:8.62:8.62, 12.94:12.94:12.94);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (9.05:9.05:9.05, 14.04:14.04:14.04);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (9.87:9.87:9.87, 12.38:12.38:12.38);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (9.05:9.05:9.05, 14.03:14.03:14.03);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (9.47:9.47:9.47, 15.12:15.12:15.12);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (9.67:9.67:9.67, 10.25:10.25:10.25);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.84:8.84:8.84, 11.80:11.80:11.80);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.27:9.27:9.27, 12.71:12.71:12.71);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (9.69:9.69:9.69, 12.20:12.20:12.20);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (8.86:8.86:8.86, 13.82:13.82:13.82);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (9.30:9.30:9.30, 14.90:14.90:14.90);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (10.11:10.11:10.11, 13.11:13.11:13.11);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (9.29:9.29:9.29, 14.89:14.89:14.89);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.72:9.72:9.72, 15.96:15.96:15.96);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (11.16:11.16:11.16, 11.39:11.39:11.39);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (9.78:9.78:9.78, 12.99:12.99:12.99);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.29:10.29:10.29, 13.93:13.93:13.93);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (10.64:10.64:10.64, 13.00:13.00:13.00);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (9.42:9.42:9.42, 14.49:14.49:14.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (9.92:9.92:9.92, 15.59:15.59:15.59);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (11.11:11.11:11.11, 13.95:13.95:13.95);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (9.92:9.92:9.92, 15.60:15.60:15.60);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.40:10.40:10.40, 16.69:16.69:16.69);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (11.40:11.40:11.40, 12.00:12.00:12.00);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.02:10.02:10.02, 13.73:13.73:13.73);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.53:10.53:10.53, 14.65:14.65:14.65);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (10.88:10.88:10.88, 13.74:13.74:13.74);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (9.66:9.66:9.66, 15.36:15.36:15.36);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (10.15:10.15:10.15, 16.44:16.44:16.44);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (11.35:11.35:11.35, 14.68:14.68:14.68);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.16:10.16:10.16, 16.45:16.45:16.45);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.64:10.64:10.64, 17.52:17.52:17.52);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222P(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (7.70:7.70:7.70, 8.01:8.01:8.01);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (7.72:7.72:7.72, 9.58:9.58:9.58);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.13:8.13:8.13, 10.52:10.52:10.52);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (7.70:7.70:7.70, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (7.72:7.72:7.72, 10.61:10.61:10.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (8.13:8.13:8.13, 11.72:11.72:11.72);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (8.09:8.09:8.09, 9.76:9.76:9.76);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (8.10:8.10:8.10, 11.58:11.58:11.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.51:8.51:8.51, 12.67:12.67:12.67);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (7.94:7.94:7.94, 8.54:8.54:8.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (7.96:7.96:7.96, 10.23:10.23:10.23);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.36:8.36:8.36, 11.15:11.15:11.15);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (7.94:7.94:7.94, 9.61:9.61:9.61);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (7.96:7.96:7.96, 11.38:11.38:11.38);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.36:8.36:8.36, 12.48:12.48:12.48);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (8.32:8.32:8.32, 10.38:10.38:10.38);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.34:8.34:8.34, 12.33:12.33:12.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.75:8.75:8.75, 13.40:13.40:13.40);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (10.56:10.56:10.56, 10.71:10.71:10.71);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (9.74:9.74:9.74, 12.49:12.49:12.49);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (10.13:10.13:10.13, 13.32:13.32:13.32);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (10.59:10.59:10.59, 12.84:12.84:12.84);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (9.76:9.76:9.76, 14.69:14.69:14.69);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (10.16:10.16:10.16, 15.68:15.68:15.68);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (10.99:10.99:10.99, 13.58:13.58:13.58);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (10.18:10.18:10.18, 15.57:15.57:15.57);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (10.57:10.57:10.57, 16.54:16.54:16.54);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (10.84:10.84:10.84, 11.30:11.30:11.30);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (10.01:10.01:10.01, 13.21:13.21:13.21);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (10.41:10.41:10.41, 14.03:14.03:14.03);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (10.87:10.87:10.87, 13.57:13.57:13.57);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (10.04:10.04:10.04, 15.55:15.55:15.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (10.44:10.44:10.44, 16.52:16.52:16.52);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (11.27:11.27:11.27, 14.29:14.29:14.29);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (10.45:10.45:10.45, 16.40:16.40:16.40);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (10.85:10.85:10.85, 17.36:17.36:17.36);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (12.52:12.52:12.52, 12.40:12.40:12.40);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.19:11.19:11.19, 14.37:14.37:14.37);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (11.64:11.64:11.64, 15.20:15.20:15.20);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (11.96:11.96:11.96, 14.38:14.38:14.38);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (10.78:10.78:10.78, 16.22:16.22:16.22);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (11.22:11.22:11.22, 17.21:17.21:17.21);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (12.43:12.43:12.43, 15.31:15.31:15.31);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.27:11.27:11.27, 17.31:17.31:17.31);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (11.70:11.70:11.70, 18.29:18.29:18.29);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (12.77:12.77:12.77, 12.74:12.74:12.74);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (11.44:11.44:11.44, 14.81:14.81:14.81);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (11.89:11.89:11.89, 15.62:15.62:15.62);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (12.21:12.21:12.21, 14.85:14.85:14.85);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.03:11.03:11.03, 16.80:16.80:16.80);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (11.47:11.47:11.47, 17.77:17.77:17.77);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (12.68:12.68:12.68, 15.76:15.76:15.76);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (11.52:11.52:11.52, 17.86:17.86:17.86);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (11.95:11.95:11.95, 18.82:18.82:18.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222S(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (6.64:6.64:6.64, 5.95:5.95:5.95);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (6.66:6.66:6.66, 6.85:6.85:6.85);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (7.10:7.10:7.10, 7.68:7.68:7.68);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (6.65:6.65:6.65, 6.37:6.37:6.37);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (6.67:6.67:6.67, 7.30:7.30:7.30);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (7.10:7.10:7.10, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (7.07:7.07:7.07, 7.13:7.13:7.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (7.08:7.08:7.08, 8.23:8.23:8.23);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (7.52:7.52:7.52, 9.18:9.18:9.18);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (6.88:6.88:6.88, 6.72:6.72:6.72);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (6.90:6.90:6.90, 7.78:7.78:7.78);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.33:7.33:7.33, 8.60:8.60:8.60);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (6.88:6.88:6.88, 7.27:7.27:7.27);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (6.90:6.90:6.90, 8.36:8.36:8.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.34:7.34:7.34, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (7.30:7.30:7.30, 8.04:8.04:8.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (7.32:7.32:7.32, 9.30:9.30:9.30);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.75:7.75:7.75, 10.25:10.25:10.25);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (9.63:9.63:9.63, 8.91:8.91:8.91);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (8.76:8.76:8.76, 9.92:9.92:9.92);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (9.19:9.19:9.19, 11.00:11.00:11.00);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (9.66:9.66:9.66, 10.52:10.52:10.52);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (8.78:8.78:8.78, 11.58:11.58:11.58);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (9.22:9.22:9.22, 12.85:12.85:12.85);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (10.12:10.12:10.12, 11.22:11.22:11.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (9.26:9.26:9.26, 12.42:12.42:12.42);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (9.69:9.69:9.69, 13.68:13.68:13.68);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (9.87:9.87:9.87, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.99:8.99:8.99, 10.47:10.47:10.47);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.43:9.43:9.43, 11.53:11.53:11.53);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (9.89:9.89:9.89, 11.07:11.07:11.07);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (9.02:9.02:9.02, 12.27:12.27:12.27);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (9.46:9.46:9.46, 13.52:13.52:13.52);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (10.36:10.36:10.36, 11.73:11.73:11.73);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (9.50:9.50:9.50, 13.05:13.05:13.05);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.92:9.92:9.92, 14.29:14.29:14.29);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (11.55:11.55:11.55, 10.74:10.74:10.74);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (10.11:10.11:10.11, 11.91:11.91:11.91);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.55:10.55:10.55, 13.03:13.03:13.03);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (10.98:10.98:10.98, 12.16:12.16:12.16);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (9.70:9.70:9.70, 13.21:13.21:13.21);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (10.15:10.15:10.15, 14.48:14.48:14.48);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (11.51:11.51:11.51, 12.91:12.91:12.91);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (10.27:10.27:10.27, 14.13:14.13:14.13);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.70:10.70:10.70, 15.39:15.39:15.39);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (11.76:11.76:11.76, 11.01:11.01:11.01);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.32:10.32:10.32, 12.29:12.29:12.29);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.76:10.76:10.76, 13.38:13.38:13.38);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (11.19:11.19:11.19, 12.55:12.55:12.55);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (9.91:9.91:9.91, 13.72:13.72:13.72);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (10.36:10.36:10.36, 14.96:14.96:14.96);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (11.73:11.73:11.73, 13.26:13.26:13.26);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.48:10.48:10.48, 14.58:14.58:14.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.91:10.91:10.91, 15.81:15.81:15.81);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222T(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (7.21:7.21:7.21, 10.40:10.40:10.40);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (7.22:7.22:7.22, 12.58:12.58:12.58);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (7.62:7.62:7.62, 13.82:13.82:13.82);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (7.21:7.21:7.21, 11.94:11.94:11.94);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (7.22:7.22:7.22, 14.22:14.22:14.22);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (7.62:7.62:7.62, 15.71:15.71:15.71);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (7.58:7.58:7.58, 13.04:13.04:13.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (7.60:7.60:7.60, 15.55:15.55:15.55);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (7.99:7.99:7.99, 17.00:17.00:17.00);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (7.45:7.45:7.45, 11.13:11.13:11.13);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (7.46:7.46:7.46, 13.49:13.49:13.49);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.86:7.86:7.86, 14.71:14.71:14.71);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (7.45:7.45:7.45, 12.85:12.85:12.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (7.47:7.47:7.47, 15.31:15.31:15.31);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.86:7.86:7.86, 16.77:16.77:16.77);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (7.82:7.82:7.82, 13.92:13.92:13.92);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (7.84:7.84:7.84, 16.60:16.60:16.60);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.23:8.23:8.23, 18.03:18.03:18.03);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (9.26:9.26:9.26, 13.20:13.20:13.20);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (8.65:8.65:8.65, 15.52:15.52:15.52);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (9.04:9.04:9.04, 16.67:16.67:16.67);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (9.28:9.28:9.28, 15.99:15.99:15.99);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (8.67:8.67:8.67, 18.36:18.36:18.36);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (9.05:9.05:9.05, 19.75:19.75:19.75);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (9.67:9.67:9.67, 17.02:17.02:17.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (9.07:9.07:9.07, 19.60:19.60:19.60);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (9.45:9.45:9.45, 20.95:20.95:20.95);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (9.55:9.55:9.55, 13.96:13.96:13.96);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.94:8.94:8.94, 16.46:16.46:16.46);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.32:9.32:9.32, 17.60:17.60:17.60);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (9.57:9.57:9.57, 16.95:16.95:16.95);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (8.96:8.96:8.96, 19.51:19.51:19.51);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (9.34:9.34:9.34, 20.86:20.86:20.86);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (9.96:9.96:9.96, 17.94:17.94:17.94);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (9.36:9.36:9.36, 20.70:20.70:20.70);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.74:9.74:9.74, 22.03:22.03:22.03);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (10.58:10.58:10.58, 14.93:14.93:14.93);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (9.56:9.56:9.56, 17.44:17.44:17.44);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (9.99:9.99:9.99, 18.60:18.60:18.60);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (10.19:10.19:10.19, 17.52:17.52:17.52);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (9.29:9.29:9.29, 19.89:19.89:19.89);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (9.71:9.71:9.71, 21.27:21.27:21.27);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (10.64:10.64:10.64, 18.75:18.75:18.75);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (9.76:9.76:9.76, 21.34:21.34:21.34);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.17:10.17:10.17, 22.71:22.71:22.71);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (10.83:10.83:10.83, 15.43:15.43:15.43);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (9.81:9.81:9.81, 18.10:18.10:18.10);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.24:10.24:10.24, 19.22:19.22:19.22);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (10.44:10.44:10.44, 18.21:18.21:18.21);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (9.54:9.54:9.54, 20.74:20.74:20.74);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (9.96:9.96:9.96, 22.09:22.09:22.09);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (10.89:10.89:10.89, 19.40:19.40:19.40);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.01:10.01:10.01, 22.15:22.15:22.15);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.42:10.42:10.42, 23.48:23.48:23.48);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22P(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (6.20:6.20:6.20, 6.75:6.75:6.75);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.22:6.22:6.22, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.58:6.58:6.58, 9.17:9.17:9.17);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (6.46:6.46:6.46, 7.32:7.32:7.32);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.48:6.48:6.48, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.84:6.84:6.84, 9.90:9.90:9.90);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (8.35:8.35:8.35, 8.44:8.44:8.44);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (7.67:7.67:7.67, 10.11:10.11:10.11);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (8.09:8.09:8.09, 11.03:11.03:11.03);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (8.58:8.58:8.58, 8.99:8.99:8.99);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (7.91:7.91:7.91, 10.82:10.82:10.82);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (8.33:8.33:8.33, 11.71:11.71:11.71);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22S(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (5.87:5.87:5.87, 5.55:5.55:5.55);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.88:5.88:5.88, 6.54:6.54:6.54);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.31:6.31:6.31, 7.45:7.45:7.45);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (6.09:6.09:6.09, 6.12:6.12:6.12);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.11:6.11:6.11, 7.28:7.28:7.28);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.53:6.53:6.53, 8.17:8.17:8.17);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (8.08:8.08:8.08, 7.40:7.40:7.40);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (7.38:7.38:7.38, 8.52:8.52:8.52);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (7.86:7.86:7.86, 9.41:9.41:9.41);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (8.32:8.32:8.32, 7.99:7.99:7.99);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (7.61:7.61:7.61, 9.28:9.28:9.28);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (8.09:8.09:8.09, 10.14:10.14:10.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22T(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (5.79:5.79:5.79, 8.60:8.60:8.60);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.80:5.80:5.80, 10.73:10.73:10.73);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.16:6.16:6.16, 11.99:11.99:11.99);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (6.05:6.05:6.05, 9.40:9.40:9.40);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.06:6.06:6.06, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.42:6.42:6.42, 13.01:13.01:13.01);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (7.27:7.27:7.27, 10.33:10.33:10.33);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.78:6.78:6.78, 12.57:12.57:12.57);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (7.19:7.19:7.19, 13.86:13.86:13.86);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (7.51:7.51:7.51, 11.10:11.10:11.10);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (7.02:7.02:7.02, 13.57:13.57:13.57);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (7.43:7.43:7.43, 14.83:14.83:14.83);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112H(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (4.72:4.72:4.72, 1.76:1.76:1.76);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.62:5.62:5.62, 1.77:1.77:1.77);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (7.70:7.70:7.70, 1.89:1.89:1.89);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (3.24:3.24:3.24, 1.39:1.39:1.39);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (3.52:3.52:3.52, 1.39:1.39:1.39);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (5.57:5.57:5.57, 1.47:1.47:1.47);
      (C1 *> O) = (7.00:7.00:7.00, 1.99:1.99:1.99);
      (C2 *> O) = (8.94:8.94:8.94, 2.29:2.29:2.29);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112HP(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (4.50:4.50:4.50, 1.68:1.68:1.68);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.36:5.36:5.36, 1.70:1.70:1.70);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (7.55:7.55:7.55, 1.82:1.82:1.82);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (2.96:2.96:2.96, 1.30:1.30:1.30);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (3.18:3.18:3.18, 1.31:1.31:1.31);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (5.31:5.31:5.31, 1.38:1.38:1.38);
      (C1 *> O) = (6.70:6.70:6.70, 1.89:1.89:1.89);
      (C2 *> O) = (8.76:8.76:8.76, 2.21:2.21:2.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112HS(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (4.87:4.87:4.87, 1.78:1.78:1.78);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.81:5.81:5.81, 1.80:1.80:1.80);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (8.11:8.11:8.11, 1.92:1.92:1.92);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (3.21:3.21:3.21, 1.39:1.39:1.39);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (3.47:3.47:3.47, 1.39:1.39:1.39);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (5.72:5.72:5.72, 1.47:1.47:1.47);
      (C1 *> O) = (7.16:7.16:7.16, 2.01:2.01:2.01);
      (C2 *> O) = (9.31:9.31:9.31, 2.36:2.36:2.36);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112HT(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 0) (B1 *> O) = (4.55:4.55:4.55, 1.70:1.70:1.70);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.42:5.42:5.42, 1.72:1.72:1.72);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (7.53:7.53:7.53, 1.84:1.84:1.84);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (3.06:3.06:3.06, 1.33:1.33:1.33);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (3.31:3.31:3.31, 1.33:1.33:1.33);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (5.38:5.38:5.38, 1.41:1.41:1.41);
      (C1 *> O) = (6.77:6.77:6.77, 1.92:1.92:1.92);
      (C2 *> O) = (8.75:8.75:8.75, 2.23:2.23:2.23);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12H(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (2.24:2.24:2.24, 1.25:1.25:1.25);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (2.76:2.76:2.76, 1.27:1.27:1.27);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.30:4.30:4.30, 1.34:1.34:1.34);
      (B1 *> O) = (4.16:4.16:4.16, 2.02:2.02:2.02);
      (B2 *> O) = (5.60:5.60:5.60, 2.38:2.38:2.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12HP(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (2.02:2.02:2.02, 1.14:1.14:1.14);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (2.46:2.46:2.46, 1.16:1.16:1.16);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (3.94:3.94:3.94, 1.22:1.22:1.22);
      (B1 *> O) = (3.84:3.84:3.84, 1.88:1.88:1.88);
      (B2 *> O) = (5.24:5.24:5.24, 2.21:2.21:2.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12HS(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (2.65:2.65:2.65, 1.41:1.41:1.41);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (3.28:3.28:3.28, 1.43:1.43:1.43);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.58:4.58:4.58, 1.49:1.49:1.49);
      (B1 *> O) = (4.83:4.83:4.83, 2.27:2.27:2.27);
      (B2 *> O) = (6.00:6.00:6.00, 2.53:2.53:2.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12HT(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A1 *> O) = (2.02:2.02:2.02, 1.14:1.14:1.14);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (2.47:2.47:2.47, 1.16:1.16:1.16);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (3.92:3.92:3.92, 1.22:1.22:1.22);
      (B1 *> O) = (3.84:3.84:3.84, 1.88:1.88:1.88);
      (B2 *> O) = (5.22:5.22:5.22, 2.20:2.20:2.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13H(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (1.92:1.92:1.92, 1.27:1.27:1.27);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (2.08:2.08:2.08, 1.28:1.28:1.28);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (2.08:2.08:2.08, 1.28:1.28:1.28);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (2.52:2.52:2.52, 1.29:1.29:1.29);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (3.12:3.12:3.12, 1.36:1.36:1.36);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (3.87:3.87:3.87, 1.37:1.37:1.37);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (5.24:5.24:5.24, 1.37:1.37:1.37);
      (B1 *> O) = (4.56:4.56:4.56, 2.41:2.41:2.41);
      (B2 *> O) = (5.79:5.79:5.79, 2.99:2.99:2.99);
      (B3 *> O) = (7.03:7.03:7.03, 3.37:3.37:3.37);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13HP(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (1.73:1.73:1.73, 1.21:1.21:1.21);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (1.86:1.86:1.86, 1.22:1.22:1.22);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (1.86:1.86:1.86, 1.22:1.22:1.22);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (2.21:2.21:2.21, 1.23:1.23:1.23);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (2.89:2.89:2.89, 1.30:1.30:1.30);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (3.58:3.58:3.58, 1.31:1.31:1.31);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (4.86:4.86:4.86, 1.31:1.31:1.31);
      (B1 *> O) = (4.10:4.10:4.10, 2.27:2.27:2.27);
      (B2 *> O) = (5.44:5.44:5.44, 2.81:2.81:2.81);
      (B3 *> O) = (6.61:6.61:6.61, 3.16:3.16:3.16);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13HS(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (2.36:2.36:2.36, 1.52:1.52:1.52);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (2.54:2.54:2.54, 1.53:1.53:1.53);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (2.60:2.60:2.60, 1.53:1.53:1.53);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (3.09:3.09:3.09, 1.54:1.54:1.54);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (3.58:3.58:3.58, 1.61:1.61:1.61);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (4.37:4.37:4.37, 1.62:1.62:1.62);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (6.14:6.14:6.14, 1.63:1.63:1.63);
      (B1 *> O) = (4.96:4.96:4.96, 2.83:2.83:2.83);
      (B2 *> O) = (6.18:6.18:6.18, 3.28:3.28:3.28);
      (B3 *> O) = (8.12:8.12:8.12, 3.53:3.53:3.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13HT(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (1.69:1.69:1.69, 1.15:1.15:1.15);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (1.82:1.82:1.82, 1.15:1.15:1.15);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (1.82:1.82:1.82, 1.15:1.15:1.15);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (2.14:2.14:2.14, 1.17:1.17:1.17);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (2.88:2.88:2.88, 1.24:1.24:1.24);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (3.57:3.57:3.57, 1.25:1.25:1.25);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (4.84:4.84:4.84, 1.25:1.25:1.25);
      (B1 *> O) = (3.96:3.96:3.96, 2.20:2.20:2.20);
      (B2 *> O) = (5.43:5.43:5.43, 2.75:2.75:2.75);
      (B3 *> O) = (6.59:6.59:6.59, 3.08:3.08:3.08);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222H(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (3.41:3.41:3.41, 1.86:1.86:1.86);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (4.07:4.07:4.07, 1.87:1.87:1.87);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (5.81:5.81:5.81, 1.97:1.97:1.97);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (3.64:3.64:3.64, 1.86:1.86:1.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (4.34:4.34:4.34, 1.87:1.87:1.87);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (6.38:6.38:6.38, 1.97:1.97:1.97);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (5.26:5.26:5.26, 1.96:1.96:1.96);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (6.37:6.37:6.37, 1.97:1.97:1.97);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.47:8.47:8.47, 2.11:2.11:2.11);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (4.60:4.60:4.60, 2.16:2.16:2.16);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.60:5.60:5.60, 2.17:2.17:2.17);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.32:7.32:7.32, 2.27:2.27:2.27);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (5.06:5.06:5.06, 2.16:2.16:2.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (6.14:6.14:6.14, 2.17:2.17:2.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.18:8.18:8.18, 2.27:2.27:2.27);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (6.72:6.72:6.72, 2.26:2.26:2.26);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.18:8.18:8.18, 2.27:2.27:2.27);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (10.24:10.24:10.24, 2.41:2.41:2.41);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (5.89:5.89:5.89, 3.02:3.02:3.02);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.82:6.82:6.82, 2.50:2.50:2.50);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (8.59:8.59:8.59, 2.68:2.68:2.68);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (7.10:7.10:7.10, 3.04:3.04:3.04);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (8.10:8.10:8.10, 2.51:2.51:2.51);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (10.24:10.24:10.24, 2.70:2.70:2.70);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (8.93:8.93:8.93, 3.23:3.23:3.23);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (10.24:10.24:10.24, 2.70:2.70:2.70);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (12.35:12.35:12.35, 2.96:2.96:2.96);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (7.17:7.17:7.17, 3.31:3.31:3.31);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.39:8.39:8.39, 2.79:2.79:2.79);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (10.10:10.10:10.10, 2.97:2.97:2.97);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (8.72:8.72:8.72, 3.33:3.33:3.33);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (10.00:10.00:10.00, 2.80:2.80:2.80);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (12.07:12.07:12.07, 2.98:2.98:2.98);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (10.48:10.48:10.48, 3.52:3.52:3.52);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (12.06:12.06:12.06, 2.98:2.98:2.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (14.12:14.12:14.12, 3.24:3.24:3.24);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (7.63:7.63:7.63, 3.45:3.45:3.45);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (8.72:8.72:8.72, 2.56:2.56:2.56);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.54:10.54:10.54, 2.82:2.82:2.82);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (8.76:8.76:8.76, 3.25:3.25:3.25);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (9.74:9.74:9.74, 2.48:2.48:2.48);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (11.89:11.89:11.89, 2.72:2.72:2.72);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (10.59:10.59:10.59, 3.53:3.53:3.53);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.90:11.90:11.90, 2.72:2.72:2.72);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (14.00:14.00:14.00, 3.06:3.06:3.06);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (8.94:8.94:8.94, 3.73:3.73:3.73);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.33:10.33:10.33, 2.85:2.85:2.85);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (12.07:12.07:12.07, 3.10:3.10:3.10);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (10.37:10.37:10.37, 3.53:3.53:3.53);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.64:11.64:11.64, 2.77:2.77:2.77);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (13.71:13.71:13.71, 3.01:3.01:3.01);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (12.14:12.14:12.14, 3.81:3.81:3.81);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (13.71:13.71:13.71, 3.01:3.01:3.01);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (15.77:15.77:15.77, 3.35:3.35:3.35);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222HP(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (3.20:3.20:3.20, 1.76:1.76:1.76);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (3.82:3.82:3.82, 1.78:1.78:1.78);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (5.67:5.67:5.67, 1.88:1.88:1.88);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (3.41:3.41:3.41, 1.76:1.76:1.76);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (4.05:4.05:4.05, 1.78:1.78:1.78);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (6.22:6.22:6.22, 1.88:1.88:1.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (5.12:5.12:5.12, 1.87:1.87:1.87);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (6.19:6.19:6.19, 1.88:1.88:1.88);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.42:8.42:8.42, 2.02:2.02:2.02);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (4.40:4.40:4.40, 2.09:2.09:2.09);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.37:5.37:5.37, 2.10:2.10:2.10);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.19:7.19:7.19, 2.20:2.20:2.20);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (4.84:4.84:4.84, 2.09:2.09:2.09);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (5.88:5.88:5.88, 2.10:2.10:2.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.05:8.05:8.05, 2.20:2.20:2.20);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (6.57:6.57:6.57, 2.19:2.19:2.19);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.02:8.02:8.02, 2.20:2.20:2.20);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (10.19:10.19:10.19, 2.34:2.34:2.34);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (5.56:5.56:5.56, 2.88:2.88:2.88);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.46:6.46:6.46, 2.35:2.35:2.35);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (8.22:8.22:8.22, 2.55:2.55:2.55);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (6.70:6.70:6.70, 2.90:2.90:2.90);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (7.66:7.66:7.66, 2.37:2.37:2.37);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (9.81:9.81:9.81, 2.57:2.57:2.57);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (8.61:8.61:8.61, 3.09:3.09:3.09);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (9.93:9.93:9.93, 2.55:2.55:2.55);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (12.01:12.01:12.01, 2.83:2.83:2.83);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (6.94:6.94:6.94, 3.20:3.20:3.20);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.15:8.15:8.15, 2.68:2.68:2.68);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.83:9.83:9.83, 2.87:2.87:2.87);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (8.44:8.44:8.44, 3.21:3.21:3.21);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (9.72:9.72:9.72, 2.69:2.69:2.69);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (11.77:11.77:11.77, 2.89:2.89:2.89);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (10.28:10.28:10.28, 3.40:3.40:3.40);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (11.89:11.89:11.89, 2.87:2.87:2.87);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (13.90:13.90:13.90, 3.14:3.14:3.14);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (7.23:7.23:7.23, 3.28:3.28:3.28);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (8.29:8.29:8.29, 2.40:2.40:2.40);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.10:10.10:10.10, 2.69:2.69:2.69);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (8.27:8.27:8.27, 3.09:3.09:3.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (9.22:9.22:9.22, 2.33:2.33:2.33);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (11.38:11.38:11.38, 2.59:2.59:2.59);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (10.22:10.22:10.22, 3.37:3.37:3.37);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.52:11.52:11.52, 2.57:2.57:2.57);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (13.61:13.61:13.61, 2.94:2.94:2.94);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (8.62:8.62:8.62, 3.59:3.59:3.59);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.01:10.01:10.01, 2.71:2.71:2.71);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (11.71:11.71:11.71, 2.99:2.99:2.99);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (9.99:9.99:9.99, 3.39:3.39:3.39);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.25:11.25:11.25, 2.65:2.65:2.65);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (13.30:13.30:13.30, 2.90:2.90:2.90);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (11.85:11.85:11.85, 3.67:3.67:3.67);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (13.46:13.46:13.46, 2.87:2.87:2.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (15.47:15.47:15.47, 3.24:3.24:3.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222HS(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (3.42:3.42:3.42, 1.87:1.87:1.87);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (4.08:4.08:4.08, 1.88:1.88:1.88);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (5.99:5.99:5.99, 1.99:1.99:1.99);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (3.65:3.65:3.65, 1.87:1.87:1.87);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (4.34:4.34:4.34, 1.89:1.89:1.89);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (6.58:6.58:6.58, 1.99:1.99:1.99);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (5.42:5.42:5.42, 1.98:1.98:1.98);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (6.57:6.57:6.57, 1.99:1.99:1.99);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.87:8.87:8.87, 2.13:2.13:2.13);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (4.74:4.74:4.74, 2.22:2.22:2.22);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.77:5.77:5.77, 2.23:2.23:2.23);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.66:7.66:7.66, 2.33:2.33:2.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (5.22:5.22:5.22, 2.22:2.22:2.22);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (6.32:6.32:6.32, 2.23:2.23:2.23);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.58:8.58:8.58, 2.33:2.33:2.33);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (7.04:7.04:7.04, 2.32:2.32:2.32);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.57:8.57:8.57, 2.33:2.33:2.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (10.84:10.84:10.84, 2.47:2.47:2.47);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (5.95:5.95:5.95, 3.05:3.05:3.05);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.90:6.90:6.90, 2.52:2.52:2.52);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (8.83:8.83:8.83, 2.71:2.71:2.71);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (7.17:7.17:7.17, 3.07:3.07:3.07);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (8.18:8.18:8.18, 2.53:2.53:2.53);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (10.53:10.53:10.53, 2.72:2.72:2.72);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (9.17:9.17:9.17, 3.27:3.27:3.27);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (10.53:10.53:10.53, 2.72:2.72:2.72);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (12.83:12.83:12.83, 3.00:3.00:3.00);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (7.38:7.38:7.38, 3.39:3.39:3.39);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.64:8.64:8.64, 2.86:2.86:2.86);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (10.51:10.51:10.51, 3.05:3.05:3.05);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (8.97:8.97:8.97, 3.41:3.41:3.41);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (10.30:10.30:10.30, 2.88:2.88:2.88);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (12.56:12.56:12.56, 3.06:3.06:3.06);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (10.90:10.90:10.90, 3.60:3.60:3.60);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (12.57:12.57:12.57, 3.06:3.06:3.06);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (14.82:14.82:14.82, 3.33:3.33:3.33);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (7.72:7.72:7.72, 3.48:3.48:3.48);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (8.83:8.83:8.83, 2.58:2.58:2.58);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.81:10.81:10.81, 2.85:2.85:2.85);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (8.87:8.87:8.87, 3.28:3.28:3.28);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (9.87:9.87:9.87, 2.51:2.51:2.51);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (12.22:12.22:12.22, 2.75:2.75:2.75);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (10.88:10.88:10.88, 3.57:3.57:3.57);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (12.24:12.24:12.24, 2.75:2.75:2.75);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (14.54:14.54:14.54, 3.12:3.12:3.12);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (9.17:9.17:9.17, 3.82:3.82:3.82);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.61:10.61:10.61, 2.92:2.92:2.92);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (12.51:12.51:12.51, 3.18:3.18:3.18);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (10.66:10.66:10.66, 3.61:3.61:3.61);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.98:11.98:11.98, 2.85:2.85:2.85);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (14.24:14.24:14.24, 3.09:3.09:3.09);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (12.61:12.61:12.61, 3.90:3.90:3.90);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (14.26:14.26:14.26, 3.09:3.09:3.09);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (16.51:16.51:16.51, 3.45:3.45:3.45);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22H(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (2.55:2.55:2.55, 1.64:1.64:1.64);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (3.08:3.08:3.08, 1.66:1.66:1.66);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.59:4.59:4.59, 1.75:1.75:1.75);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (3.59:3.59:3.59, 2.00:2.00:2.00);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.49:4.49:4.49, 2.01:2.01:2.01);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.97:5.97:5.97, 2.10:2.10:2.10);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (4.11:4.11:4.11, 2.84:2.84:2.84);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.83:4.83:4.83, 2.29:2.29:2.29);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.40:6.40:6.40, 2.48:2.48:2.48);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (5.18:5.18:5.18, 3.16:3.16:3.16);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (6.22:6.22:6.22, 2.61:2.61:2.61);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (7.74:7.74:7.74, 2.80:2.80:2.80);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22HP(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (2.43:2.43:2.43, 1.57:1.57:1.57);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (2.97:2.97:2.97, 1.59:1.59:1.59);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.40:4.40:4.40, 1.68:1.68:1.68);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (3.44:3.44:3.44, 1.91:1.91:1.91);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.36:4.36:4.36, 1.93:1.93:1.93);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.73:5.73:5.73, 2.01:2.01:2.01);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (4.04:4.04:4.04, 2.71:2.71:2.71);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.71:4.71:4.71, 2.17:2.17:2.17);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.27:6.27:6.27, 2.36:2.36:2.36);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (4.98:4.98:4.98, 3.02:3.02:3.02);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.96:5.96:5.96, 2.49:2.49:2.49);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (7.42:7.42:7.42, 2.67:2.67:2.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22HT(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (2.47:2.47:2.47, 1.60:1.60:1.60);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (3.00:3.00:3.00, 1.62:1.62:1.62);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.48:4.48:4.48, 1.71:1.71:1.71);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (3.46:3.46:3.46, 1.93:1.93:1.93);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.33:4.33:4.33, 1.95:1.95:1.95);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.78:5.78:5.78, 2.04:2.04:2.04);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (4.00:4.00:4.00, 2.70:2.70:2.70);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.69:4.69:4.69, 2.18:2.18:2.18);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.18:6.18:6.18, 2.36:2.36:2.36);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (5.04:5.04:5.04, 3.01:3.01:3.01);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (6.04:6.04:6.04, 2.49:2.49:2.49);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (7.48:7.48:7.48, 2.67:2.67:2.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22S(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B1 *> O) = (2.87:2.87:2.87, 1.86:1.86:1.86);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (3.54:3.54:3.54, 1.87:1.87:1.87);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.29:5.29:5.29, 1.98:1.98:1.98);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (3.76:3.76:3.76, 2.14:2.14:2.14);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.75:4.75:4.75, 2.15:2.15:2.15);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.48:6.48:6.48, 2.26:2.26:2.26);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (4.44:4.44:4.44, 3.05:3.05:3.05);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.22:5.22:5.22, 2.49:2.49:2.49);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.56:6.56:6.56, 2.69:2.69:2.69);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (5.66:5.66:5.66, 3.50:3.50:3.50);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (6.81:6.81:6.81, 2.95:2.95:2.95);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (8.12:8.12:8.12, 3.15:3.15:3.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BHD1(H);
  inout H;

//Function Block
`protect
   buf (z,H);
   buf (weak1, weak0) (H,z);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF1(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.49:4.49:4.49, 5.72:5.72:5.72);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF12CK(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.95:4.95:4.95, 4.68:4.68:4.68);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF1CK(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.39:4.39:4.39, 4.21:4.21:4.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF1S(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.13:4.13:4.13, 5.55:5.55:5.55);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF2(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.16:4.16:4.16, 5.61:5.61:5.61);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF2CK(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.91:4.91:4.91, 4.93:4.93:4.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF3(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.46:4.46:4.46, 5.93:5.93:5.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF3CK(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (5.11:5.11:5.11, 4.80:4.80:4.80);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF4(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.80:4.80:4.80, 6.69:6.69:6.69);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF4CK(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.91:4.91:4.91, 4.67:4.67:4.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF6(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.26:4.26:4.26, 5.53:5.53:5.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF6CK(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.90:4.90:4.90, 4.70:4.70:4.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF8(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.41:4.41:4.41, 6.55:6.55:6.55);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUF8CK(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.85:4.85:4.85, 4.57:4.57:4.57);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFB1(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.22:7.22:7.22, 7.51:7.51:7.51);
      (EB *> O) = (1.99:1.99:1.99, 4.14:4.14:4.14, 3.93:3.93:3.93, 1.99:1.99:1.99, 0.34:0.34:0.34, 4.14:4.14:4.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFB2(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.45:4.45:4.45, 6.37:6.37:6.37);
      (EB *> O) = (8.17:8.17:8.17, 6.42:6.42:6.42, 5.92:5.92:5.92, 8.17:8.17:8.17, 13.03:13.03:13.03, 6.42:6.42:6.42);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFB3(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (5.05:5.05:5.05, 7.20:7.20:7.20);
      (EB *> O) = (9.01:9.01:9.01, 7.00:7.00:7.00, 6.35:6.35:6.35, 9.01:9.01:9.01, 15.47:15.47:15.47, 7.00:7.00:7.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFT1(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (7.72:7.72:7.72, 7.43:7.43:7.43);
      (E *> O) = (4.64:4.64:4.64, 0.85:0.85:0.85, 0.60:0.60:0.60, 4.64:4.64:4.64, 8.54:8.54:8.54, 0.85:0.85:0.85);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFT2(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.43:4.43:4.43, 6.20:6.20:6.20);
      (E *> O) = (4.36:4.36:4.36, 8.20:8.20:8.20, 9.90:9.90:9.90, 4.36:4.36:4.36, 10.89:10.89:10.89, 8.20:8.20:8.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFT3(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.77:4.77:4.77, 6.54:6.54:6.54);
      (E *> O) = (4.73:4.73:4.73, 8.47:8.47:8.47, 11.02:11.02:11.02, 4.73:4.73:4.73, 13.23:13.23:13.23, 8.47:8.47:8.47);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFT4(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.76:4.76:4.76, 6.55:6.55:6.55);
      (E *> O) = (4.74:4.74:4.74, 8.69:8.69:8.69, 12.04:12.04:12.04, 4.74:4.74:4.74, 14.41:14.41:14.41, 8.69:8.69:8.69);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module CMPE4(OEQ, A0, B0, A1, B1, A2, B2, A3, B3);
   input A0, B0, A1, B1, A2, B2, A3, B3;
   output OEQ;

//Function Block
`protect
   xnor g1(o1, A0, B0);
   xnor g2(o2, A1, B1);
   xnor g3(o3, A2, B2);
   xnor g4(o4, A3, B3);
   and g5(OEQ, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0) (B3 *> OEQ) = (14.57:14.57:14.57, 12.69:12.69:12.69);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1) (B3 *> OEQ) = (13.70:13.70:13.70, 15.63:15.63:15.63);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0) (B3 *> OEQ) = (14.57:14.57:14.57, 12.69:12.69:12.69);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1) (B3 *> OEQ) = (13.70:13.70:13.70, 15.63:15.63:15.63);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0) (B3 *> OEQ) = (14.57:14.57:14.57, 12.69:12.69:12.69);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1) (B3 *> OEQ) = (13.70:13.70:13.70, 15.63:15.63:15.63);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0) (B3 *> OEQ) = (14.57:14.57:14.57, 12.69:12.69:12.69);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1) (B3 *> OEQ) = (13.70:13.70:13.70, 15.63:15.63:15.63);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0) (B3 *> OEQ) = (14.57:14.57:14.57, 12.69:12.69:12.69);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1) (B3 *> OEQ) = (13.70:13.70:13.70, 15.63:15.63:15.63);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0) (B3 *> OEQ) = (14.57:14.57:14.57, 12.69:12.69:12.69);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1) (B3 *> OEQ) = (13.70:13.70:13.70, 15.63:15.63:15.63);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0) (B3 *> OEQ) = (14.57:14.57:14.57, 12.69:12.69:12.69);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1) (B3 *> OEQ) = (13.70:13.70:13.70, 15.63:15.63:15.63);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0) (B3 *> OEQ) = (14.57:14.57:14.57, 12.69:12.69:12.69);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1) (B3 *> OEQ) = (13.70:13.70:13.70, 15.63:15.63:15.63);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && B3 == 0) (A3 *> OEQ) = (17.84:17.84:17.84, 14.67:14.67:14.67);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && B3 == 1) (A3 *> OEQ) = (18.88:18.88:18.88, 18.66:18.66:18.66);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && B3 == 0) (A3 *> OEQ) = (17.84:17.84:17.84, 14.67:14.67:14.67);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && B3 == 1) (A3 *> OEQ) = (18.88:18.88:18.88, 18.66:18.66:18.66);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && B3 == 0) (A3 *> OEQ) = (17.84:17.84:17.84, 14.67:14.67:14.67);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && B3 == 1) (A3 *> OEQ) = (18.88:18.88:18.88, 18.66:18.66:18.66);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && B3 == 0) (A3 *> OEQ) = (17.84:17.84:17.84, 14.67:14.67:14.67);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && B3 == 1) (A3 *> OEQ) = (18.88:18.88:18.88, 18.66:18.66:18.66);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && B3 == 0) (A3 *> OEQ) = (17.84:17.84:17.84, 14.67:14.67:14.67);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && B3 == 1) (A3 *> OEQ) = (18.88:18.88:18.88, 18.66:18.66:18.66);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && B3 == 0) (A3 *> OEQ) = (17.84:17.84:17.84, 14.67:14.67:14.67);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && B3 == 1) (A3 *> OEQ) = (18.88:18.88:18.88, 18.66:18.66:18.66);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && B3 == 0) (A3 *> OEQ) = (17.84:17.84:17.84, 14.67:14.67:14.67);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && B3 == 1) (A3 *> OEQ) = (18.88:18.88:18.88, 18.66:18.66:18.66);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && B3 == 0) (A3 *> OEQ) = (17.84:17.84:17.84, 14.67:14.67:14.67);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && B3 == 1) (A3 *> OEQ) = (18.88:18.88:18.88, 18.66:18.66:18.66);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (13.85:13.85:13.85, 11.26:11.26:11.26);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (13.85:13.85:13.85, 11.25:11.25:11.25);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (12.93:12.93:12.93, 14.31:14.31:14.31);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (12.93:12.93:12.93, 14.31:14.31:14.31);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (13.85:13.85:13.85, 11.26:11.26:11.26);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (13.85:13.85:13.85, 11.26:11.26:11.26);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (12.93:12.93:12.93, 14.31:14.31:14.31);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (12.93:12.93:12.93, 14.31:14.31:14.31);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (13.85:13.85:13.85, 11.26:11.26:11.26);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (13.85:13.85:13.85, 11.26:11.26:11.26);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (12.93:12.93:12.93, 14.31:14.31:14.31);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (12.93:12.93:12.93, 14.31:14.31:14.31);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (13.85:13.85:13.85, 11.26:11.26:11.26);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (13.85:13.85:13.85, 11.26:11.26:11.26);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (12.93:12.93:12.93, 14.31:14.31:14.31);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (12.93:12.93:12.93, 14.31:14.31:14.31);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (16.93:16.93:16.93, 13.21:13.21:13.21);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (16.93:16.93:16.93, 13.21:13.21:13.21);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && B2 == 1 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (18.03:18.03:18.03, 17.22:17.22:17.22);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && B2 == 1 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (18.03:18.03:18.03, 17.22:17.22:17.22);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && B2 == 0 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (16.93:16.93:16.93, 13.21:13.21:13.21);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && B2 == 0 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (16.93:16.93:16.93, 13.21:13.21:13.21);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (18.03:18.03:18.03, 17.22:17.22:17.22);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (18.03:18.03:18.03, 17.22:17.22:17.22);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (16.93:16.93:16.93, 13.21:13.21:13.21);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (16.93:16.93:16.93, 13.21:13.21:13.21);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && B2 == 1 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (18.03:18.03:18.03, 17.22:17.22:17.22);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && B2 == 1 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (18.03:18.03:18.03, 17.22:17.22:17.22);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && B2 == 0 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (16.93:16.93:16.93, 13.21:13.21:13.21);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && B2 == 0 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (16.93:16.93:16.93, 13.21:13.21:13.21);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (18.03:18.03:18.03, 17.22:17.22:17.22);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (18.03:18.03:18.03, 17.22:17.22:17.22);
      if (A0 == 0 && B0 == 0 && A1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (14.42:14.42:14.42, 12.86:12.86:12.86);
      if (A0 == 0 && B0 == 0 && A1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (14.42:14.42:14.42, 12.86:12.86:12.86);
      if (A0 == 0 && B0 == 0 && A1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (14.42:14.42:14.42, 12.86:12.86:12.86);
      if (A0 == 0 && B0 == 0 && A1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (14.42:14.42:14.42, 12.86:12.86:12.86);
      if (A0 == 0 && B0 == 0 && A1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (13.47:13.47:13.47, 15.93:15.93:15.93);
      if (A0 == 0 && B0 == 0 && A1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (13.47:13.47:13.47, 15.93:15.93:15.93);
      if (A0 == 0 && B0 == 0 && A1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (13.47:13.47:13.47, 15.93:15.93:15.93);
      if (A0 == 0 && B0 == 0 && A1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (13.47:13.47:13.47, 15.93:15.93:15.93);
      if (A0 == 1 && B0 == 1 && A1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (14.42:14.42:14.42, 12.86:12.86:12.86);
      if (A0 == 1 && B0 == 1 && A1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (14.42:14.42:14.42, 12.86:12.86:12.86);
      if (A0 == 1 && B0 == 1 && A1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (14.42:14.42:14.42, 12.86:12.86:12.86);
      if (A0 == 1 && B0 == 1 && A1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (14.42:14.42:14.42, 12.86:12.86:12.86);
      if (A0 == 1 && B0 == 1 && A1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (13.47:13.47:13.47, 15.93:15.93:15.93);
      if (A0 == 1 && B0 == 1 && A1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (13.47:13.47:13.47, 15.93:15.93:15.93);
      if (A0 == 1 && B0 == 1 && A1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (13.47:13.47:13.47, 15.93:15.93:15.93);
      if (A0 == 1 && B0 == 1 && A1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (13.47:13.47:13.47, 15.93:15.93:15.93);
      if (A0 == 0 && B0 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (17.34:17.34:17.34, 14.83:14.83:14.83);
      if (A0 == 0 && B0 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (17.34:17.34:17.34, 14.83:14.83:14.83);
      if (A0 == 0 && B0 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (17.34:17.34:17.34, 14.83:14.83:14.83);
      if (A0 == 0 && B0 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (17.34:17.34:17.34, 14.83:14.83:14.83);
      if (A0 == 0 && B0 == 0 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (18.40:18.40:18.40, 18.82:18.82:18.82);
      if (A0 == 0 && B0 == 0 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (18.40:18.40:18.40, 18.82:18.82:18.82);
      if (A0 == 0 && B0 == 0 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (18.40:18.40:18.40, 18.82:18.82:18.82);
      if (A0 == 0 && B0 == 0 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (18.40:18.40:18.40, 18.82:18.82:18.82);
      if (A0 == 1 && B0 == 1 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (17.34:17.34:17.34, 14.83:14.83:14.83);
      if (A0 == 1 && B0 == 1 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (17.34:17.34:17.34, 14.83:14.83:14.83);
      if (A0 == 1 && B0 == 1 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (17.33:17.33:17.33, 14.83:14.83:14.83);
      if (A0 == 1 && B0 == 1 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (17.34:17.34:17.34, 14.83:14.83:14.83);
      if (A0 == 1 && B0 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (18.40:18.40:18.40, 18.82:18.82:18.82);
      if (A0 == 1 && B0 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (18.40:18.40:18.40, 18.82:18.82:18.82);
      if (A0 == 1 && B0 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (18.40:18.40:18.40, 18.82:18.82:18.82);
      if (A0 == 1 && B0 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (18.40:18.40:18.40, 18.82:18.82:18.82);
      if (A0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (15.15:15.15:15.15, 12.63:12.63:12.63);
      if (A0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (15.15:15.15:15.15, 12.63:12.63:12.63);
      if (A0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (15.15:15.15:15.15, 12.63:12.63:12.63);
      if (A0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (15.16:15.16:15.16, 12.63:12.63:12.63);
      if (A0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (15.16:15.16:15.16, 12.63:12.63:12.63);
      if (A0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (15.16:15.16:15.16, 12.63:12.63:12.63);
      if (A0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (15.16:15.16:15.16, 12.63:12.63:12.63);
      if (A0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (15.16:15.16:15.16, 12.63:12.63:12.63);
      if (A0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (14.30:14.30:14.30, 15.58:15.58:15.58);
      if (A0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (14.30:14.30:14.30, 15.58:15.58:15.58);
      if (A0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (14.30:14.30:14.30, 15.58:15.58:15.58);
      if (A0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (14.30:14.30:14.30, 15.58:15.58:15.58);
      if (A0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (14.30:14.30:14.30, 15.58:15.58:15.58);
      if (A0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (14.30:14.30:14.30, 15.58:15.58:15.58);
      if (A0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (14.30:14.30:14.30, 15.58:15.58:15.58);
      if (A0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (14.30:14.30:14.30, 15.58:15.58:15.58);
      if (B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (18.40:18.40:18.40, 14.61:14.61:14.61);
      if (B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (18.40:18.40:18.40, 14.61:14.61:14.61);
      if (B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (18.40:18.40:18.40, 14.61:14.61:14.61);
      if (B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (18.40:18.40:18.40, 14.61:14.61:14.61);
      if (B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (18.40:18.40:18.40, 14.61:14.61:14.61);
      if (B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (18.40:18.40:18.40, 14.61:14.61:14.61);
      if (B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (18.40:18.40:18.40, 14.61:14.61:14.61);
      if (B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (18.40:18.40:18.40, 14.61:14.61:14.61);
      if (B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (19.37:19.37:19.37, 18.59:18.59:18.59);
      if (B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (19.37:19.37:19.37, 18.59:18.59:18.59);
      if (B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (19.37:19.37:19.37, 18.59:18.59:18.59);
      if (B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (19.37:19.37:19.37, 18.59:18.59:18.59);
      if (B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (19.37:19.37:19.37, 18.59:18.59:18.59);
      if (B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (19.37:19.37:19.37, 18.59:18.59:18.59);
      if (B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (19.37:19.37:19.37, 18.59:18.59:18.59);
      if (B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (19.37:19.37:19.37, 18.59:18.59:18.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module CMPE4S(OEQ, A0, B0, A1, B1, A2, B2, A3, B3);
   input A0, B0, A1, B1, A2, B2, A3, B3;
   output OEQ;

//Function Block
`protect
   xnor g1(o1, A0, B0);
   xnor g2(o2, A1, B1);
   xnor g3(o3, A2, B2);
   xnor g4(o4, A3, B3);
   and g5(OEQ, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0) (B3 *> OEQ) = (13.81:13.81:13.81, 11.89:11.89:11.89);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1) (B3 *> OEQ) = (12.75:12.75:12.75, 14.94:14.94:14.94);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0) (B3 *> OEQ) = (13.81:13.81:13.81, 11.89:11.89:11.89);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1) (B3 *> OEQ) = (12.75:12.75:12.75, 14.94:14.94:14.94);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0) (B3 *> OEQ) = (13.81:13.81:13.81, 11.89:11.89:11.89);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1) (B3 *> OEQ) = (12.75:12.75:12.75, 14.94:14.94:14.94);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0) (B3 *> OEQ) = (13.81:13.81:13.81, 11.89:11.89:11.89);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1) (B3 *> OEQ) = (12.75:12.75:12.75, 14.94:14.94:14.94);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0) (B3 *> OEQ) = (13.81:13.81:13.81, 11.89:11.89:11.89);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1) (B3 *> OEQ) = (12.75:12.75:12.75, 14.94:14.94:14.94);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0) (B3 *> OEQ) = (13.81:13.81:13.81, 11.89:11.89:11.89);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1) (B3 *> OEQ) = (12.75:12.75:12.75, 14.94:14.94:14.94);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0) (B3 *> OEQ) = (13.81:13.81:13.81, 11.89:11.89:11.89);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1) (B3 *> OEQ) = (12.75:12.75:12.75, 14.94:14.94:14.94);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0) (B3 *> OEQ) = (13.81:13.81:13.81, 11.89:11.89:11.89);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1) (B3 *> OEQ) = (12.75:12.75:12.75, 14.94:14.94:14.94);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && B3 == 0) (A3 *> OEQ) = (16.76:16.76:16.76, 13.91:13.91:13.91);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && B3 == 1) (A3 *> OEQ) = (18.12:18.12:18.12, 18.13:18.13:18.13);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && B3 == 0) (A3 *> OEQ) = (16.76:16.76:16.76, 13.91:13.91:13.91);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && B3 == 1) (A3 *> OEQ) = (18.12:18.12:18.12, 18.13:18.13:18.13);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && B3 == 0) (A3 *> OEQ) = (16.76:16.76:16.76, 13.91:13.91:13.91);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && B3 == 1) (A3 *> OEQ) = (18.12:18.12:18.12, 18.13:18.13:18.13);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && B3 == 0) (A3 *> OEQ) = (16.76:16.76:16.76, 13.91:13.91:13.91);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && B3 == 1) (A3 *> OEQ) = (18.12:18.12:18.12, 18.13:18.13:18.13);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && B3 == 0) (A3 *> OEQ) = (16.76:16.76:16.76, 13.91:13.91:13.91);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && B3 == 1) (A3 *> OEQ) = (18.12:18.12:18.12, 18.13:18.13:18.13);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && B3 == 0) (A3 *> OEQ) = (16.76:16.76:16.76, 13.91:13.91:13.91);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && B3 == 1) (A3 *> OEQ) = (18.12:18.12:18.12, 18.13:18.13:18.13);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && B3 == 0) (A3 *> OEQ) = (16.76:16.76:16.76, 13.91:13.91:13.91);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && B3 == 1) (A3 *> OEQ) = (18.12:18.12:18.12, 18.13:18.13:18.13);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && B3 == 0) (A3 *> OEQ) = (16.76:16.76:16.76, 13.91:13.91:13.91);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && B3 == 1) (A3 *> OEQ) = (18.12:18.12:18.12, 18.13:18.13:18.13);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (13.04:13.04:13.04, 10.43:10.43:10.43);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (13.04:13.04:13.04, 10.43:10.43:10.43);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (12.11:12.11:12.11, 13.51:13.51:13.51);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (12.12:12.12:12.12, 13.51:13.51:13.51);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (13.04:13.04:13.04, 10.43:10.43:10.43);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (13.04:13.04:13.04, 10.43:10.43:10.43);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (12.11:12.11:12.11, 13.51:13.51:13.51);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (12.12:12.12:12.12, 13.51:13.51:13.51);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (13.04:13.04:13.04, 10.43:10.43:10.43);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (13.04:13.04:13.04, 10.43:10.43:10.43);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (12.11:12.11:12.11, 13.51:13.51:13.51);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (12.12:12.12:12.12, 13.51:13.51:13.51);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (13.04:13.04:13.04, 10.43:10.43:10.43);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (13.04:13.04:13.04, 10.43:10.43:10.43);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && A3 == 0 && B3 == 0) (B2 *> OEQ) = (12.11:12.11:12.11, 13.51:13.51:13.51);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && A3 == 1 && B3 == 1) (B2 *> OEQ) = (12.12:12.12:12.12, 13.51:13.51:13.51);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (15.81:15.81:15.81, 12.38:12.38:12.38);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (15.82:15.82:15.82, 12.38:12.38:12.38);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && B2 == 1 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (16.98:16.98:16.98, 16.38:16.38:16.38);
      if (A0 == 0 && B0 == 0 && A1 == 0 && B1 == 0 && B2 == 1 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (16.98:16.98:16.98, 16.39:16.39:16.39);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && B2 == 0 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (15.81:15.81:15.81, 12.38:12.38:12.38);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && B2 == 0 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (15.81:15.81:15.81, 12.38:12.38:12.38);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (16.98:16.98:16.98, 16.38:16.38:16.38);
      if (A0 == 0 && B0 == 0 && A1 == 1 && B1 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (16.98:16.98:16.98, 16.39:16.39:16.39);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (15.81:15.81:15.81, 12.38:12.38:12.38);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (15.81:15.81:15.81, 12.38:12.38:12.38);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && B2 == 1 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (16.98:16.98:16.98, 16.38:16.38:16.38);
      if (A0 == 1 && B0 == 1 && A1 == 0 && B1 == 0 && B2 == 1 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (16.98:16.98:16.98, 16.39:16.39:16.39);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && B2 == 0 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (15.82:15.82:15.82, 12.38:12.38:12.38);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && B2 == 0 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (15.81:15.81:15.81, 12.38:12.38:12.38);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A2 *> OEQ) = (16.98:16.98:16.98, 16.38:16.38:16.38);
      if (A0 == 1 && B0 == 1 && A1 == 1 && B1 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A2 *> OEQ) = (16.98:16.98:16.98, 16.38:16.38:16.38);
      if (A0 == 0 && B0 == 0 && A1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (13.65:13.65:13.65, 12.00:12.00:12.00);
      if (A0 == 0 && B0 == 0 && A1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (13.65:13.65:13.65, 12.00:12.00:12.00);
      if (A0 == 0 && B0 == 0 && A1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (13.65:13.65:13.65, 12.00:12.00:12.00);
      if (A0 == 0 && B0 == 0 && A1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (13.65:13.65:13.65, 12.00:12.00:12.00);
      if (A0 == 0 && B0 == 0 && A1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (12.77:12.77:12.77, 15.11:15.11:15.11);
      if (A0 == 0 && B0 == 0 && A1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (12.77:12.77:12.77, 15.11:15.11:15.11);
      if (A0 == 0 && B0 == 0 && A1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (12.77:12.77:12.77, 15.11:15.11:15.11);
      if (A0 == 0 && B0 == 0 && A1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (12.77:12.77:12.77, 15.11:15.11:15.11);
      if (A0 == 1 && B0 == 1 && A1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (13.65:13.65:13.65, 12.00:12.00:12.00);
      if (A0 == 1 && B0 == 1 && A1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (13.65:13.65:13.65, 12.00:12.00:12.00);
      if (A0 == 1 && B0 == 1 && A1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (13.65:13.65:13.65, 12.00:12.00:12.00);
      if (A0 == 1 && B0 == 1 && A1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (13.65:13.65:13.65, 12.00:12.00:12.00);
      if (A0 == 1 && B0 == 1 && A1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (12.77:12.77:12.77, 15.11:15.11:15.11);
      if (A0 == 1 && B0 == 1 && A1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (12.77:12.77:12.77, 15.11:15.11:15.11);
      if (A0 == 1 && B0 == 1 && A1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B1 *> OEQ) = (12.77:12.77:12.77, 15.11:15.11:15.11);
      if (A0 == 1 && B0 == 1 && A1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B1 *> OEQ) = (12.77:12.77:12.77, 15.11:15.11:15.11);
      if (A0 == 0 && B0 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (16.27:16.27:16.27, 13.97:13.97:13.97);
      if (A0 == 0 && B0 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (16.27:16.27:16.27, 13.97:13.97:13.97);
      if (A0 == 0 && B0 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (16.27:16.27:16.27, 13.97:13.97:13.97);
      if (A0 == 0 && B0 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (16.27:16.27:16.27, 13.97:13.97:13.97);
      if (A0 == 0 && B0 == 0 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (17.42:17.42:17.42, 17.93:17.93:17.93);
      if (A0 == 0 && B0 == 0 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (17.42:17.42:17.42, 17.93:17.93:17.93);
      if (A0 == 0 && B0 == 0 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (17.42:17.42:17.42, 17.93:17.93:17.93);
      if (A0 == 0 && B0 == 0 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (17.42:17.42:17.42, 17.93:17.93:17.93);
      if (A0 == 1 && B0 == 1 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (16.27:16.27:16.27, 13.97:13.97:13.97);
      if (A0 == 1 && B0 == 1 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (16.27:16.27:16.27, 13.97:13.97:13.97);
      if (A0 == 1 && B0 == 1 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (16.27:16.27:16.27, 13.97:13.97:13.97);
      if (A0 == 1 && B0 == 1 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (16.27:16.27:16.27, 13.97:13.97:13.97);
      if (A0 == 1 && B0 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (17.42:17.42:17.42, 17.93:17.93:17.93);
      if (A0 == 1 && B0 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (17.42:17.42:17.42, 17.93:17.93:17.93);
      if (A0 == 1 && B0 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A1 *> OEQ) = (17.42:17.42:17.42, 17.93:17.93:17.93);
      if (A0 == 1 && B0 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A1 *> OEQ) = (17.42:17.42:17.42, 17.93:17.93:17.93);
      if (A0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (14.51:14.51:14.51, 11.80:11.80:11.80);
      if (A0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (14.51:14.51:14.51, 11.80:11.80:11.80);
      if (A0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (14.51:14.51:14.51, 11.80:11.80:11.80);
      if (A0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (14.51:14.51:14.51, 11.80:11.80:11.80);
      if (A0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (14.51:14.51:14.51, 11.80:11.80:11.80);
      if (A0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (14.51:14.51:14.51, 11.80:11.80:11.80);
      if (A0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (14.51:14.51:14.51, 11.80:11.80:11.80);
      if (A0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (14.51:14.51:14.51, 11.80:11.80:11.80);
      if (A0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (13.55:13.55:13.55, 14.80:14.80:14.80);
      if (A0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (13.55:13.55:13.55, 14.80:14.80:14.80);
      if (A0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (13.55:13.55:13.55, 14.80:14.80:14.80);
      if (A0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (13.55:13.55:13.55, 14.80:14.80:14.80);
      if (A0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (13.55:13.55:13.55, 14.80:14.80:14.80);
      if (A0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (13.55:13.55:13.55, 14.80:14.80:14.80);
      if (A0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (B0 *> OEQ) = (13.55:13.55:13.55, 14.80:14.80:14.80);
      if (A0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (B0 *> OEQ) = (13.55:13.55:13.55, 14.80:14.80:14.80);
      if (B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (17.38:17.38:17.38, 13.76:13.76:13.76);
      if (B0 == 0 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (17.38:17.38:17.38, 13.76:13.76:13.76);
      if (B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (17.38:17.38:17.38, 13.76:13.76:13.76);
      if (B0 == 0 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (17.38:17.38:17.38, 13.76:13.76:13.76);
      if (B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (17.39:17.39:17.39, 13.76:13.76:13.76);
      if (B0 == 0 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (17.38:17.38:17.38, 13.76:13.76:13.76);
      if (B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (17.38:17.38:17.38, 13.76:13.76:13.76);
      if (B0 == 0 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (17.38:17.38:17.38, 13.76:13.76:13.76);
      if (B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (18.60:18.60:18.60, 17.82:17.82:17.82);
      if (B0 == 1 && A1 == 0 && B1 == 0 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (18.60:18.60:18.60, 17.82:17.82:17.82);
      if (B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (18.60:18.60:18.60, 17.82:17.82:17.82);
      if (B0 == 1 && A1 == 0 && B1 == 0 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (18.60:18.60:18.60, 17.82:17.82:17.82);
      if (B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (18.60:18.60:18.60, 17.82:17.82:17.82);
      if (B0 == 1 && A1 == 1 && B1 == 1 && A2 == 0 && B2 == 0 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (18.60:18.60:18.60, 17.82:17.82:17.82);
      if (B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 0 && B3 == 0) (A0 *> OEQ) = (18.60:18.60:18.60, 17.82:17.82:17.82);
      if (B0 == 1 && A1 == 1 && B1 == 1 && A2 == 1 && B2 == 1 && A3 == 1 && B3 == 1) (A0 *> OEQ) = (18.60:18.60:18.60, 17.82:17.82:17.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRBN(Q, QB, D, CKB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB;
   supply1 vcc;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  RB,  vcc,  flag );
   not g7(ck,  d_CKB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (18.22:18.22:18.22, 14.77:14.77:14.77);
      (negedge CKB *> (QB :1'bx)) = (20.28:20.28:20.28, 26.60:26.60:26.60);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.03:6.03:6.03);
      (negedge RB *> (QB :1'bx)) = (11.70:11.70:11.70, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 3.36;
      specparam hold_D_CKB = 0.12;
      $setuphold(negedge CKB &&& RB, posedge D, 1.86:1.86:1.86, 3.72:3.72:3.72, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D, 3.09:3.09:3.09, -0.48:-0.48:-0.48, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 10.00;
      $recovery(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, flag);
      $hold(negedge CKB &&& d_D, posedge RB, 9.63:9.63:9.63, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.63;
      specparam mpw_pos_CKB = 8.40;
      specparam mpw_neg_CKB = 8.40;
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
      $width(posedge CKB, 8.84:8.84:8.84, 0, flag);
      $width(negedge CKB, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRSBN(Q, QB, D, CKB, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB, SB;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  RB,  SB,  flag );
   and g4(rb_and_sb, RB, SB);
   or g5(rs, RB, SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (18.35:18.35:18.35, 15.81:15.81:15.81);
      (negedge CKB *> (QB :1'bx)) = (23.21:23.21:23.21, 27.15:27.15:27.15);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.22:6.22:6.22);
      (negedge RB *> (QB :1'bx)) = (13.70:13.70:13.70, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (15.45:15.45:15.45, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 9.28:9.28:9.28);

      //  Setup and Hold Time
      specparam setup_D_CKB = 6.66;
      specparam hold_D_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D, 2.35:2.35:2.35, 3.72:3.72:3.72, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D, 4.57:4.57:4.57, -1.21:-1.21:-1.21, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.30;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recovery(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, negedge CKB &&& ~d_D, 0.00:0.00:0.00, flag);
      $hold(negedge CKB &&& d_D, posedge RB, 10.62:10.62:10.62, flag);
      $hold(negedge CKB &&& ~d_D, posedge SB, 3.22:3.22:3.22, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.47;
      specparam mpw_neg_SB = 16.47;
      specparam mpw_pos_CKB = 12.39;
      specparam mpw_neg_CKB = 12.39;
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
      $width(negedge SB, 15.98:15.98:15.98, 0, flag);
      $width(posedge CKB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CKB, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBHRBN(Q, QB, D, CKB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  RB,  flag );
   not g4(ck,  d_CKB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (14.88:14.88:14.88, 15.78:15.78:15.78);
      (negedge CKB *> (QB :1'bx)) = (22.01:22.01:22.01, 21.74:21.74:21.74);
      (D *> Q) = (9.87:9.87:9.87, 10.22:10.22:10.22);
      (D *> QB) = (16.42:16.42:16.42, 16.72:16.72:16.72);
      (RB *> Q) = (10.31:10.31:10.31, 7.28:7.28:7.28);
      (RB *> QB) = (12.25:12.25:12.25, 17.15:17.15:17.15);

      //  Setup and Hold Time
      specparam setup_D_CKB = 36.39;
      specparam hold_D_CKB = 11.21;
      $setuphold(posedge CKB &&& RB, posedge D, 8.06:8.06:8.06, -5.44:-5.44:-5.44, flag,,,d_CKB, d_D);
      $setuphold(posedge CKB &&& RB, negedge D, 8.30:8.30:8.30, -4.45:-4.45:-4.45, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 34.10;
      specparam recovery_CKB_RB = 19.92;
      $recovery(posedge RB, posedge CKB, 8.65:8.65:8.65, flag);
      $hold(posedge CKB, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_CKB = 45.03;
      specparam mpw_neg_RB = 27.31;
      $width(negedge CKB, 22.82:22.82:22.82, 0, flag);
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBHRBS(Q, QB, D, CKB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  RB,  flag );
   not g4(ck,  d_CKB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (15.02:15.02:15.02, 16.34:16.34:16.34);
      (negedge CKB *> (QB :1'bx)) = (21.31:21.31:21.31, 20.83:20.83:20.83);
      (D *> Q) = (10.31:10.31:10.31, 12.68:12.68:12.68);
      (D *> QB) = (17.64:17.64:17.64, 16.10:16.10:16.10);
      (RB *> Q) = (10.93:10.93:10.93, 6.35:6.35:6.35);
      (RB *> QB) = (10.24:10.24:10.24, 16.72:16.72:16.72);

      //  Setup and Hold Time
      specparam setup_D_CKB = 43.04;
      specparam hold_D_CKB = 8.04;
      $setuphold(posedge CKB &&& RB, posedge D, 8.80:8.80:8.80, -5.93:-5.93:-5.93, flag,,,d_CKB, d_D);
      $setuphold(posedge CKB &&& RB, negedge D, 11.76:11.76:11.76, -6.92:-6.92:-6.92, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 42.04;
      specparam recovery_CKB_RB = 19.94;
      $recovery(posedge RB, posedge CKB, 9.63:9.63:9.63, flag);
      $hold(posedge CKB, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_CKB = 44.92;
      specparam mpw_neg_RB = 23.72;
      $width(negedge CKB, 22.88:22.88:22.88, 0, flag);
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRBN(Q, QB, D, TD, CKB, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, TD, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g5(QB, qt);
   dffrsb_udp g2(qt, d1, ck, RB, vcc, flag);
   not g1(ck,  d_CKB );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1 = D_flag; // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (18.34:18.34:18.34, 14.85:14.85:14.85);
      (negedge CKB *> (QB :1'bx)) = (20.35:20.35:20.35, 26.68:26.68:26.68);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.03:6.03:6.03);
      (negedge RB *> (QB :1'bx)) = (11.68:11.68:11.68, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 7.00;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 7.30;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.28;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& RB, posedge D &&& ~SEL, 3.59:3.59:3.59, 2.48:2.48:2.48, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D &&& ~SEL, 8.77:8.77:8.77, -3.23:-3.23:-3.23, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, posedge SEL, 27.01:27.01:27.01, -1.71:-1.71:-1.71, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, negedge SEL, 9.75:9.75:9.75, -1.95:-1.95:-1.95, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, posedge TD &&& SEL, 9.75:9.75:9.75, -0.97:-0.97:-0.97, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& RB, negedge TD &&& SEL, 26.27:26.27:26.27, -8.78:-8.78:-8.78, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 9.50;
      $recovery(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(negedge CKB &&& D_flag1, posedge RB, 9.63:9.63:9.63, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.10;
      specparam mpw_pos_CKB = 15.30;
      specparam mpw_neg_CKB = 15.30;
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
      $width(posedge CKB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CKB, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRSBN(Q, QB, D, TD, CKB, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, TD, CKB, RB, SB, SEL;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt, d1, ck, RB, SB, flag);
   and g4(rb_and_sb, RB, SB);
   or g5(rs, RB, SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );
   mux2_udp g8(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (18.40:18.40:18.40, 15.84:15.84:15.84);
      (negedge CKB *> (QB :1'bx)) = (23.24:23.24:23.24, 27.20:27.20:27.20);
      (negedge SB *> (Q :1'bx)) = (15.44:15.44:15.44, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 9.28:9.28:9.28);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.21:6.21:6.21);
      (negedge RB *> (QB :1'bx)) = (13.69:13.69:13.69, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 9.85;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 8.50;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.40;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D &&& ~SEL, 4.08:4.08:4.08, 2.24:2.24:2.24, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D &&& ~SEL, 10.74:10.74:10.74, -3.67:-3.67:-3.67, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge SEL, 30.71:30.71:30.71, -1.71:-1.71:-1.71, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge SEL, 11.72:11.72:11.72, -1.95:-1.95:-1.95, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge TD &&& SEL, 10.24:10.24:10.24, -0.97:-0.97:-0.97, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge TD &&& SEL, 29.97:29.97:29.97, -9.22:-9.22:-9.22, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.83;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recovery(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, negedge CKB &&& ~D_flag1, 0.00:0.00:0.00, flag);
      $hold(negedge CKB &&& D_flag1, posedge RB, 10.62:10.62:10.62, flag);
      $hold(negedge CKB &&& ~D_flag1, posedge SB, 3.22:3.22:3.22, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.50;
      specparam mpw_neg_SB = 16.50;
      specparam mpw_pos_CKB = 16.17;
      specparam mpw_neg_CKB = 15.31;
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
      $width(negedge SB, 15.98:15.98:15.98, 0, flag);
      $width(posedge CKB, 13.02:13.02:13.02, 0, flag);
      $width(negedge CKB, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELA(O, I);

  output O;
  input I;

  parameter error_limit = (7.11:7.11:7.11);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 
    if(warn_flag==0) (I *> O) = (9.95:9.95:9.95, 10.90:10.90:10.90);
  endspecify
`endprotect
endmodule
`endcelldefine



//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELB(O, I);

  output O;
  input I;

  parameter error_limit = (23.80:23.80:23.80);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 
    if(warn_flag==0) (I *> O) = (19.71:19.71:19.71, 20.12:20.12:20.12);
  endspecify
`endprotect
endmodule
`endcelldefine



//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELC(O, I);

  output O;
  input I;

  parameter error_limit = (43.14:43.14:43.14);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 
    if(warn_flag==0) (I *> O) = (31.70:31.70:31.70, 31.35:31.35:31.35);
  endspecify
`endprotect
endmodule
`endcelldefine



//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCLRBN(Q, QB, D, CK, RB, LD);
   reg flag; // Notifier flag
   reg  D_flag1, LD_flag1, RB_flag1;
   wire D_flag, LD_flag, RB_flag;
   output Q, QB;
   input D, CK, RB, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB;

//Function Block
`protect
   buf b1 (D_, d_D );
   buf b2 (LD_, d_LD );
   buf b3 (RB_, d_RB );
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
// Define the flag for timing check
  assign D_flag  = D_flag1;   // For Model-Tec complier
  assign LD_flag = LD_flag1;  // For Model-Tec complier
  assign RB_flag = RB_flag1;  // For Model-Tec complier
  always @(LD_ or RB_)
    begin
      if ((LD_ === 1'b1) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_)
    begin
      if ((RB_ === 1'b1) && (D_ !== Q))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end
  always @(di)
    begin
      if (di===1'b1)
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.62:13.62:13.62, 15.27:15.27:15.27);
      (posedge CK *> (QB :1'bx)) = (21.79:21.79:21.79, 19.93:19.93:19.93);

      //  Setup and Hold Time
      specparam setup_D_CK = 35.23;
      specparam hold_D_CK = 3.78;
      specparam setup_LD_CK = 40.50;
      specparam hold_LD_CK = 3.86;
      specparam setup_RB_CK = 33.75;
      specparam hold_RB_CK = 8.46;
      $setuphold(posedge CK, posedge D &&& D_flag, 7.04:7.04:7.04, -4.17:-4.17:-4.17, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 8.03:8.03:8.03, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 10.98:10.98:10.98, -5.16:-5.16:-5.16, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 14.44:14.44:14.44, -4.67:-4.67:-4.67, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 8.27:8.27:8.27, -5.16:-5.16:-5.16, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 8.52:8.52:8.52, -3.43:-3.43:-3.43, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 34.18;
      specparam mpw_pos_CK = 44.76;
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCRBN(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1,  d_D,  d_RB );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.61:13.61:13.61, 15.20:15.20:15.20);
      (posedge CK *> (QB :1'bx)) = (20.15:20.15:20.15, 17.93:17.93:17.93);

      //  Setup and Hold Time
      specparam setup_D_CK = 25.83;
      specparam hold_D_CK = 8.08;
      specparam setup_RB_CK = 25.11;
      specparam hold_RB_CK = 8.13;
      $setuphold(posedge CK, posedge D &&& RB, 6.30:6.30:6.30, -3.23:-3.23:-3.23, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& RB, 3.59:3.59:3.59, -0.72:-0.72:-0.72, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& D, 6.55:6.55:6.55, -3.93:-3.93:-3.93, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& D, 6.55:6.55:6.55, -2.69:-2.69:-2.69, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.94;
      specparam mpw_pos_CK = 42.52;
      $width(negedge CK, 20.41:20.41:20.41, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFN(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.31:14.31:14.31, 13.67:13.67:13.67);
      (posedge CK *> (QB :1'bx)) = (19.86:19.86:19.86, 18.59:18.59:18.59);

      //  Setup and Hold Time
      specparam setup_D_CK = 24.90;
      specparam hold_D_CK = 8.77;
      $setuphold(posedge CK, posedge D, 2.85:2.85:2.85, -1.95:-1.95:-1.95, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 4.08:4.08:4.08, -1.21:-1.21:-1.21, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.00;
      specparam mpw_pos_CK = 42.58;
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFP(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.16:14.16:14.16, 15.43:15.43:15.43);
      (posedge CK *> (QB :1'bx)) = (21.56:21.56:21.56, 20.20:20.20:20.20);

      //  Setup and Hold Time
      specparam setup_D_CK = 24.53;
      specparam hold_D_CK = 8.73;
      $setuphold(posedge CK, posedge D, 4.33:4.33:4.33, -1.95:-1.95:-1.95, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 2.85:2.85:2.85, 0.02:0.02:0.02, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.87;
      specparam mpw_pos_CK = 50.16;
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBN(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.68:14.68:14.68, 15.01:15.01:15.01);
      (posedge CK *> (QB :1'bx)) = (20.13:20.13:20.13, 21.71:21.71:21.71);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.21:6.21:6.21);
      (negedge RB *> (QB :1'bx)) = (11.50:11.50:11.50, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 6.30:6.30:6.30, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.34:3.34:3.34, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBP(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.91:14.91:14.91, 15.94:15.94:15.94);
      (posedge CK *> (QB :1'bx)) = (23.09:23.09:23.09, 24.50:24.50:24.50);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.61:6.61:6.61);
      (negedge RB *> (QB :1'bx)) = (14.07:14.07:14.07, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.56:5.56:5.56, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.59:3.59:3.59, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.42:7.42:7.42, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 10.99:10.99:10.99, 0, flag);
      $width(negedge CK, 18.69:18.69:18.69, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBS(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.87:13.87:13.87, 14.72:14.72:14.72);
      (posedge CK *> (QB :1'bx)) = (19.29:19.29:19.29, 18.76:18.76:18.76);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.15:6.15:6.15);
      (negedge RB *> (QB :1'bx)) = (10.85:10.85:10.85, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 6.30:6.30:6.30, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.34:3.34:3.34, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBT(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.08:16.08:16.08, 17.33:17.33:17.33);
      (posedge CK *> (QB :1'bx)) = (26.89:26.89:26.89, 28.80:28.80:28.80);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 8.09:8.09:8.09);
      (negedge RB *> (QB :1'bx)) = (17.77:17.77:17.77, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.56:5.56:5.56, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.59:3.59:3.59, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.42:7.42:7.42, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 18.69:18.69:18.69, 0, flag);
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRSBN(Q, QB, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB, SB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g1(Q, qt);
   not g2(qb1, qt);
   dffrsb_udp g3(qt,  d_D,  d_CK,  RB,  SB,  flag );
   or g4(rs, RB, SB);
   and g5(QB, qb1, rs);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.88:14.88:14.88, 15.88:15.88:15.88);
      (posedge CK *> (QB :1'bx)) = (22.76:22.76:22.76, 23.10:23.10:23.10);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.27:6.27:6.27);
      (negedge RB *> (QB :1'bx)) = (13.27:13.27:13.27, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (15.53:15.53:15.53, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 8.68:8.68:8.68);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 7.04:7.04:7.04, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 4.82:4.82:4.82, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.14;
      specparam recovery_SB_CK = 9.81;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.25;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 8.65:8.65:8.65, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 2.48:2.48:2.48, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.52;
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
      $width(negedge SB, 15.98:15.98:15.98, 0, flag);
      $width(negedge CK, 20.66:20.66:20.66, 0, flag);
      $width(posedge CK, 8.96:8.96:8.96, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFS(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.74:13.74:13.74, 11.81:11.81:11.81);
      (posedge CK *> (QB :1'bx)) = (16.71:16.71:16.71, 17.90:17.90:17.90);

      //  Setup and Hold Time
      specparam setup_D_CK = 25.10;
      specparam hold_D_CK = 8.70;
      $setuphold(posedge CK, posedge D, 2.85:2.85:2.85, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 4.08:4.08:4.08, -1.21:-1.21:-1.21, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      specparam mpw_pos_CK = 40.60;
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFSBN(Q, QB, D, CK, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, SB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  SB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.92:13.92:13.92, 14.92:14.92:14.92);
      (posedge CK *> (QB :1'bx)) = (20.04:20.04:20.04, 17.89:17.89:17.89);
      (negedge SB *> (Q :1'bx)) = (15.95:15.95:15.95, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 5.61:5.61:5.61);

      //  Setup and Hold Time
      specparam setup_D_CK = 3.36;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D, 5.81:5.81:5.81, -2.45:-2.45:-2.45, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D, 4.57:4.57:4.57, -0.97:-0.97:-0.97, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_SB_CK = 1.40;
      specparam recovery_CK_SB = 4.63;
      $recovery(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 3.47:3.47:3.47, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.63;
      specparam mpw_neg_CK = 8.30;
      specparam mpw_pos_CK = 8.30;
      $width(negedge SB, 17.95:17.95:17.95, 0, flag);
      $width(negedge CK, 20.41:20.41:20.41, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFTRBN(Q, QZ, D, CK, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D,CK, E, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (18.44:18.44:18.44, 18.49:18.49:18.49);
      (posedge CK *> (QZ :1'bx)) = (20.91:20.91:20.91, 19.80:19.80:19.80);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 9.84:9.84:9.84);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 11.16:11.16:11.16);
      (E *> QZ) = (4.44:4.44:4.44, 0.83:0.83:0.83, 0.52:0.52:0.52, 4.44:4.44:4.44, 6.99:6.99:6.99, 0.83:0.83:0.83);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 6.30:6.30:6.30, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.34:3.34:3.34, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFTRBS(Q, QZ, D, CK, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D,CK, E, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.37:16.37:16.37, 16.89:16.89:16.89);
      (posedge CK *> (QZ :1'bx)) = (18.58:18.58:18.58, 17.98:17.98:17.98);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 8.35:8.35:8.35);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 9.47:9.47:9.47);
      (E *> QZ) = (4.41:4.41:4.41, 1.13:1.13:1.13, 0.43:0.43:0.43, 4.41:4.41:4.41, 4.49:4.49:4.49, 1.13:1.13:1.13);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 6.30:6.30:6.30, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.34:3.34:3.34, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCLRBN(Q, QB, D, TD, CK, RB, SEL, LD);
   reg flag; // Notifier flag
   reg  D_flag1, RB_flag1, SEL_flag1, LD_flag1;
   wire D_flag, RB_flag, SEL_flag, LD_flag;
   output Q, QB;
   input D, TD, CK, RB, SEL, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf b5 (LD_, d_LD );    //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
   mux2_udp g9(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;    // For Model-Tec complier
  assign LD_flag   = LD_flag1;  // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;   // For Model-Tec complier
  always @(SEL_ or RB_ or LD_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1) && (LD_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or di)
    begin
      if ((SEL_ === 1'b0) && (di === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_ or SEL_)
    begin
      if ((D_ !== Q) && (SEL_ === 1'b0) && (RB_ === 1'b1))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.65:13.65:13.65, 15.27:15.27:15.27);
      (posedge CK *> (QB :1'bx)) = (21.83:21.83:21.83, 20.07:20.07:20.07);

      //  Setup and Hold Time
      specparam setup_D_CK = 46.79;
      specparam hold_D_CK = 0.00;
      specparam setup_LD_CK = 56.83;
      specparam hold_LD_CK = 0.00;
      specparam setup_RB_CK = 44.72;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 34.89;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 33.39;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 12.71:12.71:12.71, -10.09:-10.09:-10.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 15.92:15.92:15.92, -11.82:-11.82:-11.82, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 18.88:18.88:18.88, -11.08:-11.08:-11.08, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 20.36:20.36:20.36, -13.05:-13.05:-13.05, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 13.94:13.94:13.94, -11.08:-11.08:-11.08, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 16.66:16.66:16.66, -11.57:-11.57:-11.57, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 12.22:12.22:12.22, -3.43:-3.43:-3.43, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 12.96:12.96:12.96, -3.93:-3.93:-3.93, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 7.29:7.29:7.29, -4.67:-4.67:-4.67, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 10.49:10.49:10.49, -5.41:-5.41:-5.41, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.92;
      specparam mpw_pos_CK = 44.08;
      $width(negedge CK, 20.84:20.84:20.84, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCRBN(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   reg  D_flag1,RB_flag1,SEL_flag1;
   wire D_flag,RB_flag,SEL_flag;
   output Q, QB;
   input D, TD, CK, SEL, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, D_, RB_);
   mux2_udp g5(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;   // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;  // For Model-Tec complier
  always @(SEL_ or RB_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or D_)
    begin
      if ((SEL_ === 1'b0) && (D_ === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.64:13.64:13.64, 15.42:15.42:15.42);
      (posedge CK *> (QB :1'bx)) = (20.39:20.39:20.39, 17.97:17.97:17.97);

      //  Setup and Hold Time
      specparam setup_D_CK = 43.30;
      specparam hold_D_CK = 0.00;
      specparam setup_RB_CK = 40.31;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 40.59;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 38.29;
      specparam hold_TD_CK = 4.13;
      $setuphold(posedge CK, posedge D &&& D_flag, 9.26:9.26:9.26, -6.15:-6.15:-6.15, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 9.75:9.75:9.75, -4.91:-4.91:-4.91, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 9.75:9.75:9.75, -6.39:-6.39:-6.39, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 13.20:13.20:13.20, -7.13:-7.13:-7.13, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 31.94:31.94:31.94, -10.09:-10.09:-10.09, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 13.94:13.94:13.94, -4.91:-4.91:-4.91, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 14.68:14.68:14.68, -10.59:-10.59:-10.59, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 30.22:30.22:30.22, -13.22:-13.22:-13.22, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.91;
      specparam mpw_pos_CK = 42.74;
      $width(negedge CK, 26.33:26.33:26.33, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZN(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.31:14.31:14.31, 13.67:13.67:13.67);
      (posedge CK *> (QB :1'bx)) = (19.86:19.86:19.86, 18.60:18.60:18.60);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.26;
      specparam hold_D_CK = 4.80;
      specparam setup_SEL_CK = 34.60;
      specparam hold_SEL_CK = 9.45;
      specparam setup_TD_CK = 26.91;
      specparam hold_TD_CK = 6.46;
      $setuphold(posedge CK, posedge D &&& ~SEL, 4.57:4.57:4.57, -3.68:-3.68:-3.68, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 9.01:9.01:9.01, -4.12:-4.12:-4.12, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 26.03:26.03:26.03, -8.37:-8.37:-8.37, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 10.24:10.24:10.24, -7.13:-7.13:-7.13, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 10.24:10.24:10.24, -7.63:-7.63:-7.63, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 25.29:25.29:25.29, -9.22:-9.22:-9.22, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.62;
      specparam mpw_pos_CK = 42.58;
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZP(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.13:14.13:14.13, 15.38:15.38:15.38);
      (posedge CK *> (QB :1'bx)) = (21.48:21.48:21.48, 20.14:20.14:20.14);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 26.67;
      specparam hold_TD_CK = 6.59;
      $setuphold(posedge CK, posedge D &&& ~SEL, 6.30:6.30:6.30, -3.43:-3.43:-3.43, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 8.77:8.77:8.77, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 27.26:27.26:27.26, -8.12:-8.12:-8.12, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 10.74:10.74:10.74, -4.91:-4.91:-4.91, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.71:12.71:12.71, -7.38:-7.38:-7.38, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 26.52:26.52:26.52, -11.44:-11.44:-11.44, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 26.76:26.76:26.76, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBN(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.73:14.73:14.73, 15.07:15.07:15.07);
      (posedge CK *> (QB :1'bx)) = (20.19:20.19:20.19, 21.76:21.76:21.76);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.21:6.21:6.21);
      (negedge RB *> (QB :1'bx)) = (11.50:11.50:11.50, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 8.03:8.03:8.03, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.51:9.51:9.51, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.00:28.00:28.00, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.46:12.46:12.46, -5.41:-5.41:-5.41, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 14.19:14.19:14.19, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.51:27.51:27.51, -14.04:-14.04:-14.04, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBP(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.92:14.92:14.92, 15.95:15.95:15.95);
      (posedge CK *> (QB :1'bx)) = (23.11:23.11:23.11, 24.38:24.38:24.38);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.61:6.61:6.61);
      (negedge RB *> (QB :1'bx)) = (14.07:14.07:14.07, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.29:7.29:7.29, -3.68:-3.68:-3.68, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.51:9.51:9.51, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.25:28.25:28.25, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 11.97:11.97:11.97, -5.41:-5.41:-5.41, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 13.70:13.70:13.70, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.51:27.51:27.51, -12.33:-12.33:-12.33, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.42:7.42:7.42, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 10.99:10.99:10.99, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBS(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.96:13.96:13.96, 14.81:14.81:14.81);
      (posedge CK *> (QB :1'bx)) = (19.35:19.35:19.35, 18.80:18.80:18.80);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.17:6.17:6.17);
      (negedge RB *> (QB :1'bx)) = (10.84:10.84:10.84, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 8.03:8.03:8.03, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.51:9.51:9.51, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.00:28.00:28.00, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.46:12.46:12.46, -5.41:-5.41:-5.41, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 14.19:14.19:14.19, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.26:27.26:27.26, -12.77:-12.77:-12.77, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.91:7.91:7.91, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBT(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.10:16.10:16.10, 17.36:17.36:17.36);
      (posedge CK *> (QB :1'bx)) = (26.91:26.91:26.91, 28.81:28.81:28.81);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 8.09:8.09:8.09);
      (negedge RB *> (QB :1'bx)) = (17.76:17.76:17.76, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.53:7.53:7.53, -3.68:-3.68:-3.68, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.51:9.51:9.51, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.25:28.25:28.25, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 11.97:11.97:11.97, -5.41:-5.41:-5.41, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 13.70:13.70:13.70, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.51:27.51:27.51, -12.33:-12.33:-12.33, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.42:7.42:7.42, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRSBN(Q, QB, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL, RB;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  SB,  flag );
   and g7(rb_and_sb, RB, SB);
   or g5(rs, RB, SB);
   and g6(QB, qb1, rs);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.82:14.82:14.82, 15.84:15.84:15.84);
      (posedge CK *> (QB :1'bx)) = (22.70:22.70:22.70, 23.00:23.00:23.00);
      (negedge SB *> (Q :1'bx)) = (15.52:15.52:15.52, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 8.63:8.63:8.63);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.25:6.25:6.25);
      (negedge RB *> (QB :1'bx)) = (13.23:13.23:13.23, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.70;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 8.77:8.77:8.77, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 11.23:11.23:11.23, -4.67:-4.67:-4.67, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 31.20:31.20:31.20, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 13.20:13.20:13.20, -5.65:-5.65:-5.65, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 14.93:14.93:14.93, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 30.46:30.46:30.46, -14.78:-14.78:-14.78, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.12;
      specparam recovery_SB_CK = 10.60;
      specparam recovery_CK_RB = 8.90;
      specparam recovery_CK_SB = 1.27;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 8.65:8.65:8.65, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 2.24:2.24:2.24, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 15.09;
      specparam mpw_pos_CK = 12.96;
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
      $width(negedge SB, 15.98:15.98:15.98, 0, flag);
      $width(negedge CK, 28.54:28.54:28.54, 0, flag);
      $width(posedge CK, 8.96:8.96:8.96, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZS(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.74:13.74:13.74, 11.80:11.80:11.80);
      (posedge CK *> (QB :1'bx)) = (16.71:16.71:16.71, 17.91:17.91:17.91);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.51;
      specparam hold_D_CK = 4.82;
      specparam setup_SEL_CK = 34.86;
      specparam hold_SEL_CK = 9.42;
      specparam setup_TD_CK = 27.13;
      specparam hold_TD_CK = 6.43;
      $setuphold(posedge CK, posedge D &&& ~SEL, 4.57:4.57:4.57, -3.68:-3.68:-3.68, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 9.01:9.01:9.01, -4.12:-4.12:-4.12, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 26.03:26.03:26.03, -8.37:-8.37:-8.37, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 10.00:10.00:10.00, -7.13:-7.13:-7.13, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 10.24:10.24:10.24, -7.63:-7.63:-7.63, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 25.29:25.29:25.29, -9.22:-9.22:-9.22, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.78;
      specparam mpw_pos_CK = 40.65;
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZSBN(Q, QB, D, TD, CK, SEL, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1   = D_flag;    // For Model-Tec complier
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0)
           D_flag = d_D;
       else
           D_flag = d_TD;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.91:13.91:13.91, 14.93:14.93:14.93);
      (posedge CK *> (QB :1'bx)) = (20.05:20.05:20.05, 17.87:17.87:17.87);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 5.60:5.60:5.60);
      (negedge SB *> (Q :1'bx)) = (15.95:15.95:15.95, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 9.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D &&& ~SEL, 7.53:7.53:7.53, -4.17:-4.17:-4.17, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D &&& ~SEL, 10.98:10.98:10.98, -5.16:-5.16:-5.16, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, posedge SEL, 31.70:31.70:31.70, -9.11:-9.11:-9.11, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, negedge SEL, 12.22:12.22:12.22, -6.15:-6.15:-6.15, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, posedge TD &&& SEL, 14.19:14.19:14.19, -8.37:-8.37:-8.37, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& SB, negedge TD &&& SEL, 30.96:30.96:30.96, -12.77:-12.77:-12.77, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_SB_CK = 1.61;
      specparam recovery_CK_SB = 4.00;
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 3.47:3.47:3.47, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.58;
      specparam mpw_neg_CK = 15.85;
      specparam mpw_pos_CK = 15.15;
      $width(negedge SB, 16.97:16.97:16.97, 0, flag);
      $width(negedge CK, 28.73:28.73:28.73, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZTRBN(Q, QZ, D, TD, CK, SEL, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D, TD, CK, E, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   dffrsb_udp g1(qt,  d1,  d_CK,  RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );


//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (18.53:18.53:18.53, 18.53:18.53:18.53);
      (posedge CK *> (QZ :1'bx)) = (21.01:21.01:21.01, 19.82:19.82:19.82);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 9.82:9.82:9.82);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 11.12:11.12:11.12);
      (E *> QZ) = (4.54:4.54:4.54, 0.83:0.83:0.83, 0.53:0.53:0.53, 4.54:4.54:4.54, 6.95:6.95:6.95, 0.83:0.83:0.83);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.29;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.10;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 8.03:8.03:8.03, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.26:9.26:9.26, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.00:28.00:28.00, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.46:12.46:12.46, -5.16:-5.16:-5.16, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 14.19:14.19:14.19, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.26:27.26:27.26, -13.79:-13.79:-13.79, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 14.17;
      specparam mpw_pos_CK = 12.01;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZTRBS(Q, QZ, D, TD, CK, SEL, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D, TD, CK, E, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   dffrsb_udp g1(qt,  d1,  d_CK,  RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );


//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.42:16.42:16.42, 16.96:16.96:16.96);
      (posedge CK *> (QZ :1'bx)) = (18.64:18.64:18.64, 18.06:18.06:18.06);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 8.36:8.36:8.36);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 9.50:9.50:9.50);
      (E *> QZ) = (4.28:4.28:4.28, 1.13:1.13:1.13, 0.43:0.43:0.43, 4.28:4.28:4.28, 4.49:4.49:4.49, 1.13:1.13:1.13);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.29;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.10;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 8.03:8.03:8.03, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.26:9.26:9.26, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.00:28.00:28.00, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.46:12.46:12.46, -5.41:-5.41:-5.41, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 14.19:14.19:14.19, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.26:27.26:27.26, -14.04:-14.04:-14.04, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 14.17;
      specparam mpw_pos_CK = 12.01;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLHN(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (10.95:10.95:10.95, 11.65:11.65:11.65);
      (posedge CK *> (QB :1'bx)) = (17.56:17.56:17.56, 16.94:16.94:16.94);
      (D *> Q) = (7.40:7.40:7.40, 9.74:9.74:9.74);
      (D *> QB) = (15.68:15.68:15.68, 13.37:13.37:13.37);

      //  Setup and Hold Time
      specparam setup_D_CK = 28.88;
      specparam hold_D_CK = 8.13;
      $setuphold(negedge CK, posedge D, 1.89:1.89:1.89, 0.48:0.48:0.48, flag,,,d_CK, d_D);
      $setuphold(negedge CK, negedge D, 7.81:7.81:7.81, -1.70:-1.70:-1.70, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 42.82;
      $width(posedge CK, 10.93:10.93:10.93, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLHP(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.16:13.16:13.16, 14.21:14.21:14.21);
      (posedge CK *> (QB :1'bx)) = (25.13:25.13:25.13, 21.45:21.45:21.45);
      (D *> Q) = (8.55:8.55:8.55, 10.98:10.98:10.98);
      (D *> QB) = (21.90:21.90:21.90, 16.85:16.85:16.85);

      //  Setup and Hold Time
      specparam setup_D_CK = 39.02;
      specparam hold_D_CK = 8.27;
      $setuphold(negedge CK, posedge D, 2.39:2.39:2.39, -0.26:-0.26:-0.26, flag,,,d_CK, d_D);
      $setuphold(negedge CK, negedge D, 8.06:8.06:8.06, -2.15:-2.15:-2.15, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 51.74;
      $width(posedge CK, 12.78:12.78:12.78, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLHRBN(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.86:13.86:13.86, 13.80:13.80:13.80);
      (posedge CK *> (QB :1'bx)) = (20.37:20.37:20.37, 20.62:20.62:20.62);
      (D *> Q) = (9.92:9.92:9.92, 10.24:10.24:10.24);
      (D *> QB) = (16.82:16.82:16.82, 16.67:16.67:16.67);
      (RB *> Q) = (10.35:10.35:10.35, 7.30:7.30:7.30);
      (RB *> QB) = (12.55:12.55:12.55, 17.10:17.10:17.10);

      //  Setup and Hold Time
      specparam setup_D_CK = 37.21;
      specparam hold_D_CK = 7.84;
      $setuphold(negedge CK &&& RB, posedge D, 3.87:3.87:3.87, -1.00:-1.00:-1.00, flag,,,d_CK, d_D);
      $setuphold(negedge CK &&& RB, negedge D, 7.81:7.81:7.81, -3.22:-3.22:-3.22, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 35.06;
      specparam recovery_CK_RB = 18.27;
      $recovery(posedge RB, negedge CK, 4.46:4.46:4.46, flag);
      $hold(negedge CK, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 47.06;
      specparam mpw_neg_RB = 27.35;
      $width(posedge CK, 12.78:12.78:12.78, 0, flag);
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLHRBP(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.54:15.54:15.54, 14.79:14.79:14.79);
      (posedge CK *> (QB :1'bx)) = (25.90:25.90:25.90, 24.59:24.59:24.59);
      (D *> Q) = (11.56:11.56:11.56, 10.64:10.64:10.64);
      (D *> QB) = (21.74:21.74:21.74, 20.61:20.61:20.61);
      (RB *> Q) = (11.92:11.92:11.92, 8.49:8.49:8.49);
      (RB *> QB) = (17.04:17.04:17.04, 20.97:20.97:20.97);

      //  Setup and Hold Time
      specparam setup_D_CK = 45.71;
      specparam hold_D_CK = 8.36;
      $setuphold(negedge CK &&& RB, posedge D, 5.10:5.10:5.10, -2.48:-2.48:-2.48, flag,,,d_CK, d_D);
      $setuphold(negedge CK &&& RB, negedge D, 7.32:7.32:7.32, -3.22:-3.22:-3.22, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 40.52;
      specparam recovery_CK_RB = 18.77;
      $recovery(posedge RB, negedge CK, 5.69:5.69:5.69, flag);
      $hold(negedge CK, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 52.50;
      specparam mpw_neg_RB = 35.26;
      $width(posedge CK, 13.02:13.02:13.02, 0, flag);
      $width(negedge RB, 14.01:14.01:14.01, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLHRBS(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.06:14.06:14.06, 14.04:14.04:14.04);
      (posedge CK *> (QB :1'bx)) = (18.97:18.97:18.97, 19.97:19.97:19.97);
      (D *> Q) = (10.35:10.35:10.35, 12.80:12.80:12.80);
      (D *> QB) = (17.73:17.73:17.73, 16.24:16.24:16.24);
      (RB *> Q) = (10.97:10.97:10.97, 6.40:6.40:6.40);
      (RB *> QB) = (10.28:10.28:10.28, 16.87:16.87:16.87);

      //  Setup and Hold Time
      specparam setup_D_CK = 43.40;
      specparam hold_D_CK = 5.07;
      $setuphold(negedge CK &&& RB, posedge D, 5.35:5.35:5.35, -1.25:-1.25:-1.25, flag,,,d_CK, d_D);
      $setuphold(negedge CK &&& RB, negedge D, 10.77:10.77:10.77, -4.81:-4.81:-4.81, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 42.60;
      specparam recovery_CK_RB = 18.63;
      $recovery(posedge RB, negedge CK, 5.94:5.94:5.94, flag);
      $hold(negedge CK, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 48.26;
      specparam mpw_neg_RB = 23.42;
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLHS(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (10.91:10.91:10.91, 11.45:11.45:11.45);
      (posedge CK *> (QB :1'bx)) = (16.16:16.16:16.16, 15.85:15.85:15.85);
      (D *> Q) = (7.63:7.63:7.63, 11.70:11.70:11.70);
      (D *> QB) = (16.45:16.45:16.45, 12.56:12.56:12.56);

      //  Setup and Hold Time
      specparam setup_D_CK = 34.55;
      specparam hold_D_CK = 6.76;
      $setuphold(negedge CK, posedge D, 2.88:2.88:2.88, 0.23:0.23:0.23, flag,,,d_CK, d_D);
      $setuphold(negedge CK, negedge D, 10.28:10.28:10.28, -2.59:-2.59:-2.59, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 41.97;
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (15.56:15.56:15.56, 13.14:13.14:13.14);
      if (A == 1 && CI == 0) (B *> S) = (16.68:16.68:16.68, 16.85:16.85:16.85);
      if (A == 0 && CI == 0) (B *> S) = (13.81:13.81:13.81, 17.20:17.20:17.20);
      if (A == 1 && CI == 1) (B *> S) = (15.23:15.23:15.23, 16.01:16.01:16.01);
      if (A == 0 && CI == 1) (B *> CO) = (7.54:7.54:7.54, 13.29:13.29:13.29);
      if (A == 1 && CI == 0) (B *> CO) = (7.56:7.56:7.56, 12.95:12.95:12.95);
      if (B == 0 && CI == 1) (A *> S) = (19.88:19.88:19.88, 15.51:15.51:15.51);
      if (B == 1 && CI == 0) (A *> S) = (20.04:20.04:20.04, 20.77:20.77:20.77);
      if (B == 0 && CI == 0) (A *> S) = (16.16:16.16:16.16, 21.20:21.20:21.20);
      if (B == 1 && CI == 1) (A *> S) = (19.15:19.15:19.15, 19.36:19.36:19.36);
      if (B == 0 && CI == 1) (A *> CO) = (7.26:7.26:7.26, 13.41:13.41:13.41);
      if (B == 1 && CI == 0) (A *> CO) = (7.83:7.83:7.83, 12.36:12.36:12.36);
      if (A == 0 && B == 1) (CI *> S) = (8.50:8.50:8.50, 6.76:6.76:6.76);
      if (A == 1 && B == 0) (CI *> S) = (8.50:8.50:8.50, 6.76:6.76:6.76);
      if (A == 0 && B == 0) (CI *> S) = (5.59:5.59:5.59, 8.41:8.41:8.41);
      if (A == 1 && B == 1) (CI *> S) = (5.59:5.59:5.59, 8.41:8.41:8.41);
      if (A == 0 && B == 1) (CI *> CO) = (6.97:6.97:6.97, 10.56:10.56:10.56);
      if (A == 1 && B == 0) (CI *> CO) = (6.64:6.64:6.64, 11.48:11.48:11.48);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1P(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (17.56:17.56:17.56, 15.67:15.67:15.67);
      if (A == 1 && CI == 0) (B *> S) = (18.48:18.48:18.48, 19.28:19.28:19.28);
      if (A == 0 && CI == 0) (B *> S) = (15.62:15.62:15.62, 19.63:19.63:19.63);
      if (A == 1 && CI == 1) (B *> S) = (17.22:17.22:17.22, 18.52:18.52:18.52);
      if (A == 0 && CI == 1) (B *> CO) = (9.47:9.47:9.47, 17.80:17.80:17.80);
      if (A == 1 && CI == 0) (B *> CO) = (9.57:9.57:9.57, 17.51:17.51:17.51);
      if (B == 0 && CI == 1) (A *> S) = (21.94:21.94:21.94, 18.02:18.02:18.02);
      if (B == 1 && CI == 0) (A *> S) = (21.81:21.81:21.81, 23.17:23.17:23.17);
      if (B == 0 && CI == 0) (A *> S) = (17.96:17.96:17.96, 23.60:23.60:23.60);
      if (B == 1 && CI == 1) (A *> S) = (21.11:21.11:21.11, 21.84:21.84:21.84);
      if (B == 0 && CI == 1) (A *> CO) = (9.16:9.16:9.16, 17.99:17.99:17.99);
      if (B == 1 && CI == 0) (A *> CO) = (9.85:9.85:9.85, 16.97:16.97:16.97);
      if (A == 0 && B == 1) (CI *> S) = (10.13:10.13:10.13, 8.89:8.89:8.89);
      if (A == 1 && B == 0) (CI *> S) = (10.13:10.13:10.13, 8.89:8.89:8.89);
      if (A == 0 && B == 0) (CI *> S) = (7.37:7.37:7.37, 10.67:10.67:10.67);
      if (A == 1 && B == 1) (CI *> S) = (7.37:7.37:7.37, 10.67:10.67:10.67);
      if (A == 0 && B == 1) (CI *> CO) = (8.93:8.93:8.93, 15.18:15.18:15.18);
      if (A == 1 && B == 0) (CI *> CO) = (8.56:8.56:8.56, 16.09:16.09:16.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1S(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (20.62:20.62:20.62, 16.42:16.42:16.42);
      if (A == 1 && CI == 0) (B *> S) = (22.16:22.16:22.16, 14.23:14.23:14.23);
      if (A == 0 && CI == 0) (B *> S) = (6.55:6.55:6.55, 14.74:14.74:14.74);
      if (A == 1 && CI == 1) (B *> S) = (7.47:7.47:7.47, 12.44:12.44:12.44);
      if (A == 0 && CI == 1) (B *> CO) = (6.83:6.83:6.83, 14.84:14.84:14.84);
      if (A == 1 && CI == 0) (B *> CO) = (7.45:7.45:7.45, 15.03:15.03:15.03);
      if (B == 0 && CI == 1) (A *> S) = (22.49:22.49:22.49, 15.81:15.81:15.81);
      if (B == 1 && CI == 0) (A *> S) = (19.61:19.61:19.61, 13.82:13.82:13.82);
      if (B == 0 && CI == 0) (A *> S) = (6.89:6.89:6.89, 15.05:15.05:15.05);
      if (B == 1 && CI == 1) (A *> S) = (7.62:7.62:7.62, 13.82:13.82:13.82);
      if (B == 0 && CI == 1) (A *> CO) = (7.57:7.57:7.57, 16.60:16.60:16.60);
      if (B == 1 && CI == 0) (A *> CO) = (6.89:6.89:6.89, 13.51:13.51:13.51);
      if (A == 0 && B == 1) (CI *> S) = (17.69:17.69:17.69, 15.76:15.76:15.76);
      if (A == 1 && B == 0) (CI *> S) = (20.75:20.75:20.75, 15.24:15.24:15.24);
      if (A == 0 && B == 0) (CI *> S) = (6.49:6.49:6.49, 13.66:13.66:13.66);
      if (A == 1 && B == 1) (CI *> S) = (7.53:7.53:7.53, 11.54:11.54:11.54);
      if (A == 0 && B == 1) (CI *> CO) = (6.19:6.19:6.19, 11.88:11.88:11.88);
      if (A == 1 && B == 0) (CI *> CO) = (7.08:7.08:7.08, 13.62:13.62:13.62);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1T(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (20.23:20.23:20.23, 19.03:19.03:19.03);
      if (A == 1 && CI == 0) (B *> S) = (21.01:21.01:21.01, 22.56:22.56:22.56);
      if (A == 0 && CI == 0) (B *> S) = (18.13:18.13:18.13, 22.91:22.91:22.91);
      if (A == 1 && CI == 1) (B *> S) = (19.87:19.87:19.87, 21.89:21.89:21.89);
      if (A == 0 && CI == 1) (B *> CO) = (12.13:12.13:12.13, 23.08:23.08:23.08);
      if (A == 1 && CI == 0) (B *> CO) = (12.28:12.28:12.28, 22.81:22.81:22.81);
      if (B == 0 && CI == 1) (A *> S) = (24.65:24.65:24.65, 21.39:21.39:21.39);
      if (B == 1 && CI == 0) (A *> S) = (24.32:24.32:24.32, 26.43:26.43:26.43);
      if (B == 0 && CI == 0) (A *> S) = (20.48:20.48:20.48, 26.87:26.87:26.87);
      if (B == 1 && CI == 1) (A *> S) = (23.75:23.75:23.75, 25.20:25.20:25.20);
      if (B == 0 && CI == 1) (A *> CO) = (11.80:11.80:11.80, 23.30:23.30:23.30);
      if (B == 1 && CI == 0) (A *> CO) = (12.56:12.56:12.56, 22.30:22.30:22.30);
      if (A == 0 && B == 1) (CI *> S) = (12.48:12.48:12.48, 12.01:12.01:12.01);
      if (A == 1 && B == 0) (CI *> S) = (12.48:12.48:12.48, 12.01:12.01:12.01);
      if (A == 0 && B == 0) (CI *> S) = (9.84:9.84:9.84, 13.79:13.79:13.79);
      if (A == 1 && B == 1) (CI *> S) = (9.84:9.84:9.84, 13.80:13.80:13.80);
      if (A == 0 && B == 1) (CI *> CO) = (11.59:11.59:11.59, 20.50:20.50:20.50);
      if (A == 1 && B == 0) (CI *> CO) = (11.19:11.19:11.19, 21.40:21.40:21.40);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA2(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
  //---- inverted CI ----
  not g1(CI_, CI);
  //---- Full adder ----
  xor g2(S_, A, B);
  and g3(C_1, A, B);
  xor g4(S, S_, CI_);
  and g5(C_2, S_, CI_);
   or g6(CO, C_2, C_1);  

//Specify Block
   specify
      //  Module Path Delay
      if (A == 0 && CI == 0) (B *> S) = (17.49:17.49:17.49, 14.78:14.78:14.78);
      if (A == 1 && CI == 1) (B *> S) = (22.48:22.48:22.48, 23.09:23.09:23.09);
      if (A == 0 && CI == 1) (B *> S) = (19.20:19.20:19.20, 23.41:23.41:23.41);
      if (A == 1 && CI == 0) (B *> S) = (16.99:16.99:16.99, 17.95:17.95:17.95);
      if (A == 0 && CI == 0) (B *> CO) = (20.76:20.76:20.76, 10.66:10.66:10.66);
      if (A == 1 && CI == 1) (B *> CO) = (13.35:13.35:13.35, 13.12:13.12:13.12);
      if (B == 0 && CI == 0) (A *> S) = (21.61:21.61:21.61, 17.06:17.06:17.06);
      if (B == 1 && CI == 1) (A *> S) = (26.18:26.18:26.18, 28.26:28.26:28.26);
      if (B == 0 && CI == 1) (A *> S) = (21.46:21.46:21.46, 27.35:27.35:27.35);
      if (B == 1 && CI == 0) (A *> S) = (22.20:22.20:22.20, 21.65:21.65:21.65);
      if (B == 0 && CI == 0) (A *> CO) = (23.06:23.06:23.06, 9.91:9.91:9.91);
      if (B == 1 && CI == 1) (A *> CO) = (18.48:18.48:18.48, 16.81:16.81:16.81);
      if (A == 0 && B == 1) (CI *> S) = (5.40:5.40:5.40, 7.86:7.86:7.86);
      if (A == 1 && B == 0) (CI *> S) = (5.40:5.40:5.40, 7.86:7.86:7.86);
      if (A == 0 && B == 0) (CI *> S) = (8.49:8.49:8.49, 6.48:6.48:6.48);
      if (A == 1 && B == 1) (CI *> S) = (8.50:8.50:8.50, 6.48:6.48:6.48);
      if (A == 0 && B == 1) (CI *> CO) = (3.47:3.47:3.47, 1.72:1.72:1.72);
      if (A == 1 && B == 0) (CI *> CO) = (3.47:3.47:3.47, 1.72:1.72:1.72);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA2P(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
  //---- inverted CI ----
  not g1(CI_, CI);
  //---- Full adder ----
  xor g2(S_, A, B);
  and g3(C_1, A, B);
  xor g4(S, S_, CI_);
  and g5(C_2, S_, CI_);
   or g6(CO, C_2, C_1);  

//Specify Block
   specify
      //  Module Path Delay
      if (A == 0 && CI == 0) (B *> S) = (22.89:22.89:22.89, 19.89:19.89:19.89);
      if (A == 1 && CI == 1) (B *> S) = (30.35:30.35:30.35, 32.49:32.49:32.49);
      if (A == 0 && CI == 1) (B *> S) = (26.68:26.68:26.68, 32.64:32.64:32.64);
      if (A == 1 && CI == 0) (B *> S) = (22.26:22.26:22.26, 23.22:23.22:23.22);
      if (A == 0 && CI == 0) (B *> CO) = (28.06:28.06:28.06, 13.09:13.09:13.09);
      if (A == 1 && CI == 1) (B *> CO) = (16.36:16.36:16.36, 15.22:15.22:15.22);
      if (B == 0 && CI == 0) (A *> S) = (27.14:27.14:27.14, 22.17:22.17:22.17);
      if (B == 1 && CI == 1) (A *> S) = (34.09:34.09:34.09, 37.76:37.76:37.76);
      if (B == 0 && CI == 1) (A *> S) = (28.93:28.93:28.93, 36.76:36.76:36.76);
      if (B == 1 && CI == 0) (A *> S) = (27.57:27.57:27.57, 26.96:26.96:26.96);
      if (B == 0 && CI == 0) (A *> CO) = (30.36:30.36:30.36, 12.36:12.36:12.36);
      if (B == 1 && CI == 1) (A *> CO) = (21.58:21.58:21.58, 18.96:18.96:18.96);
      if (A == 0 && B == 1) (CI *> S) = (7.00:7.00:7.00, 9.63:9.63:9.63);
      if (A == 1 && B == 0) (CI *> S) = (7.00:7.00:7.00, 9.63:9.63:9.63);
      if (A == 0 && B == 0) (CI *> S) = (10.18:10.18:10.18, 8.07:8.07:8.07);
      if (A == 1 && B == 1) (CI *> S) = (10.18:10.18:10.18, 8.00:8.00:8.00);
      if (A == 0 && B == 1) (CI *> CO) = (3.01:3.01:3.01, 1.55:1.55:1.55);
      if (A == 1 && B == 0) (CI *> CO) = (3.01:3.01:3.01, 1.55:1.55:1.55);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA2S(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
  //---- inverted CI ----
  not g1(CI_, CI);
  //---- Full adder ----
  xor g2(S_, A, B);
  and g3(C_1, A, B);
  xor g4(S, S_, CI_);
  and g5(C_2, S_, CI_);
   or g6(CO, C_2, C_1);  

//Specify Block
   specify
      //  Module Path Delay
      if (A == 0 && CI == 0) (B *> S) = (15.50:15.50:15.50, 12.02:12.02:12.02);
      if (A == 1 && CI == 1) (B *> S) = (18.37:18.37:18.37, 17.97:17.97:17.97);
      if (A == 0 && CI == 1) (B *> S) = (15.32:15.32:15.32, 18.53:18.53:18.53);
      if (A == 1 && CI == 0) (B *> S) = (14.93:14.93:14.93, 15.05:15.05:15.05);
      if (A == 0 && CI == 0) (B *> CO) = (17.28:17.28:17.28, 10.27:10.27:10.27);
      if (A == 1 && CI == 1) (B *> CO) = (13.04:13.04:13.04, 12.53:12.53:12.53);
      if (B == 0 && CI == 0) (A *> S) = (19.50:19.50:19.50, 14.29:14.29:14.29);
      if (B == 1 && CI == 1) (A *> S) = (22.09:22.09:22.09, 23.19:23.19:23.19);
      if (B == 0 && CI == 1) (A *> S) = (17.58:17.58:17.58, 22.33:22.33:22.33);
      if (B == 1 && CI == 0) (A *> S) = (20.18:20.18:20.18, 18.77:18.77:18.77);
      if (B == 0 && CI == 0) (A *> CO) = (19.58:19.58:19.58, 9.51:9.51:9.51);
      if (B == 1 && CI == 1) (A *> CO) = (18.21:18.21:18.21, 16.24:16.24:16.24);
      if (A == 0 && B == 1) (CI *> S) = (4.76:4.76:4.76, 6.45:6.45:6.45);
      if (A == 1 && B == 0) (CI *> S) = (4.76:4.76:4.76, 6.45:6.45:6.45);
      if (A == 0 && B == 0) (CI *> S) = (7.61:7.61:7.61, 5.51:5.51:5.51);
      if (A == 1 && B == 1) (CI *> S) = (7.61:7.61:7.61, 5.52:5.52:5.52);
      if (A == 0 && B == 1) (CI *> CO) = (4.43:4.43:4.43, 2.15:2.15:2.15);
      if (A == 1 && B == 0) (CI *> CO) = (4.43:4.43:4.43, 2.15:2.15:2.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA3(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
  //---- Full adder ----
  xor g1(S_, A, B);
  and g2(C_1, A, B);
  xor g3(S, S_, CI);
  and g4(C_2, S_, CI);
   or g5(CO_, C_2, C_1);  
  //---- inverted CO ----
  not g6(CO, CO_);

//Specify Block
   specify
      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (18.23:18.23:18.23, 15.28:15.28:15.28);
      if (A == 1 && CI == 0) (B *> S) = (26.41:26.41:26.41, 25.25:25.25:25.25);
      if (A == 0 && CI == 0) (B *> S) = (19.54:19.54:19.54, 23.81:23.81:23.81);
      if (A == 1 && CI == 1) (B *> S) = (19.03:19.03:19.03, 21.95:21.95:21.95);
      if (A == 0 && CI == 1) (B *> CO) = (17.43:17.43:17.43, 13.40:13.40:13.40);
      if (A == 1 && CI == 0) (B *> CO) = (25.62:25.62:25.62, 13.50:13.50:13.50);
      if (B == 0 && CI == 1) (A *> S) = (27.39:27.39:27.39, 19.64:19.64:19.64);
      if (B == 1 && CI == 0) (A *> S) = (29.92:29.92:29.92, 29.00:29.00:29.00);
      if (B == 0 && CI == 0) (A *> S) = (23.88:23.88:23.88, 32.39:32.39:32.39);
      if (B == 1 && CI == 1) (A *> S) = (22.96:22.96:22.96, 25.49:25.49:25.49);
      if (B == 0 && CI == 1) (A *> CO) = (25.91:25.91:25.91, 17.76:17.76:17.76);
      if (B == 1 && CI == 0) (A *> CO) = (29.13:29.13:29.13, 14.44:14.44:14.44);
      if (A == 0 && B == 1) (CI *> S) = (8.60:8.60:8.60, 6.20:6.20:6.20);
      if (A == 1 && B == 0) (CI *> S) = (8.60:8.60:8.60, 6.20:6.20:6.20);
      if (A == 0 && B == 0) (CI *> S) = (5.54:5.54:5.54, 8.10:8.10:8.10);
      if (A == 1 && B == 1) (CI *> S) = (5.44:5.44:5.44, 8.22:8.22:8.22);
      if (A == 0 && B == 1) (CI *> CO) = (3.50:3.50:3.50, 1.74:1.74:1.74);
      if (A == 1 && B == 0) (CI *> CO) = (3.50:3.50:3.50, 1.74:1.74:1.74);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA3P(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
  //---- Full adder ----
  xor g1(S_, A, B);
  and g2(C_1, A, B);
  xor g3(S, S_, CI);
  and g4(C_2, S_, CI);
   or g5(CO_, C_2, C_1);  
  //---- inverted CO ----
  not g6(CO, CO_);

//Specify Block
   specify
      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (24.58:24.58:24.58, 20.71:20.71:20.71);
      if (A == 1 && CI == 0) (B *> S) = (33.91:33.91:33.91, 34.52:34.52:34.52);
      if (A == 0 && CI == 0) (B *> S) = (26.94:26.94:26.94, 33.61:33.61:33.61);
      if (A == 1 && CI == 1) (B *> S) = (24.05:24.05:24.05, 27.03:27.03:27.03);
      if (A == 0 && CI == 1) (B *> CO) = (21.58:21.58:21.58, 16.74:16.74:16.74);
      if (A == 1 && CI == 0) (B *> CO) = (30.74:30.74:30.74, 15.80:15.80:15.80);
      if (B == 0 && CI == 1) (A *> S) = (33.06:33.06:33.06, 25.02:25.02:25.02);
      if (B == 1 && CI == 0) (A *> S) = (37.31:37.31:37.31, 38.25:38.25:38.25);
      if (B == 0 && CI == 0) (A *> S) = (31.24:31.24:31.24, 41.58:41.58:41.58);
      if (B == 1 && CI == 1) (A *> S) = (28.08:28.08:28.08, 30.46:30.46:30.46);
      if (B == 0 && CI == 1) (A *> CO) = (29.91:29.91:29.91, 21.06:21.06:21.06);
      if (B == 1 && CI == 0) (A *> CO) = (34.13:34.13:34.13, 16.69:16.69:16.69);
      if (A == 0 && B == 1) (CI *> S) = (10.29:10.29:10.29, 7.78:7.78:7.78);
      if (A == 1 && B == 0) (CI *> S) = (10.29:10.29:10.29, 7.78:7.78:7.78);
      if (A == 0 && B == 0) (CI *> S) = (7.46:7.46:7.46, 9.99:9.99:9.99);
      if (A == 1 && B == 1) (CI *> S) = (7.24:7.24:7.24, 10.22:10.22:10.22);
      if (A == 0 && B == 1) (CI *> CO) = (3.00:3.00:3.00, 1.55:1.55:1.55);
      if (A == 1 && B == 0) (CI *> CO) = (3.01:3.01:3.01, 1.55:1.55:1.55);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA3S(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
  //---- Full adder ----
  xor g1(S_, A, B);
  and g2(C_1, A, B);
  xor g3(S, S_, CI);
  and g4(C_2, S_, CI);
   or g5(CO_, C_2, C_1);  
  //---- inverted CO ----
  not g6(CO, CO_);

//Specify Block
   specify
      //  Module Path Delay
      if (A == 0 && CI == 1) (B *> S) = (16.09:16.09:16.09, 12.30:12.30:12.30);
      if (A == 1 && CI == 0) (B *> S) = (22.53:22.53:22.53, 20.05:20.05:20.05);
      if (A == 0 && CI == 0) (B *> S) = (15.54:15.54:15.54, 18.94:18.94:18.94);
      if (A == 1 && CI == 1) (B *> S) = (16.94:16.94:16.94, 19.21:19.21:19.21);
      if (A == 0 && CI == 1) (B *> CO) = (16.96:16.96:16.96, 11.92:11.92:11.92);
      if (A == 1 && CI == 0) (B *> CO) = (23.36:23.36:23.36, 12.99:12.99:12.99);
      if (B == 0 && CI == 1) (A *> S) = (24.64:24.64:24.64, 16.59:16.59:16.59);
      if (B == 1 && CI == 0) (A *> S) = (25.92:25.92:25.92, 23.86:23.86:23.86);
      if (B == 0 && CI == 0) (A *> S) = (19.81:19.81:19.81, 26.95:26.95:26.95);
      if (B == 1 && CI == 1) (A *> S) = (20.84:20.84:20.84, 22.61:22.61:22.61);
      if (B == 0 && CI == 1) (A *> CO) = (24.58:24.58:24.58, 16.22:16.22:16.22);
      if (B == 1 && CI == 0) (A *> CO) = (26.74:26.74:26.74, 13.84:13.84:13.84);
      if (A == 0 && B == 1) (CI *> S) = (7.65:7.65:7.65, 5.29:5.29:5.29);
      if (A == 1 && B == 0) (CI *> S) = (7.65:7.65:7.65, 5.29:5.29:5.29);
      if (A == 0 && B == 0) (CI *> S) = (4.80:4.80:4.80, 6.60:6.60:6.60);
      if (A == 1 && B == 1) (CI *> S) = (4.76:4.76:4.76, 6.65:6.65:6.65);
      if (A == 0 && B == 1) (CI *> CO) = (4.50:4.50:4.50, 2.25:2.25:2.25);
      if (A == 1 && B == 0) (CI *> CO) = (4.50:4.50:4.50, 2.25:2.25:2.25);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FACS1(S, CO0, CO1, A, B, CI0, CI1, CS);
   output S, CO0, CO1;
   input A, B, CI0, CI1, CS;

//Function Block
`protect
  //---- inverted CI1 CI2 ----
  not g1(CI0_, CI0);
  not g2(CI1_, CI1);
  //---- carry mux ----
  mux2_udp g3(C_sel, CI0_, CI1_, CS);
  //---- Sum of Full adder ----
  xor g4(S_, A, B);
  xor g5(S, S_, C_sel);
  and g6(C_, A, B); 
  //---- CO0 ---
  and g7(C_0, S_, CI0_); 
   or g8(CO0, C_, C_0);
  //---- CO1 ---
  and g9(C_1, S_, CI1_); 
   or ga(CO1, C_, C_1);

//Specify Block
   specify
      //  Module Path Delay
      if (A == 0 && B == 0 && CI1 == 0) (CI0 *> S) = (19.96:19.96:19.96, 19.38:19.38:19.38);
      if (A == 0 && B == 0 && CI1 == 1) (CI0 *> S) = (19.96:19.96:19.96, 19.38:19.38:19.38);
      if (A == 0 && B == 1 && CI1 == 0) (CI0 *> S) = (17.50:17.50:17.50, 18.61:18.61:18.61);
      if (A == 0 && B == 1 && CI1 == 1) (CI0 *> S) = (17.50:17.50:17.50, 18.61:18.61:18.61);
      if (A == 1 && B == 0 && CI1 == 0) (CI0 *> S) = (16.82:16.82:16.82, 20.58:20.58:20.58);
      if (A == 1 && B == 0 && CI1 == 1) (CI0 *> S) = (16.82:16.82:16.82, 20.58:20.58:20.58);
      if (A == 1 && B == 1 && CI1 == 0) (CI0 *> S) = (18.43:18.43:18.43, 15.52:15.52:15.52);
      if (A == 1 && B == 1 && CI1 == 1) (CI0 *> S) = (18.43:18.43:18.43, 15.52:15.52:15.52);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (11.73:11.73:11.73, 9.75:9.75:9.75);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (11.98:11.98:11.98, 10.14:10.14:10.14);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (11.69:11.69:11.69, 9.79:9.79:9.79);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (8.86:8.86:8.86, 11.74:11.74:11.74);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (8.65:8.65:8.65, 11.28:11.28:11.28);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (11.99:11.99:11.99, 10.14:10.14:10.14);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (8.71:8.71:8.71, 11.24:11.24:11.24);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (8.86:8.86:8.86, 11.74:11.74:11.74);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (8.71:8.71:8.71, 11.24:11.24:11.24);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (8.86:8.86:8.86, 11.74:11.74:11.74);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (8.65:8.65:8.65, 11.28:11.28:11.28);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (11.99:11.99:11.99, 10.14:10.14:10.14);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (11.69:11.69:11.69, 9.79:9.79:9.79);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (8.86:8.86:8.86, 11.74:11.74:11.74);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (11.73:11.73:11.73, 9.75:9.75:9.75);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (11.98:11.98:11.98, 10.14:10.14:10.14);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (24.18:24.18:24.18, 25.11:25.11:25.11);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (24.35:24.35:24.35, 25.67:25.67:25.67);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (24.14:24.14:24.14, 25.12:25.12:25.12);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (19.41:19.41:19.41, 24.87:24.87:24.87);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (19.15:19.15:19.15, 24.36:24.36:24.36);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (24.36:24.36:24.36, 25.67:25.67:25.67);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (19.19:19.19:19.19, 24.32:24.32:24.32);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (19.41:19.41:19.41, 24.87:24.87:24.87);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (23.24:23.24:23.24, 22.81:22.81:22.81);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (23.39:23.39:23.39, 23.10:23.10:23.10);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (23.22:23.22:23.22, 22.84:22.84:22.84);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (22.84:22.84:22.84, 18.18:18.18:18.18);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (22.68:22.68:22.68, 17.89:17.89:17.89);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (23.39:23.39:23.39, 23.10:23.10:23.10);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (22.71:22.71:22.71, 17.84:17.84:17.84);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (22.84:22.84:22.84, 18.18:18.18:18.18);
      if (A == 0 && B == 0 && CI0 == 0) (CI1 *> S) = (20.24:20.24:20.24, 19.99:19.99:19.99);
      if (A == 0 && B == 0 && CI0 == 1) (CI1 *> S) = (20.24:20.24:20.24, 19.99:19.99:19.99);
      if (A == 0 && B == 1 && CI0 == 0) (CI1 *> S) = (17.74:17.74:17.74, 18.98:18.98:18.98);
      if (A == 0 && B == 1 && CI0 == 1) (CI1 *> S) = (17.74:17.74:17.74, 18.97:18.97:18.97);
      if (A == 1 && B == 0 && CI0 == 0) (CI1 *> S) = (17.11:17.11:17.11, 21.18:21.18:21.18);
      if (A == 1 && B == 0 && CI0 == 1) (CI1 *> S) = (17.11:17.11:17.11, 21.18:21.18:21.18);
      if (A == 1 && B == 1 && CI0 == 0) (CI1 *> S) = (18.64:18.64:18.64, 15.88:15.88:15.88);
      if (A == 1 && B == 1 && CI0 == 1) (CI1 *> S) = (18.64:18.64:18.64, 15.88:15.88:15.88);
      if (A == 0 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (8.98:8.98:8.98, 7.18:7.18:7.18);
      if (A == 0 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (6.07:6.07:6.07, 8.81:8.81:8.81);
      if (A == 0 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (6.07:6.07:6.07, 8.78:8.78:8.78);
      if (A == 0 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (8.98:8.98:8.98, 7.11:7.11:7.11);
      if (A == 1 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (6.07:6.07:6.07, 8.81:8.81:8.81);
      if (A == 1 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (8.98:8.98:8.98, 7.18:7.18:7.18);
      if (A == 1 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (8.98:8.98:8.98, 7.11:7.11:7.11);
      if (A == 1 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (6.07:6.07:6.07, 8.78:8.78:8.78);
      if (A == 0 && CI0 == 0) (B *> CO0) = (8.42:8.42:8.42, 9.59:9.59:9.59);
      if (A == 1 && CI0 == 1) (B *> CO0) = (9.44:9.44:9.44, 10.68:10.68:10.68);
      if (B == 0 && CI0 == 0) (A *> CO0) = (8.41:8.41:8.41, 10.22:10.22:10.22);
      if (B == 1 && CI0 == 1) (A *> CO0) = (9.19:9.19:9.19, 10.71:10.71:10.71);
      if (A == 0 && B == 1) (CI0 *> CO0) = (3.17:3.17:3.17, 1.68:1.68:1.68);
      if (A == 1 && B == 0) (CI0 *> CO0) = (3.17:3.17:3.17, 1.68:1.68:1.68);
      if (A == 0 && CI1 == 0) (B *> CO1) = (8.43:8.43:8.43, 9.64:9.64:9.64);
      if (A == 1 && CI1 == 1) (B *> CO1) = (9.44:9.44:9.44, 10.68:10.68:10.68);
      if (B == 0 && CI1 == 0) (A *> CO1) = (8.42:8.42:8.42, 10.27:10.27:10.27);
      if (B == 1 && CI1 == 1) (A *> CO1) = (9.20:9.20:9.20, 10.71:10.71:10.71);
      if (A == 0 && B == 1) (CI1 *> CO1) = (3.18:3.18:3.18, 1.69:1.69:1.69);
      if (A == 1 && B == 0) (CI1 *> CO1) = (3.18:3.18:3.18, 1.69:1.69:1.69);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FACS1P(S, CO0, CO1, A, B, CI0, CI1, CS);
   output S, CO0, CO1;
   input A, B, CI0, CI1, CS;

//Function Block
`protect
  //---- inverted CI1 CI2 ----
  not g1(CI0_, CI0);
  not g2(CI1_, CI1);
  //---- carry mux ----
  mux2_udp g3(C_sel, CI0_, CI1_, CS);
  //---- Sum of Full adder ----
  xor g4(S_, A, B);
  xor g5(S, S_, C_sel);
  and g6(C_, A, B); 
  //---- CO0 ---
  and g7(C_0, S_, CI0_); 
   or g8(CO0, C_, C_0);
  //---- CO1 ---
  and g9(C_1, S_, CI1_); 
   or ga(CO1, C_, C_1);

//Specify Block
   specify
      //  Module Path Delay
      if (A == 0 && B == 0 && CI1 == 0) (CI0 *> S) = (21.88:21.88:21.88, 21.80:21.80:21.80);
      if (A == 0 && B == 0 && CI1 == 1) (CI0 *> S) = (21.88:21.88:21.88, 21.80:21.80:21.80);
      if (A == 0 && B == 1 && CI1 == 0) (CI0 *> S) = (19.54:19.54:19.54, 21.10:21.10:21.10);
      if (A == 0 && B == 1 && CI1 == 1) (CI0 *> S) = (19.54:19.54:19.54, 21.10:21.10:21.10);
      if (A == 1 && B == 0 && CI1 == 0) (CI0 *> S) = (18.74:18.74:18.74, 23.00:23.00:23.00);
      if (A == 1 && B == 0 && CI1 == 1) (CI0 *> S) = (18.74:18.74:18.74, 23.00:23.00:23.00);
      if (A == 1 && B == 1 && CI1 == 0) (CI0 *> S) = (20.45:20.45:20.45, 18.00:18.00:18.00);
      if (A == 1 && B == 1 && CI1 == 1) (CI0 *> S) = (20.45:20.45:20.45, 18.00:18.00:18.00);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (13.63:13.63:13.63, 12.12:12.12:12.12);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (13.91:13.91:13.91, 12.56:12.56:12.56);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (13.59:13.59:13.59, 12.15:12.15:12.15);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (10.83:10.83:10.83, 14.10:14.10:14.10);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (10.56:10.56:10.56, 13.60:13.60:13.60);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (13.91:13.91:13.91, 12.56:12.56:12.56);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (10.62:10.62:10.62, 13.56:13.56:13.56);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (10.83:10.83:10.83, 14.11:14.11:14.11);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (10.62:10.62:10.62, 13.56:13.56:13.56);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (10.82:10.82:10.82, 14.11:14.11:14.11);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (10.56:10.56:10.56, 13.60:13.60:13.60);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (13.91:13.91:13.91, 12.56:12.56:12.56);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (13.59:13.59:13.59, 12.15:12.15:12.15);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (10.83:10.83:10.83, 14.11:14.11:14.11);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (13.63:13.63:13.63, 12.12:12.12:12.12);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (13.91:13.91:13.91, 12.56:12.56:12.56);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (26.12:26.12:26.12, 27.54:27.54:27.54);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (26.32:26.32:26.32, 28.18:28.18:28.18);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (26.07:26.07:26.07, 27.55:27.55:27.55);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (21.38:21.38:21.38, 27.38:27.38:27.38);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (21.06:21.06:21.06, 26.79:26.79:26.79);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (26.32:26.32:26.32, 28.18:28.18:28.18);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (21.11:21.11:21.11, 26.76:26.76:26.76);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (21.38:21.38:21.38, 27.38:27.38:27.38);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (25.28:25.28:25.28, 25.31:25.31:25.31);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (25.47:25.47:25.47, 25.65:25.65:25.65);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (25.25:25.25:25.25, 25.33:25.33:25.33);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (24.95:24.95:24.95, 20.74:20.74:20.74);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (24.75:24.75:24.75, 20.40:20.40:20.40);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (25.47:25.47:25.47, 25.65:25.65:25.65);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (24.78:24.78:24.78, 20.33:20.33:20.33);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (24.95:24.95:24.95, 20.74:20.74:20.74);
      if (A == 0 && B == 0 && CI0 == 0) (CI1 *> S) = (22.21:22.21:22.21, 22.51:22.51:22.51);
      if (A == 0 && B == 0 && CI0 == 1) (CI1 *> S) = (22.21:22.21:22.21, 22.50:22.50:22.50);
      if (A == 0 && B == 1 && CI0 == 0) (CI1 *> S) = (19.82:19.82:19.82, 21.53:21.53:21.53);
      if (A == 0 && B == 1 && CI0 == 1) (CI1 *> S) = (19.82:19.82:19.82, 21.53:21.53:21.53);
      if (A == 1 && B == 0 && CI0 == 0) (CI1 *> S) = (19.07:19.07:19.07, 23.69:23.69:23.69);
      if (A == 1 && B == 0 && CI0 == 1) (CI1 *> S) = (19.07:19.07:19.07, 23.69:23.69:23.69);
      if (A == 1 && B == 1 && CI0 == 0) (CI1 *> S) = (20.71:20.71:20.71, 18.43:18.43:18.43);
      if (A == 1 && B == 1 && CI0 == 1) (CI1 *> S) = (20.71:20.71:20.71, 18.43:18.43:18.43);
      if (A == 0 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (10.68:10.68:10.68, 9.35:9.35:9.35);
      if (A == 0 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (7.96:7.96:7.96, 11.10:11.10:11.10);
      if (A == 0 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (7.97:7.97:7.97, 11.02:11.02:11.02);
      if (A == 0 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (10.68:10.68:10.68, 9.24:9.24:9.24);
      if (A == 1 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (7.96:7.96:7.96, 11.10:11.10:11.10);
      if (A == 1 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (10.68:10.68:10.68, 9.35:9.35:9.35);
      if (A == 1 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (10.68:10.68:10.68, 9.24:9.24:9.24);
      if (A == 1 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (7.97:7.97:7.97, 11.02:11.02:11.02);
      if (A == 0 && CI0 == 0) (B *> CO0) = (10.56:10.56:10.56, 11.48:11.48:11.48);
      if (A == 1 && CI0 == 1) (B *> CO0) = (11.03:11.03:11.03, 15.55:15.55:15.55);
      if (B == 0 && CI0 == 0) (A *> CO0) = (10.62:10.62:10.62, 12.14:12.14:12.14);
      if (B == 1 && CI0 == 1) (A *> CO0) = (10.93:10.93:10.93, 15.70:15.70:15.70);
      if (A == 0 && B == 1) (CI0 *> CO0) = (2.84:2.84:2.84, 1.54:1.54:1.54);
      if (A == 1 && B == 0) (CI0 *> CO0) = (2.84:2.84:2.84, 1.54:1.54:1.54);
      if (A == 0 && CI1 == 0) (B *> CO1) = (10.56:10.56:10.56, 11.58:11.58:11.58);
      if (A == 1 && CI1 == 1) (B *> CO1) = (11.04:11.04:11.04, 15.56:15.56:15.56);
      if (B == 0 && CI1 == 0) (A *> CO1) = (10.61:10.61:10.61, 12.24:12.24:12.24);
      if (B == 1 && CI1 == 1) (A *> CO1) = (10.93:10.93:10.93, 15.69:15.69:15.69);
      if (A == 0 && B == 1) (CI1 *> CO1) = (2.84:2.84:2.84, 1.55:1.55:1.55);
      if (A == 1 && B == 0) (CI1 *> CO1) = (2.84:2.84:2.84, 1.54:1.54:1.54);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FACS1S(S, CO0, CO1, A, B, CI0, CI1, CS);
   output S, CO0, CO1;
   input A, B, CI0, CI1, CS;

//Function Block
`protect
  //---- inverted CI1 CI2 ----
  not g1(CI0_, CI0);
  not g2(CI1_, CI1);
  //---- carry mux ----
  mux2_udp g3(C_sel, CI0_, CI1_, CS);
  //---- Sum of Full adder ----
  xor g4(S_, A, B);
  xor g5(S, S_, C_sel);
  and g6(C_, A, B); 
  //---- CO0 ---
  and g7(C_0, S_, CI0_); 
   or g8(CO0, C_, C_0);
  //---- CO1 ---
  and g9(C_1, S_, CI1_); 
   or ga(CO1, C_, C_1);

//Specify Block
   specify
      //  Module Path Delay
      if (A == 0 && B == 0 && CI1 == 0) (CI0 *> S) = (19.29:19.29:19.29, 18.06:18.06:18.06);
      if (A == 0 && B == 0 && CI1 == 1) (CI0 *> S) = (19.29:19.29:19.29, 18.06:18.06:18.06);
      if (A == 0 && B == 1 && CI1 == 0) (CI0 *> S) = (16.76:16.76:16.76, 17.24:17.24:17.24);
      if (A == 0 && B == 1 && CI1 == 1) (CI0 *> S) = (16.76:16.76:16.76, 17.24:17.24:17.24);
      if (A == 1 && B == 0 && CI1 == 0) (CI0 *> S) = (16.15:16.15:16.15, 19.26:19.26:19.26);
      if (A == 1 && B == 0 && CI1 == 1) (CI0 *> S) = (16.15:16.15:16.15, 19.26:19.26:19.26);
      if (A == 1 && B == 1 && CI1 == 0) (CI0 *> S) = (17.71:17.71:17.71, 14.14:14.14:14.14);
      if (A == 1 && B == 1 && CI1 == 1) (CI0 *> S) = (17.71:17.71:17.71, 14.14:14.14:14.14);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (11.06:11.06:11.06, 8.52:8.52:8.52);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (11.35:11.35:11.35, 8.89:8.89:8.89);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (11.03:11.03:11.03, 8.55:8.55:8.55);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (8.21:8.21:8.21, 10.51:10.51:10.51);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (8.00:8.00:8.00, 10.06:10.06:10.06);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (11.35:11.35:11.35, 8.88:8.88:8.88);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (8.05:8.05:8.05, 10.02:10.02:10.02);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (8.21:8.21:8.21, 10.51:10.51:10.51);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (8.05:8.05:8.05, 10.02:10.02:10.02);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (8.21:8.21:8.21, 10.51:10.51:10.51);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (8.00:8.00:8.00, 10.06:10.06:10.06);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (11.35:11.35:11.35, 8.88:8.88:8.88);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (11.02:11.02:11.02, 8.55:8.55:8.55);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (8.21:8.21:8.21, 10.51:10.51:10.51);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (11.06:11.06:11.06, 8.52:8.52:8.52);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (11.35:11.35:11.35, 8.89:8.89:8.89);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (23.51:23.51:23.51, 23.79:23.79:23.79);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (23.72:23.72:23.72, 24.32:24.32:24.32);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (23.48:23.48:23.48, 23.80:23.80:23.80);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (18.76:18.76:18.76, 23.54:23.54:23.54);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (18.49:18.49:18.49, 23.04:23.04:23.04);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (23.72:23.72:23.72, 24.32:24.32:24.32);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (18.52:18.52:18.52, 23.01:23.01:23.01);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (18.76:18.76:18.76, 23.54:23.54:23.54);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (22.50:22.50:22.50, 21.44:21.44:21.44);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (22.67:22.67:22.67, 21.72:21.72:21.72);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (22.48:22.48:22.48, 21.47:21.47:21.47);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (22.13:22.13:22.13, 16.80:16.80:16.80);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (21.93:21.93:21.93, 16.50:16.50:16.50);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (22.67:22.67:22.67, 21.72:21.72:21.72);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (21.96:21.96:21.96, 16.47:16.47:16.47);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (22.13:22.13:22.13, 16.80:16.80:16.80);
      if (A == 0 && B == 0 && CI0 == 0) (CI1 *> S) = (19.58:19.58:19.58, 18.63:18.63:18.63);
      if (A == 0 && B == 0 && CI0 == 1) (CI1 *> S) = (19.58:19.58:19.58, 18.63:18.63:18.63);
      if (A == 0 && B == 1 && CI0 == 0) (CI1 *> S) = (17.00:17.00:17.00, 17.58:17.58:17.58);
      if (A == 0 && B == 1 && CI0 == 1) (CI1 *> S) = (17.00:17.00:17.00, 17.58:17.58:17.58);
      if (A == 1 && B == 0 && CI0 == 0) (CI1 *> S) = (16.45:16.45:16.45, 19.82:19.82:19.82);
      if (A == 1 && B == 0 && CI0 == 1) (CI1 *> S) = (16.45:16.45:16.45, 19.82:19.82:19.82);
      if (A == 1 && B == 1 && CI0 == 0) (CI1 *> S) = (17.93:17.93:17.93, 14.48:14.48:14.48);
      if (A == 1 && B == 1 && CI0 == 1) (CI1 *> S) = (17.93:17.93:17.93, 14.48:14.48:14.48);
      if (A == 0 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (8.40:8.40:8.40, 6.14:6.14:6.14);
      if (A == 0 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (5.45:5.45:5.45, 7.55:7.55:7.55);
      if (A == 0 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (5.45:5.45:5.45, 7.53:7.53:7.53);
      if (A == 0 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (8.40:8.40:8.40, 6.10:6.10:6.10);
      if (A == 1 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (5.45:5.45:5.45, 7.55:7.55:7.55);
      if (A == 1 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (8.40:8.40:8.40, 6.14:6.14:6.14);
      if (A == 1 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (8.40:8.40:8.40, 6.10:6.10:6.10);
      if (A == 1 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (5.45:5.45:5.45, 7.53:7.53:7.53);
      if (A == 0 && CI0 == 0) (B *> CO0) = (7.83:7.83:7.83, 8.51:8.51:8.51);
      if (A == 1 && CI0 == 1) (B *> CO0) = (9.26:9.26:9.26, 8.20:8.20:8.20);
      if (B == 0 && CI0 == 0) (A *> CO0) = (7.76:7.76:7.76, 9.16:9.16:9.16);
      if (B == 1 && CI0 == 1) (A *> CO0) = (8.92:8.92:8.92, 8.11:8.11:8.11);
      if (A == 0 && B == 1) (CI0 *> CO0) = (4.15:4.15:4.15, 2.04:2.04:2.04);
      if (A == 1 && B == 0) (CI0 *> CO0) = (4.15:4.15:4.15, 2.04:2.04:2.04);
      if (A == 0 && CI1 == 0) (B *> CO1) = (7.87:7.87:7.87, 8.52:8.52:8.52);
      if (A == 1 && CI1 == 1) (B *> CO1) = (9.32:9.32:9.32, 8.23:8.23:8.23);
      if (B == 0 && CI1 == 0) (A *> CO1) = (7.80:7.80:7.80, 9.16:9.16:9.16);
      if (B == 1 && CI1 == 1) (A *> CO1) = (8.98:8.98:8.98, 8.14:8.14:8.14);
      if (A == 0 && B == 1) (CI1 *> CO1) = (4.19:4.19:4.19, 2.06:2.06:2.06);
      if (A == 1 && B == 0) (CI1 *> CO1) = (4.19:4.19:4.19, 2.06:2.06:2.06);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FACS2(S, CO0, CO1, A, B, CI0, CI1, CS);
   output S, CO0, CO1;
   input A, B, CI0, CI1, CS;

//Function Block
`protect
  //---- carry mux ----
  mux2_udp g1(C_sel, CI0, CI1, CS);
  //---- Sum of Full adder ----
  xor g2(S_, A, B);
  xor g3(S, S_, C_sel);
  and g4(C_, A, B); 
  //---- CO0 ---
  and g5(C_0, S_, CI0); 
   or g6(CO0_, C_, C_0);
  //---- CO1 ---
  and g7(C_1, S_, CI1); 
   or g8(CO1_, C_, C_1);
  //---- inverted CO1 CO2 ----
  not g9(CO0, CO0_);
  not ga(CO1, CO1_);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && B == 0 && CI1 == 0) (CI0 *> S) = (16.87:16.87:16.87, 20.47:20.47:20.47);
      if (A == 0 && B == 0 && CI1 == 1) (CI0 *> S) = (16.87:16.87:16.87, 20.47:20.47:20.47);
      if (A == 0 && B == 1 && CI1 == 0) (CI0 *> S) = (18.34:18.34:18.34, 15.56:15.56:15.56);
      if (A == 0 && B == 1 && CI1 == 1) (CI0 *> S) = (18.34:18.34:18.34, 15.56:15.56:15.56);
      if (A == 1 && B == 0 && CI1 == 0) (CI0 *> S) = (19.93:19.93:19.93, 19.65:19.65:19.65);
      if (A == 1 && B == 0 && CI1 == 1) (CI0 *> S) = (19.93:19.93:19.93, 19.65:19.65:19.65);
      if (A == 1 && B == 1 && CI1 == 0) (CI0 *> S) = (17.70:17.70:17.70, 18.60:18.60:18.60);
      if (A == 1 && B == 1 && CI1 == 1) (CI0 *> S) = (17.70:17.70:17.70, 18.60:18.60:18.60);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (8.73:8.73:8.73, 11.27:11.27:11.27);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (8.88:8.88:8.88, 11.78:11.78:11.78);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (8.68:8.68:8.68, 11.31:11.31:11.31);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (12.02:12.02:12.02, 10.17:10.17:10.17);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (11.71:11.71:11.71, 9.81:9.81:9.81);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (8.88:8.88:8.88, 11.78:11.78:11.78);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (11.75:11.75:11.75, 9.78:9.78:9.78);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (12.02:12.02:12.02, 10.17:10.17:10.17);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (11.75:11.75:11.75, 9.78:9.78:9.78);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (12.02:12.02:12.02, 10.17:10.17:10.17);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (11.71:11.71:11.71, 9.81:9.81:9.81);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (8.88:8.88:8.88, 11.78:11.78:11.78);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (8.68:8.68:8.68, 11.31:11.31:11.31);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (12.02:12.02:12.02, 10.17:10.17:10.17);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (8.73:8.73:8.73, 11.27:11.27:11.27);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (8.88:8.88:8.88, 11.78:11.78:11.78);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (19.31:19.31:19.31, 24.31:24.31:24.31);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (19.52:19.52:19.52, 24.83:24.83:24.83);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (19.27:19.27:19.27, 24.34:24.34:24.34);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (24.32:24.32:24.32, 25.82:25.82:25.82);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (24.13:24.13:24.13, 25.28:25.28:25.28);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (19.52:19.52:19.52, 24.83:24.83:24.83);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (24.17:24.17:24.17, 25.27:25.27:25.27);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (24.32:24.32:24.32, 25.82:25.82:25.82);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (22.69:22.69:22.69, 17.97:17.97:17.97);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (22.80:22.80:22.80, 18.30:18.30:18.30);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (22.66:22.66:22.66, 18.02:18.02:18.02);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (23.54:23.54:23.54, 23.07:23.07:23.07);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (23.38:23.38:23.38, 22.83:22.83:22.83);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (22.80:22.80:22.80, 18.30:18.30:18.30);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (23.40:23.40:23.40, 22.80:22.80:22.80);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (23.54:23.54:23.54, 23.07:23.07:23.07);
      if (A == 0 && B == 0 && CI0 == 0) (CI1 *> S) = (17.15:17.15:17.15, 21.07:21.07:21.07);
      if (A == 0 && B == 0 && CI0 == 1) (CI1 *> S) = (17.15:17.15:17.15, 21.07:21.07:21.07);
      if (A == 0 && B == 1 && CI0 == 0) (CI1 *> S) = (18.55:18.55:18.55, 15.92:15.92:15.92);
      if (A == 0 && B == 1 && CI0 == 1) (CI1 *> S) = (18.55:18.55:18.55, 15.92:15.92:15.92);
      if (A == 1 && B == 0 && CI0 == 0) (CI1 *> S) = (20.22:20.22:20.22, 20.25:20.25:20.25);
      if (A == 1 && B == 0 && CI0 == 1) (CI1 *> S) = (20.22:20.22:20.22, 20.25:20.25:20.25);
      if (A == 1 && B == 1 && CI0 == 0) (CI1 *> S) = (17.91:17.91:17.91, 18.96:18.96:18.96);
      if (A == 1 && B == 1 && CI0 == 1) (CI1 *> S) = (17.91:17.91:17.91, 18.96:18.96:18.96);
      if (A == 0 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (6.07:6.07:6.07, 8.77:8.77:8.77);
      if (A == 0 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (8.95:8.95:8.95, 7.18:7.18:7.18);
      if (A == 0 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (8.95:8.95:8.95, 7.11:7.11:7.11);
      if (A == 0 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (6.07:6.07:6.07, 8.74:8.74:8.74);
      if (A == 1 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (8.96:8.96:8.96, 7.18:7.18:7.18);
      if (A == 1 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (6.07:6.07:6.07, 8.77:8.77:8.77);
      if (A == 1 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (6.07:6.07:6.07, 8.74:8.74:8.74);
      if (A == 1 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (8.95:8.95:8.95, 7.11:7.11:7.11);
      if (A == 0 && CI0 == 1) (B *> CO0) = (18.43:18.43:18.43, 14.61:14.61:14.61);
      if (A == 1 && CI0 == 0) (B *> CO0) = (18.54:18.54:18.54, 13.42:13.42:13.42);
      if (B == 0 && CI0 == 1) (A *> CO0) = (18.35:18.35:18.35, 14.50:14.50:14.50);
      if (B == 1 && CI0 == 0) (A *> CO0) = (17.58:17.58:17.58, 13.59:13.59:13.59);
      if (A == 0 && B == 1) (CI0 *> CO0) = (3.16:3.16:3.16, 1.68:1.68:1.68);
      if (A == 1 && B == 0) (CI0 *> CO0) = (3.16:3.16:3.16, 1.68:1.68:1.68);
      if (A == 0 && CI1 == 1) (B *> CO1) = (18.48:18.48:18.48, 14.64:14.64:14.64);
      if (A == 1 && CI1 == 0) (B *> CO1) = (18.60:18.60:18.60, 13.50:13.50:13.50);
      if (B == 0 && CI1 == 1) (A *> CO1) = (18.45:18.45:18.45, 14.54:14.54:14.54);
      if (B == 1 && CI1 == 0) (A *> CO1) = (17.68:17.68:17.68, 13.68:13.68:13.68);
      if (A == 0 && B == 1) (CI1 *> CO1) = (3.18:3.18:3.18, 1.69:1.69:1.69);
      if (A == 1 && B == 0) (CI1 *> CO1) = (3.18:3.18:3.18, 1.69:1.69:1.69);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FACS2P(S, CO0, CO1, A, B, CI0, CI1, CS);
   output S, CO0, CO1;
   input A, B, CI0, CI1, CS;

//Function Block
`protect
  //---- carry mux ----
  mux2_udp g1(C_sel, CI0, CI1, CS);
  //---- Sum of Full adder ----
  xor g2(S_, A, B);
  xor g3(S, S_, C_sel);
  and g4(C_, A, B); 
  //---- CO0 ---
  and g5(C_0, S_, CI0); 
   or g6(CO0_, C_, C_0);
  //---- CO1 ---
  and g7(C_1, S_, CI1); 
   or g8(CO1_, C_, C_1);
  //---- inverted CO1 CO2 ----
  not g9(CO0, CO0_);
  not ga(CO1, CO1_);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && B == 0 && CI1 == 0) (CI0 *> S) = (18.76:18.76:18.76, 22.86:22.86:22.86);
      if (A == 0 && B == 0 && CI1 == 1) (CI0 *> S) = (18.76:18.76:18.76, 22.86:22.86:22.86);
      if (A == 0 && B == 1 && CI1 == 0) (CI0 *> S) = (20.32:20.32:20.32, 18.01:18.01:18.01);
      if (A == 0 && B == 1 && CI1 == 1) (CI0 *> S) = (20.32:20.32:20.32, 18.01:18.01:18.01);
      if (A == 1 && B == 0 && CI1 == 0) (CI0 *> S) = (21.82:21.82:21.82, 22.04:22.04:22.04);
      if (A == 1 && B == 0 && CI1 == 1) (CI0 *> S) = (21.82:21.82:21.82, 22.04:22.04:22.04);
      if (A == 1 && B == 1 && CI1 == 0) (CI0 *> S) = (19.69:19.69:19.69, 21.05:21.05:21.05);
      if (A == 1 && B == 1 && CI1 == 1) (CI0 *> S) = (19.69:19.69:19.69, 21.05:21.05:21.05);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (10.61:10.61:10.61, 13.55:13.55:13.55);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (10.82:10.82:10.82, 14.11:14.11:14.11);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (10.55:10.55:10.55, 13.59:13.59:13.59);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (13.92:13.92:13.92, 12.56:12.56:12.56);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (13.57:13.57:13.57, 12.14:12.14:12.14);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (10.82:10.82:10.82, 14.11:14.11:14.11);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (13.62:13.62:13.62, 12.10:12.10:12.10);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (13.91:13.91:13.91, 12.56:12.56:12.56);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (13.62:13.62:13.62, 12.11:12.11:12.11);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (13.91:13.91:13.91, 12.56:12.56:12.56);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (13.57:13.57:13.57, 12.14:12.14:12.14);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (10.82:10.82:10.82, 14.11:14.11:14.11);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (10.55:10.55:10.55, 13.59:13.59:13.59);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (13.91:13.91:13.91, 12.56:12.56:12.56);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (10.61:10.61:10.61, 13.55:13.55:13.55);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (10.82:10.82:10.82, 14.11:14.11:14.11);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (21.20:21.20:21.20, 26.70:26.70:26.70);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (21.46:21.46:21.46, 27.33:27.33:27.33);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (21.15:21.15:21.15, 26.73:26.73:26.73);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (26.29:26.29:26.29, 28.33:28.33:28.33);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (26.02:26.02:26.02, 27.70:27.70:27.70);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (21.46:21.46:21.46, 27.33:27.33:27.33);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (26.07:26.07:26.07, 27.68:27.68:27.68);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (26.28:26.28:26.28, 28.33:28.33:28.33);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (24.71:24.71:24.71, 20.42:20.42:20.42);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (24.89:24.89:24.89, 20.83:20.83:20.83);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (24.68:24.68:24.68, 20.48:20.48:20.48);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (25.62:25.62:25.62, 25.61:25.61:25.61);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (25.40:25.40:25.40, 25.28:25.28:25.28);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (24.89:24.89:24.89, 20.83:20.83:20.83);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (25.42:25.42:25.42, 25.25:25.25:25.25);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (25.62:25.62:25.62, 25.61:25.61:25.61);
      if (A == 0 && B == 0 && CI0 == 0) (CI1 *> S) = (19.09:19.09:19.09, 23.56:23.56:23.56);
      if (A == 0 && B == 0 && CI0 == 1) (CI1 *> S) = (19.09:19.09:19.09, 23.56:23.56:23.56);
      if (A == 0 && B == 1 && CI0 == 0) (CI1 *> S) = (20.59:20.59:20.59, 18.44:18.44:18.44);
      if (A == 0 && B == 1 && CI0 == 1) (CI1 *> S) = (20.59:20.59:20.59, 18.44:18.44:18.44);
      if (A == 1 && B == 0 && CI0 == 0) (CI1 *> S) = (22.16:22.16:22.16, 22.73:22.73:22.73);
      if (A == 1 && B == 0 && CI0 == 1) (CI1 *> S) = (22.16:22.16:22.16, 22.73:22.73:22.73);
      if (A == 1 && B == 1 && CI0 == 0) (CI1 *> S) = (19.96:19.96:19.96, 21.49:21.49:21.49);
      if (A == 1 && B == 1 && CI0 == 1) (CI1 *> S) = (19.96:19.96:19.96, 21.49:21.49:21.49);
      if (A == 0 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (7.95:7.95:7.95, 11.12:11.12:11.12);
      if (A == 0 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (10.70:10.70:10.70, 9.35:9.35:9.35);
      if (A == 0 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (10.70:10.70:10.70, 9.24:9.24:9.24);
      if (A == 0 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (7.95:7.95:7.95, 11.05:11.05:11.05);
      if (A == 1 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (10.70:10.70:10.70, 9.35:9.35:9.35);
      if (A == 1 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (7.95:7.95:7.95, 11.12:11.12:11.12);
      if (A == 1 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (7.95:7.95:7.95, 11.05:11.05:11.05);
      if (A == 1 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (10.70:10.70:10.70, 9.24:9.24:9.24);
      if (A == 0 && CI0 == 1) (B *> CO0) = (21.64:21.64:21.64, 19.82:19.82:19.82);
      if (A == 1 && CI0 == 0) (B *> CO0) = (22.10:22.10:22.10, 15.62:15.62:15.62);
      if (B == 0 && CI0 == 1) (A *> CO0) = (21.57:21.57:21.57, 19.82:19.82:19.82);
      if (B == 1 && CI0 == 0) (A *> CO0) = (21.10:21.10:21.10, 15.79:15.79:15.79);
      if (A == 0 && B == 1) (CI0 *> CO0) = (2.83:2.83:2.83, 1.54:1.54:1.54);
      if (A == 1 && B == 0) (CI0 *> CO0) = (2.83:2.83:2.83, 1.54:1.54:1.54);
      if (A == 0 && CI1 == 1) (B *> CO1) = (21.67:21.67:21.67, 19.83:19.83:19.83);
      if (A == 1 && CI1 == 0) (B *> CO1) = (22.12:22.12:22.12, 15.73:15.73:15.73);
      if (B == 0 && CI1 == 1) (A *> CO1) = (21.68:21.68:21.68, 19.85:19.85:19.85);
      if (B == 1 && CI1 == 0) (A *> CO1) = (21.19:21.19:21.19, 15.92:15.92:15.92);
      if (A == 0 && B == 1) (CI1 *> CO1) = (2.84:2.84:2.84, 1.54:1.54:1.54);
      if (A == 1 && B == 0) (CI1 *> CO1) = (2.84:2.84:2.84, 1.54:1.54:1.54);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FACS2S(S, CO0, CO1, A, B, CI0, CI1, CS);
   output S, CO0, CO1;
   input A, B, CI0, CI1, CS;

//Function Block
`protect
  //---- carry mux ----
  mux2_udp g1(C_sel, CI0, CI1, CS);
  //---- Sum of Full adder ----
  xor g2(S_, A, B);
  xor g3(S, S_, C_sel);
  and g4(C_, A, B); 
  //---- CO0 ---
  and g5(C_0, S_, CI0); 
   or g6(CO0_, C_, C_0);
  //---- CO1 ---
  and g7(C_1, S_, CI1); 
   or g8(CO1_, C_, C_1);
  //---- inverted CO1 CO2 ----
  not g9(CO0, CO0_);
  not ga(CO1, CO1_);

//Specify Block
   specify

      //  Module Path Delay
      if (A == 0 && B == 0 && CI1 == 0) (CI0 *> S) = (16.19:16.19:16.19, 19.14:19.14:19.14);
      if (A == 0 && B == 0 && CI1 == 1) (CI0 *> S) = (16.19:16.19:16.19, 19.14:19.14:19.14);
      if (A == 0 && B == 1 && CI1 == 0) (CI0 *> S) = (17.60:17.60:17.60, 14.18:14.18:14.18);
      if (A == 0 && B == 1 && CI1 == 1) (CI0 *> S) = (17.60:17.60:17.60, 14.18:14.18:14.18);
      if (A == 1 && B == 0 && CI1 == 0) (CI0 *> S) = (19.26:19.26:19.26, 18.32:18.32:18.32);
      if (A == 1 && B == 0 && CI1 == 1) (CI0 *> S) = (19.26:19.26:19.26, 18.32:18.32:18.32);
      if (A == 1 && B == 1 && CI1 == 0) (CI0 *> S) = (16.95:16.95:16.95, 17.22:17.22:17.22);
      if (A == 1 && B == 1 && CI1 == 1) (CI0 *> S) = (16.95:16.95:16.95, 17.22:17.22:17.22);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (8.06:8.06:8.06, 10.03:10.03:10.03);
      if (A == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (8.23:8.23:8.23, 10.56:10.56:10.56);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (8.01:8.01:8.01, 10.08:10.08:10.08);
      if (A == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (11.40:11.40:11.40, 8.92:8.92:8.92);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (11.04:11.04:11.04, 8.57:8.57:8.57);
      if (A == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (8.23:8.23:8.23, 10.56:10.56:10.56);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (11.07:11.07:11.07, 8.54:8.54:8.54);
      if (A == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (11.40:11.40:11.40, 8.92:8.92:8.92);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (B *> S) = (11.07:11.07:11.07, 8.54:8.54:8.54);
      if (A == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (B *> S) = (11.40:11.40:11.40, 8.92:8.92:8.92);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (B *> S) = (11.03:11.03:11.03, 8.57:8.57:8.57);
      if (A == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (B *> S) = (8.23:8.23:8.23, 10.56:10.56:10.56);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (B *> S) = (8.01:8.01:8.01, 10.08:10.08:10.08);
      if (A == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (B *> S) = (11.40:11.40:11.40, 8.92:8.92:8.92);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (B *> S) = (8.06:8.06:8.06, 10.04:10.04:10.04);
      if (A == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (B *> S) = (8.23:8.23:8.23, 10.56:10.56:10.56);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (18.61:18.61:18.61, 22.95:22.95:22.95);
      if (B == 0 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (18.87:18.87:18.87, 23.50:23.50:23.50);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (18.58:18.58:18.58, 22.99:22.99:22.99);
      if (B == 0 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (23.69:23.69:23.69, 24.48:24.48:24.48);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (23.42:23.42:23.42, 23.94:23.94:23.94);
      if (B == 0 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (18.87:18.87:18.87, 23.50:23.50:23.50);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (23.46:23.46:23.46, 23.93:23.93:23.93);
      if (B == 0 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (23.68:23.68:23.68, 24.48:24.48:24.48);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 0) (A *> S) = (21.89:21.89:21.89, 16.57:16.57:16.57);
      if (B == 1 && CI0 == 0 && CI1 == 0 && CS == 1) (A *> S) = (22.08:22.08:22.08, 16.91:16.91:16.91);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 0) (A *> S) = (21.87:21.87:21.87, 16.60:16.60:16.60);
      if (B == 1 && CI0 == 0 && CI1 == 1 && CS == 1) (A *> S) = (22.83:22.83:22.83, 21.69:21.69:21.69);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 0) (A *> S) = (22.62:22.62:22.62, 21.41:21.41:21.41);
      if (B == 1 && CI0 == 1 && CI1 == 0 && CS == 1) (A *> S) = (22.08:22.08:22.08, 16.91:16.91:16.91);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 0) (A *> S) = (22.64:22.64:22.64, 21.38:21.38:21.38);
      if (B == 1 && CI0 == 1 && CI1 == 1 && CS == 1) (A *> S) = (22.83:22.83:22.83, 21.69:21.69:21.69);
      if (A == 0 && B == 0 && CI0 == 0) (CI1 *> S) = (16.49:16.49:16.49, 19.72:19.72:19.72);
      if (A == 0 && B == 0 && CI0 == 1) (CI1 *> S) = (16.49:16.49:16.49, 19.72:19.72:19.72);
      if (A == 0 && B == 1 && CI0 == 0) (CI1 *> S) = (17.84:17.84:17.84, 14.53:14.53:14.53);
      if (A == 0 && B == 1 && CI0 == 1) (CI1 *> S) = (17.83:17.83:17.83, 14.53:14.53:14.53);
      if (A == 1 && B == 0 && CI0 == 0) (CI1 *> S) = (19.56:19.56:19.56, 18.89:18.89:18.89);
      if (A == 1 && B == 0 && CI0 == 1) (CI1 *> S) = (19.56:19.56:19.56, 18.89:18.89:18.89);
      if (A == 1 && B == 1 && CI0 == 0) (CI1 *> S) = (17.19:17.19:17.19, 17.57:17.57:17.57);
      if (A == 1 && B == 1 && CI0 == 1) (CI1 *> S) = (17.19:17.19:17.19, 17.57:17.57:17.57);
      if (A == 0 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (5.46:5.46:5.46, 7.54:7.54:7.54);
      if (A == 0 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (8.41:8.41:8.41, 6.15:6.15:6.15);
      if (A == 0 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (8.40:8.40:8.40, 6.12:6.12:6.12);
      if (A == 0 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (5.46:5.46:5.46, 7.53:7.53:7.53);
      if (A == 1 && B == 0 && CI0 == 0 && CI1 == 1) (CS *> S) = (8.41:8.41:8.41, 6.15:6.15:6.15);
      if (A == 1 && B == 0 && CI0 == 1 && CI1 == 0) (CS *> S) = (5.46:5.46:5.46, 7.54:7.54:7.54);
      if (A == 1 && B == 1 && CI0 == 0 && CI1 == 1) (CS *> S) = (5.46:5.46:5.46, 7.53:7.53:7.53);
      if (A == 1 && B == 1 && CI0 == 1 && CI1 == 0) (CS *> S) = (8.40:8.40:8.40, 6.12:6.12:6.12);
      if (A == 0 && CI0 == 1) (B *> CO0) = (17.13:17.13:17.13, 11.90:11.90:11.90);
      if (A == 1 && CI0 == 0) (B *> CO0) = (16.78:16.78:16.78, 12.09:12.09:12.09);
      if (B == 0 && CI0 == 1) (A *> CO0) = (17.19:17.19:17.19, 11.75:11.75:11.75);
      if (B == 1 && CI0 == 0) (A *> CO0) = (15.98:15.98:15.98, 12.36:12.36:12.36);
      if (A == 0 && B == 1) (CI0 *> CO0) = (4.16:4.16:4.16, 2.05:2.05:2.05);
      if (A == 1 && B == 0) (CI0 *> CO0) = (4.16:4.16:4.16, 2.05:2.05:2.05);
      if (A == 0 && CI1 == 1) (B *> CO1) = (17.28:17.28:17.28, 11.98:11.98:11.98);
      if (A == 1 && CI1 == 0) (B *> CO1) = (16.92:16.92:16.92, 12.14:12.14:12.14);
      if (B == 0 && CI1 == 1) (A *> CO1) = (17.37:17.37:17.37, 11.84:11.84:11.84);
      if (B == 1 && CI1 == 0) (A *> CO1) = (16.13:16.13:16.13, 12.41:12.41:12.41);
      if (A == 0 && B == 1) (CI1 *> CO1) = (4.18:4.18:4.18, 2.06:2.06:2.06);
      if (A == 1 && B == 0) (CI1 *> CO1) = (4.18:4.18:4.18, 2.05:2.05:2.05);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETF(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CK *> Q) = (5.46:5.46:5.46, 5.30:5.30:5.30);
      if (TE == 0) (CK *> Q) = (4.97:4.97:4.97, 5.21:5.21:5.21);
      (TE *> Q) = (5.82:5.82:5.82, 16.43:16.43:16.43);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 7.12:7.12:7.12, -3.20:-3.20:-3.20, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 5.49:5.49:5.49, -4.55:-4.55:-4.55, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETN(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CK *> Q) = (4.97:4.97:4.97, 5.47:5.47:5.47);
      if (TE == 0) (CK *> Q) = (4.42:4.42:4.42, 5.29:5.29:5.29);
      (TE *> Q) = (5.46:5.46:5.46, 11.59:11.59:11.59);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 7.73:7.73:7.73, -2.75:-2.75:-2.75, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 5.58:5.58:5.58, -4.37:-4.37:-4.37, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 14.93:14.93:14.93, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETP(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CK *> Q) = (5.66:5.66:5.66, 5.61:5.61:5.61);
      if (TE == 0) (CK *> Q) = (5.02:5.02:5.02, 5.64:5.64:5.64);
      (TE *> Q) = (6.11:6.11:6.11, 12.67:12.67:12.67);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 7.93:7.93:7.93, -2.66:-2.66:-2.66, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 4.95:4.95:4.95, -3.74:-3.74:-3.74, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 14.50:14.50:14.50, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETT(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay
      if (TE == 1) (CK *> Q) = (5.28:5.28:5.28, 6.47:6.47:6.47);
      if (TE == 0) (CK *> Q) = (4.73:4.73:4.73, 6.51:6.51:6.51);
      (TE *> Q) = (5.78:5.78:5.78, 14.42:14.42:14.42);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 7.93:7.93:7.93, -2.93:-2.93:-2.93, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 5.49:5.49:5.49, -4.28:-4.28:-4.28, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 14.87:14.87:14.87, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 1) (A *> S) = (10.88:10.88:10.88, 10.19:10.19:10.19);
      if (B == 0) (A *> S) = (8.61:8.61:8.61, 9.38:9.38:9.38);
      (A *> C) = (5.57:5.57:5.57, 7.59:7.59:7.59);
      if (A == 1) (B *> S) = (9.08:9.08:9.08, 6.91:6.91:6.91);
      if (A == 0) (B *> S) = (6.08:6.08:6.08, 8.37:8.37:8.37);
      (B *> C) = (5.34:5.34:5.34, 6.78:6.78:6.78);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1P(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 1) (A *> S) = (12.73:12.73:12.73, 12.24:12.24:12.24);
      if (B == 0) (A *> S) = (10.55:10.55:10.55, 11.61:11.61:11.61);
      (A *> C) = (5.42:5.42:5.42, 7.43:7.43:7.43);
      if (A == 1) (B *> S) = (10.84:10.84:10.84, 8.85:8.85:8.85);
      if (A == 0) (B *> S) = (8.01:8.01:8.01, 10.33:10.33:10.33);
      (B *> C) = (5.21:5.21:5.21, 6.71:6.71:6.71);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1S(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 1) (A *> S) = (11.25:11.25:11.25, 10.78:10.78:10.78);
      if (B == 0) (A *> S) = (7.48:7.48:7.48, 10.79:10.79:10.79);
      (A *> C) = (5.40:5.40:5.40, 6.52:6.52:6.52);
      if (A == 1) (B *> S) = (8.42:8.42:8.42, 7.06:7.06:7.06);
      if (A == 0) (B *> S) = (5.30:5.30:5.30, 7.72:7.72:7.72);
      (B *> C) = (5.17:5.17:5.17, 5.78:5.78:5.78);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1T(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 1) (A *> S) = (14.78:14.78:14.78, 15.02:15.02:15.02);
      if (B == 0) (A *> S) = (12.59:12.59:12.59, 14.52:14.52:14.52);
      (A *> C) = (6.43:6.43:6.43, 9.30:9.30:9.30);
      if (A == 1) (B *> S) = (12.74:12.74:12.74, 11.49:11.49:11.49);
      if (A == 0) (B *> S) = (10.03:10.03:10.03, 12.99:12.99:12.99);
      (B *> C) = (6.21:6.21:6.21, 8.60:8.60:8.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA2(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
  //---- Inverted B ----
  not g1(B_, B);
  //---- Half Adder ----
  xor g2(S, A, B_);
  and g3(C, A, B_);

//Specify Block
   specify
      //  Module Path Delay
      if (B == 0) (A *> S) = (15.72:15.72:15.72, 13.12:13.12:13.12);
      if (B == 1) (A *> S) = (11.10:11.10:11.10, 12.90:12.90:12.90);
      (A *> C) = (8.01:8.01:8.01, 10.25:10.25:10.25);
      if (A == 1) (B *> S) = (5.02:5.02:5.02, 7.78:7.78:7.78);
      if (A == 0) (B *> S) = (8.25:8.25:8.25, 5.81:5.81:5.81);
      (B *> C) = (2.14:2.14:2.14, 1.44:1.44:1.44);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA2P(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
  //---- Inverted B ----
  not g1(B_, B);
  //---- Half Adder ----
  xor g2(S, A, B_);
  and g3(C, A, B_);

//Specify Block
   specify
      //  Module Path Delay
      if (B == 0) (A *> S) = (22.68:22.68:22.68, 18.50:18.50:18.50);
      if (B == 1) (A *> S) = (15.64:15.64:15.64, 18.38:18.38:18.38);
      (A *> C) = (10.01:10.01:10.01, 14.12:14.12:14.12);
      if (A == 1) (B *> S) = (6.23:6.23:6.23, 9.75:9.75:9.75);
      if (A == 0) (B *> S) = (9.78:9.78:9.78, 6.97:6.97:6.97);
      (B *> C) = (1.96:1.96:1.96, 1.34:1.34:1.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA2T(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
  //---- Inverted B ----
  not g1(B_, B);
  //---- Half Adder ----
  xor g2(S, A, B_);
  and g3(C, A, B_);

//Specify Block
   specify
      //  Module Path Delay
      if (B == 0) (A *> S) = (30.13:30.13:30.13, 24.47:24.47:24.47);
      if (B == 1) (A *> S) = (20.81:20.81:20.81, 24.66:24.66:24.66);
      (A *> C) = (12.30:12.30:12.30, 18.33:18.33:18.33);
      if (A == 1) (B *> S) = (8.12:8.12:8.12, 12.44:12.44:12.44);
      if (A == 0) (B *> S) = (12.00:12.00:12.00, 8.87:8.87:8.87);
      (B *> C) = (1.98:1.98:1.98, 1.42:1.42:1.42);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA3(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
  //---- Half Adder ----
  xor g1(S, A, B);
  and g2(C_, A, B);
  //---- Inverted C ----
  not g3(C, C_);
 
//Specify Block
   specify
      //  Module Path Delay
      if (B == 1) (A *> S) = (10.66:10.66:10.66, 10.21:10.21:10.21);
      if (B == 0) (A *> S) = (8.38:8.38:8.38, 9.29:9.29:9.29);
      (A *> C) = (2.70:2.70:2.70, 1.99:1.99:1.99);
      if (A == 1) (B *> S) = (9.15:9.15:9.15, 6.98:6.98:6.98);
      if (A == 0) (B *> S) = (5.88:5.88:5.88, 8.61:8.61:8.61);
      (B *> C) = (2.17:2.17:2.17, 1.67:1.67:1.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA3P(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
  //---- Half Adder ----
  xor g1(S, A, B);
  and g2(C_, A, B);
  //---- Inverted C ----
  not g3(C, C_);
 
//Specify Block
   specify
      //  Module Path Delay
      if (B == 1) (A *> S) = (12.43:12.43:12.43, 12.37:12.37:12.37);
      if (B == 0) (A *> S) = (10.14:10.14:10.14, 11.57:11.57:11.57);
      (A *> C) = (2.42:2.42:2.42, 1.75:1.75:1.75);
      if (A == 1) (B *> S) = (10.75:10.75:10.75, 8.89:8.89:8.89);
      if (A == 0) (B *> S) = (7.63:7.63:7.63, 10.58:10.58:10.58);
      (B *> C) = (1.67:1.67:1.67, 1.37:1.37:1.37);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA3T(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
  //---- Half Adder ----
  xor g1(S, A, B);
  and g2(C_, A, B);
  //---- Inverted C ----
  not g3(C, C_);
 
//Specify Block
   specify
      //  Module Path Delay
      if (B == 1) (A *> S) = (14.77:14.77:14.77, 15.11:15.11:15.11);
      if (B == 0) (A *> S) = (12.50:12.50:12.50, 14.44:14.44:14.44);
      (A *> C) = (2.48:2.48:2.48, 1.75:1.75:1.75);
      if (A == 1) (B *> S) = (12.99:12.99:12.99, 11.52:11.52:11.52);
      if (A == 0) (B *> S) = (9.98:9.98:9.98, 13.21:13.21:13.21);
      (B *> C) = (1.78:1.78:1.78, 1.43:1.43:1.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV1(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.78:1.78:1.78, 1.08:1.08:1.08);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV12(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.36:1.36:1.36, 0.93:0.93:0.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV12CK(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.23:1.23:1.23, 1.32:1.32:1.32);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV1CK(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.55:1.55:1.55, 1.66:1.66:1.66);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV1S(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.73:1.73:1.73, 1.67:1.67:1.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV2(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.41:1.41:1.41, 0.91:0.91:0.91);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV2CK(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.17:1.17:1.17, 1.25:1.25:1.25);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV3(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.33:1.33:1.33, 0.89:0.89:0.89);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV3CK(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.15:1.15:1.15, 1.24:1.24:1.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV4(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.32:1.32:1.32, 0.92:0.92:0.92);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV4CK(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.16:1.16:1.16, 1.25:1.25:1.25);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV6(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.28:1.28:1.28, 0.90:0.90:0.90);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV6CK(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.10:1.10:1.10, 1.19:1.19:1.19);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV8(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.36:1.36:1.36, 0.93:0.93:0.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INV8CK(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.16:1.16:1.16, 1.25:1.25:1.25);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVT1(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (5.67:5.67:5.67, 2.24:2.24:2.24);
      (E *> O) = (4.82:4.82:4.82, 1.13:1.13:1.13, 0.47:0.47:0.47, 4.82:4.82:4.82, 5.67:5.67:5.67, 1.13:1.13:1.13);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVT2(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.49:4.49:4.49, 1.97:1.97:1.97);
      (E *> O) = (4.33:4.33:4.33, 0.88:0.88:0.88, 0.54:0.54:0.54, 4.33:4.33:4.33, 7.52:7.52:7.52, 0.88:0.88:0.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVT4(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (13.16:13.16:13.16, 10.61:10.61:10.61);
      (E *> O) = (5.10:5.10:5.10, 8.97:8.97:8.97, 11.97:11.97:11.97, 5.10:5.10:5.10, 14.12:14.12:14.12, 8.97:8.97:8.97);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module JKFN(Q, QB, J, K, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input J, K, CK;
   supply1 vcc;

   wire d_CK, d_J, d_K;

//Function Block
`protect
   jkffrsb_udp g2(qt,  d_J,  d_K,  d_CK,  vcc,  vcc,  flag );
   buf g3(Q, qt);
   not g4(QB, qt);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.97:12.97:12.97, 12.84:12.84:12.84);
      (posedge CK *> (QB :1'bx)) = (18.68:18.68:18.68, 17.19:17.19:17.19);

      //  Setup and Hold Time
      specparam setup_J_CK = 27.88;
      specparam hold_J_CK = 4.75;
      specparam setup_K_CK = 26.98;
      specparam hold_K_CK = 6.51;
      $setuphold(posedge CK, posedge J, 8.03:8.03:8.03, -7.13:-7.13:-7.13, flag,,,d_CK, d_J);
      $setuphold(posedge CK, negedge J, 8.03:8.03:8.03, -7.38:-7.38:-7.38, flag,,,d_CK, d_J);
      $setuphold(posedge CK, posedge K, 7.04:7.04:7.04, -5.65:-5.65:-5.65, flag,,,d_CK, d_K);
      $setuphold(posedge CK, negedge K, 10.49:10.49:10.49, -6.34:-6.34:-6.34, flag,,,d_CK, d_K);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 53.88;
      specparam mpw_neg_CK = 33.51;
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 20.41:20.41:20.41, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module JKFRBN(Q, QB, J, K, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input J, K, CK, RB;
   supply1 vcc;

   wire d_CK, d_J, d_K;

//Function Block
`protect
   jkffrsb_udp g2(qt,  d_J,  d_K,  d_CK,  RB,  vcc,  flag );
   buf g3(Q, qt);
   not g4(QB, qt);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.19:15.19:15.19, 14.67:14.67:14.67);
      (posedge CK *> (QB :1'bx)) = (22.66:22.66:22.66, 22.02:22.02:22.02);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 16.52:16.52:16.52);
      (negedge RB *> (QB :1'bx)) = (24.71:24.71:24.71, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_J_CK = 29.20;
      specparam hold_J_CK = 4.76;
      specparam setup_K_CK = 28.50;
      specparam hold_K_CK = 6.48;
      $setuphold(posedge CK &&& RB, posedge J, 12.46:12.46:12.46, -8.78:-8.78:-8.78, flag,,,d_CK, d_J);
      $setuphold(posedge CK &&& RB, negedge J, 9.75:9.75:9.75, -8.86:-8.86:-8.86, flag,,,d_CK, d_J);
      $setuphold(posedge CK &&& RB, posedge K, 12.22:12.22:12.22, -8.86:-8.86:-8.86, flag,,,d_CK, d_K);
      $setuphold(posedge CK &&& RB, negedge K, 11.72:11.72:11.72, -9.11:-9.11:-9.11, flag,,,d_CK, d_K);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_CK_RB = 20.76;
      $recovery(posedge RB, posedge CK, 0.00:0.00:0.00, flag);
      $hold(posedge CK, posedge RB, 2.48:2.48:2.48, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 55.57;
      specparam mpw_neg_CK = 34.47;
      specparam mpw_neg_RB = 47.44;
      $width(posedge CK, 14.01:14.01:14.01, 0, flag);
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
      $width(negedge RB, 27.80:27.80:27.80, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module JKFRBP(Q, QB, J, K, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input J, K, CK, RB;
   supply1 vcc;

   wire d_CK, d_J, d_K;

//Function Block
`protect
   jkffrsb_udp g2(qt,  d_J,  d_K,  d_CK,  RB,  vcc,  flag );
   buf g3(Q, qt);
   not g4(QB, qt);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (17.34:17.34:17.34, 17.21:17.21:17.21);
      (posedge CK *> (QB :1'bx)) = (30.37:30.37:30.37, 28.52:28.52:28.52);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 19.92:19.92:19.92);
      (negedge RB *> (QB :1'bx)) = (32.21:32.21:32.21, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_J_CK = 29.17;
      specparam hold_J_CK = 4.79;
      specparam setup_K_CK = 28.46;
      specparam hold_K_CK = 6.50;
      $setuphold(posedge CK &&& RB, posedge J, 12.71:12.71:12.71, -8.55:-8.55:-8.55, flag,,,d_CK, d_J);
      $setuphold(posedge CK &&& RB, negedge J, 9.51:9.51:9.51, -8.61:-8.61:-8.61, flag,,,d_CK, d_J);
      $setuphold(posedge CK &&& RB, posedge K, 13.20:13.20:13.20, -9.35:-9.35:-9.35, flag,,,d_CK, d_K);
      $setuphold(posedge CK &&& RB, negedge K, 11.23:11.23:11.23, -8.61:-8.61:-8.61, flag,,,d_CK, d_K);

      //  Recovery Time
      specparam recovery_RB_CK = 11.69;
      specparam recovery_CK_RB = 20.75;
      $recovery(posedge RB, posedge CK, 0.00:0.00:0.00, flag);
      $hold(posedge CK, posedge RB, 2.24:2.24:2.24, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 70.53;
      specparam mpw_neg_CK = 34.45;
      specparam mpw_neg_RB = 61.07;
      $width(posedge CK, 15.98:15.98:15.98, 0, flag);
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
      $width(negedge RB, 33.72:33.72:33.72, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module JKZN(Q, QB, J, K, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input J, K, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_J, d_K, d_SEL, d_TD;

//Function Block
`protect
   mux2_udp g1(d1,  di,  d_TD,  d_SEL );
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   buf g3(Q, qt);
   not g4(QB, qt);
   or g5(k1,  d_K,  QB );
   nand g6(j1,  d_J,  QB );
   nand g7(n2, j1, k1);
   not g8(kb,  d_K );
   and g9(n1,  d_J,  kb );
   or g10(di, n1, n2);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.10:14.10:14.10, 13.57:13.57:13.57);
      (posedge CK *> (QB :1'bx)) = (19.75:19.75:19.75, 18.35:18.35:18.35);

      //  Setup and Hold Time
      specparam setup_J_CK = 34.66;
      specparam hold_J_CK = 0.00;
      specparam setup_K_CK = 33.12;
      specparam hold_K_CK = 0.00;
      specparam setup_SEL_CK = 30.70;
      specparam hold_SEL_CK = 10.53;
      specparam setup_TD_CK = 25.23;
      specparam hold_TD_CK = 7.59;
      $setuphold(posedge CK, posedge J &&& ~SEL, 12.96:12.96:12.96, -12.31:-12.31:-12.31, flag,,,d_CK, d_J);
      $setuphold(posedge CK, negedge J &&& ~SEL, 13.94:13.94:13.94, -11.66:-11.66:-11.66, flag,,,d_CK, d_J);
      $setuphold(posedge CK, posedge K &&& ~SEL, 13.45:13.45:13.45, -11.33:-11.33:-11.33, flag,,,d_CK, d_K);
      $setuphold(posedge CK, negedge K &&& ~SEL, 16.90:16.90:16.90, -12.11:-12.11:-12.11, flag,,,d_CK, d_K);
      $setuphold(posedge CK, posedge SEL, 25.78:25.78:25.78, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 10.74:10.74:10.74, -7.63:-7.63:-7.63, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 10.49:10.49:10.49, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 25.53:25.53:25.53, -9.44:-9.44:-9.44, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 49.24;
      specparam mpw_neg_CK = 33.33;
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
      $width(negedge CK, 20.84:20.84:20.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module JKZRBN(Q, QB, J, K, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input J, K, CK, TD, SEL, RB;
   supply1 vcc;

   wire d_CK, d_J, d_K, d_SEL, d_TD;

//Function Block
`protect
   mux2_udp g1(d1,  di,  d_TD,  d_SEL );
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   buf g3(Q, qt);
   not g4(QB, qt);
   or g5(k1,  d_K,  QB );
   nand g6(j1,  d_J,  QB );
   nand g7(n2, j1, k1);
   not g8(kb,  d_K );
   and g9(n1,  d_J,  kb );
   or g10(di, n1, n2);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (22.19:22.19:22.19, 19.78:19.78:19.78);
      (posedge CK *> (QB :1'bx)) = (27.00:27.00:27.00, 32.45:32.45:32.45);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 10.29:10.29:10.29);
      (negedge RB *> (QB :1'bx)) = (17.64:17.64:17.64, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_J_CK = 40.43;
      specparam hold_J_CK = 0.00;
      specparam setup_K_CK = 39.89;
      specparam hold_K_CK = 0.00;
      specparam setup_SEL_CK = 35.96;
      specparam hold_SEL_CK = 9.34;
      specparam setup_TD_CK = 30.86;
      specparam hold_TD_CK = 6.13;
      $setuphold(posedge CK &&& RB, posedge J &&& ~SEL, 20.85:20.85:20.85, -13.22:-13.22:-13.22, flag,,,d_CK, d_J);
      $setuphold(posedge CK &&& RB, negedge J &&& ~SEL, 14.68:14.68:14.68, -12.56:-12.56:-12.56, flag,,,d_CK, d_J);
      $setuphold(posedge CK &&& RB, posedge K &&& ~SEL, 14.93:14.93:14.93, -13.54:-13.54:-13.54, flag,,,d_CK, d_K);
      $setuphold(posedge CK &&& RB, negedge K &&& ~SEL, 19.61:19.61:19.61, -13.44:-13.44:-13.44, flag,,,d_CK, d_K);
      $setuphold(posedge CK &&& RB, posedge SEL, 15.42:15.42:15.42, -5.90:-5.90:-5.90, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 17.64:17.64:17.64, -3.68:-3.68:-3.68, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 10.98:10.98:10.98, -6.64:-6.64:-6.64, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 12.46:12.46:12.46, -3.93:-3.93:-3.93, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.85;
      specparam recovery_CK_RB = 20.15;
      $recovery(posedge RB, posedge CK, 0.00:0.00:0.00, flag);
      $hold(posedge CK, posedge RB, 6.43:6.43:6.43, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 56.87;
      specparam mpw_neg_CK = 35.25;
      specparam mpw_neg_RB = 41.86;
      $width(posedge CK, 16.47:16.47:16.47, 0, flag);
      $width(negedge CK, 18.94:18.94:18.94, 0, flag);
      $width(negedge RB, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module JKZRBP(Q, QB, J, K, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input J, K, CK, TD, SEL, RB;
   supply1 vcc;

   wire d_CK, d_J, d_K, d_SEL, d_TD;

//Function Block
`protect
   mux2_udp g1(d1,  di,  d_TD,  d_SEL );
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   buf g3(Q, qt);
   not g4(QB, qt);
   or g5(k1,  d_K,  QB );
   nand g6(j1,  d_J,  QB );
   nand g7(n2, j1, k1);
   not g8(kb,  d_K );
   and g9(n1,  d_J,  kb );
   or g10(di, n1, n2);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (24.43:24.43:24.43, 21.96:21.96:21.96);
      (posedge CK *> (QB :1'bx)) = (32.78:32.78:32.78, 39.87:39.87:39.87);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 12.51:12.51:12.51);
      (negedge RB *> (QB :1'bx)) = (22.91:22.91:22.91, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_J_CK = 40.32;
      specparam hold_J_CK = 0.00;
      specparam setup_K_CK = 39.77;
      specparam hold_K_CK = 0.00;
      specparam setup_SEL_CK = 35.82;
      specparam hold_SEL_CK = 9.39;
      specparam setup_TD_CK = 30.72;
      specparam hold_TD_CK = 6.17;
      $setuphold(posedge CK &&& RB, posedge J &&& ~SEL, 20.85:20.85:20.85, -13.22:-13.22:-13.22, flag,,,d_CK, d_J);
      $setuphold(posedge CK &&& RB, negedge J &&& ~SEL, 14.68:14.68:14.68, -12.56:-12.56:-12.56, flag,,,d_CK, d_J);
      $setuphold(posedge CK &&& RB, posedge K &&& ~SEL, 14.93:14.93:14.93, -13.54:-13.54:-13.54, flag,,,d_CK, d_K);
      $setuphold(posedge CK &&& RB, negedge K &&& ~SEL, 19.61:19.61:19.61, -13.44:-13.44:-13.44, flag,,,d_CK, d_K);
      $setuphold(posedge CK &&& RB, posedge SEL, 15.42:15.42:15.42, -5.90:-5.90:-5.90, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 17.64:17.64:17.64, -3.68:-3.68:-3.68, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 10.98:10.98:10.98, -6.64:-6.64:-6.64, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 12.46:12.46:12.46, -3.93:-3.93:-3.93, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.93;
      specparam recovery_CK_RB = 20.16;
      $recovery(posedge RB, posedge CK, 0.00:0.00:0.00, flag);
      $hold(posedge CK, posedge RB, 6.43:6.43:6.43, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 67.44;
      specparam mpw_neg_CK = 35.14;
      specparam mpw_neg_RB = 52.74;
      $width(posedge CK, 18.69:18.69:18.69, 0, flag);
      $width(negedge CK, 18.94:18.94:18.94, 0, flag);
      $width(negedge RB, 19.92:19.92:19.92, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && C1 == 1) (B1 *> O) = (8.37:8.37:8.37, 9.89:9.89:9.89);
      if (A1 == 1 && C1 == 0) (B1 *> O) = (7.29:7.29:7.29, 10.20:10.20:10.20);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (7.37:7.37:7.37, 8.29:8.29:8.29);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (6.82:6.82:6.82, 8.92:8.92:8.92);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (7.96:7.96:7.96, 10.19:10.19:10.19);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (7.77:7.77:7.77, 10.28:10.28:10.28);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222P(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && C1 == 1) (B1 *> O) = (8.21:8.21:8.21, 10.59:10.59:10.59);
      if (A1 == 1 && C1 == 0) (B1 *> O) = (7.22:7.22:7.22, 11.03:11.03:11.03);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (7.29:7.29:7.29, 9.04:9.04:9.04);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (6.76:6.76:6.76, 9.77:9.77:9.77);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (7.83:7.83:7.83, 10.95:10.95:10.95);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (7.67:7.67:7.67, 11.06:11.06:11.06);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222S(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && C1 == 1) (B1 *> O) = (6.08:6.08:6.08, 10.96:10.96:10.96);
      if (A1 == 1 && C1 == 0) (B1 *> O) = (6.18:6.18:6.18, 13.51:13.51:13.51);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (5.54:5.54:5.54, 9.25:9.25:9.25);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (5.50:5.50:5.50, 10.49:10.49:10.49);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (5.98:5.98:5.98, 11.85:11.85:11.85);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (6.21:6.21:6.21, 13.15:13.15:13.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222T(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && C1 == 1) (B1 *> O) = (8.24:8.24:8.24, 13.36:13.36:13.36);
      if (A1 == 1 && C1 == 0) (B1 *> O) = (8.79:8.79:8.79, 11.89:11.89:11.89);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (8.90:8.90:8.90, 11.70:11.70:11.70);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (8.24:8.24:8.24, 12.59:12.59:12.59);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (7.87:7.87:7.87, 13.82:13.82:13.82);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (9.35:9.35:9.35, 11.85:11.85:11.85);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B2 *> O) = (5.44:5.44:5.44, 8.62:8.62:8.62);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.93:5.93:5.93, 8.62:8.62:8.62);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.88:6.88:6.88, 8.87:8.87:8.87);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (5.94:5.94:5.94, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.42:6.42:6.42, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (7.36:7.36:7.36, 9.59:9.59:9.59);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.64:4.64:4.64, 2.73:2.73:2.73);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.64:4.64:4.64, 2.73:2.73:2.73);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.58:4.58:4.58, 2.74:2.74:2.74);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.50:5.50:5.50, 2.96:2.96:2.96);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.50:5.50:5.50, 2.96:2.96:2.96);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (5.44:5.44:5.44, 2.97:2.97:2.97);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1H(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B2 *> O) = (4.94:4.94:4.94, 8.18:8.18:8.18);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.33:5.33:5.33, 8.17:8.17:8.17);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.69:6.69:6.69, 8.53:8.53:8.53);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (5.41:5.41:5.41, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.80:5.80:5.80, 8.96:8.96:8.96);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (7.15:7.15:7.15, 9.31:9.31:9.31);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.20:4.20:4.20, 1.92:1.92:1.92);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.20:4.20:4.20, 1.92:1.92:1.92);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.15:4.15:4.15, 1.94:1.94:1.94);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.52:5.52:5.52, 2.23:2.23:2.23);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.52:5.52:5.52, 2.23:2.23:2.23);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (5.47:5.47:5.47, 2.24:2.24:2.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1HP(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B2 *> O) = (4.58:4.58:4.58, 7.61:7.61:7.61);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.92:4.92:4.92, 7.60:7.60:7.60);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.34:6.34:6.34, 7.96:7.96:7.96);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (5.11:5.11:5.11, 8.60:8.60:8.60);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.46:5.46:5.46, 8.60:8.60:8.60);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.87:6.87:6.87, 8.95:8.95:8.95);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (3.89:3.89:3.89, 1.80:1.80:1.80);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (3.89:3.89:3.89, 1.80:1.80:1.80);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (3.84:3.84:3.84, 1.82:1.82:1.82);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.34:5.34:5.34, 2.10:2.10:2.10);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.34:5.34:5.34, 2.10:2.10:2.10);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (5.29:5.29:5.29, 2.12:2.12:2.12);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1HT(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B2 *> O) = (4.62:4.62:4.62, 7.57:7.57:7.57);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.98:4.98:4.98, 7.56:7.56:7.56);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.39:6.39:6.39, 7.92:7.92:7.92);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (5.11:5.11:5.11, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.47:5.47:5.47, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.87:6.87:6.87, 8.77:8.77:8.77);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (3.96:3.96:3.96, 1.78:1.78:1.78);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (3.96:3.96:3.96, 1.78:1.78:1.78);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (3.92:3.92:3.92, 1.80:1.80:1.80);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.35:5.35:5.35, 2.10:2.10:2.10);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.35:5.35:5.35, 2.10:2.10:2.10);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (5.30:5.30:5.30, 2.11:2.11:2.11);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1S(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (A1 == 0 && A2 == 0) (B2 *> O) = (5.46:5.46:5.46, 7.17:7.17:7.17);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.26:6.26:6.26, 7.18:7.18:7.18);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (7.32:7.32:7.32, 7.38:7.38:7.38);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (5.88:5.88:5.88, 7.90:7.90:7.90);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.66:6.66:6.66, 7.92:7.92:7.92);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (7.71:7.71:7.71, 8.11:8.11:8.11);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.86:5.86:5.86, 3.02:3.02:3.02);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.86:5.86:5.86, 3.02:3.02:3.02);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (5.84:5.84:5.84, 3.02:3.02:3.02);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (6.76:6.76:6.76, 3.24:3.24:3.24);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (6.76:6.76:6.76, 3.24:3.24:3.24);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (6.73:6.73:6.73, 3.24:3.24:3.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A2 *> O) = (4.72:4.72:4.72, 2.19:2.19:2.19);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (4.72:4.72:4.72, 2.19:2.19:2.19);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (4.72:4.72:4.72, 2.19:2.19:2.19);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (3.85:3.85:3.85, 1.79:1.79:1.79);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (3.84:3.84:3.84, 1.79:1.79:1.79);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (3.84:3.84:3.84, 1.79:1.79:1.79);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (7.77:7.77:7.77, 7.88:7.88:7.88);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (7.69:7.69:7.69, 7.15:7.15:7.15);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (8.04:8.04:8.04, 7.00:7.00:7.00);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (7.99:7.99:7.99, 8.41:8.41:8.41);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (7.90:7.90:7.90, 7.66:7.66:7.66);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (8.26:8.26:8.26, 7.51:7.51:7.51);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1H(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A2 *> O) = (4.33:4.33:4.33, 2.12:2.12:2.12);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (4.32:4.32:4.32, 2.11:2.11:2.11);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (4.32:4.32:4.32, 2.11:2.11:2.11);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (3.29:3.29:3.29, 1.66:1.66:1.66);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (3.29:3.29:3.29, 1.66:1.66:1.66);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (3.29:3.29:3.29, 1.66:1.66:1.66);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.67:6.67:6.67, 7.52:7.52:7.52);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.57:6.57:6.57, 6.72:6.72:6.72);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (6.90:6.90:6.90, 6.57:6.57:6.57);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.94:6.94:6.94, 8.21:8.21:8.21);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.84:6.84:6.84, 7.38:7.38:7.38);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (7.17:7.17:7.17, 7.24:7.24:7.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1HP(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A2 *> O) = (4.11:4.11:4.11, 2.01:2.01:2.01);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (4.10:4.10:4.10, 2.01:2.01:2.01);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (4.10:4.10:4.10, 2.01:2.01:2.01);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (3.16:3.16:3.16, 1.58:1.58:1.58);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (3.15:3.15:3.15, 1.57:1.57:1.57);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (3.15:3.15:3.15, 1.57:1.57:1.57);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.13:6.13:6.13, 6.66:6.66:6.66);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.04:6.04:6.04, 5.94:5.94:5.94);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (6.37:6.37:6.37, 5.80:5.80:5.80);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.47:6.47:6.47, 7.42:7.42:7.42);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.38:6.38:6.38, 6.66:6.66:6.66);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (6.70:6.70:6.70, 6.54:6.54:6.54);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1HT(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A2 *> O) = (4.11:4.11:4.11, 2.05:2.05:2.05);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (4.11:4.11:4.11, 2.05:2.05:2.05);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (4.11:4.11:4.11, 2.05:2.05:2.05);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (3.19:3.19:3.19, 1.62:1.62:1.62);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (3.18:3.18:3.18, 1.61:1.61:1.61);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (3.18:3.18:3.18, 1.61:1.61:1.61);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.25:6.25:6.25, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.16:6.16:6.16, 5.90:5.90:5.90);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (6.48:6.48:6.48, 5.76:5.76:5.76);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.56:6.56:6.56, 7.56:7.56:7.56);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.46:6.46:6.46, 6.79:6.79:6.79);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (6.79:6.79:6.79, 6.66:6.66:6.66);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1S(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0) (A2 *> O) = (7.02:7.02:7.02, 3.02:3.02:3.02);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (7.02:7.02:7.02, 3.02:3.02:3.02);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (7.02:7.02:7.02, 3.02:3.02:3.02);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (6.29:6.29:6.29, 2.58:2.58:2.58);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.29:6.29:6.29, 2.58:2.58:2.58);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.29:6.29:6.29, 2.58:2.58:2.58);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (7.20:7.20:7.20, 8.07:8.07:8.07);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (7.12:7.12:7.12, 7.46:7.46:7.46);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (7.39:7.39:7.39, 7.20:7.20:7.20);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (7.43:7.43:7.43, 8.88:8.88:8.88);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (7.35:7.35:7.35, 8.24:8.24:8.24);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (7.62:7.62:7.62, 8.01:8.01:8.01);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MULBE(S, M, Z, M0, M1, M2);
   output S, M, Z;
   input M0, M1, M2;

//Function Block
`protect
  //---- Z = M2_+(M1*M0)
  //---- M = M2+(M1_*M0_)
  //---- S = (M1^M0)_
  xor g1(S_, M1, M0);
  not g2(S, S_);
  not g3(M0_, M0);
  not g4(M1_, M1);
  not g5(M2_, M2);
  and g6(M_, M0_, M1_);
   or g7(M, M_, M2);
  and g8(Z_, M0, M1);
   or g9(Z, Z_, M2_);

//Specify Block
   specify
      //  Module Path Delay
      if (M0 == 0 && M1 == 1) (M2 *> M) = (4.94:4.94:4.94, 7.33:7.33:7.33);
      if (M0 == 1 && M1 == 0) (M2 *> M) = (4.94:4.94:4.94, 7.33:7.33:7.33);
      if (M0 == 1 && M1 == 1) (M2 *> M) = (4.94:4.94:4.94, 7.33:7.33:7.33);
      if (M0 == 0 && M1 == 1) (M2 *> Z) = (2.61:2.61:2.61, 2.07:2.07:2.07);
      if (M0 == 1 && M1 == 0) (M2 *> Z) = (2.61:2.61:2.61, 2.07:2.07:2.07);
      if (M0 == 0 && M1 == 0) (M2 *> Z) = (2.62:2.62:2.62, 2.06:2.06:2.06);
      if (M0 == 0) (M1 *> S) = (12.07:12.07:12.07, 10.21:10.21:10.21);
      if (M0 == 1) (M1 *> S) = (6.77:6.77:6.77, 8.24:8.24:8.24);
      if (M1 == 0) (M0 *> S) = (12.80:12.80:12.80, 10.61:10.61:10.61);
      if (M1 == 1) (M0 *> S) = (6.53:6.53:6.53, 7.56:7.56:7.56);
      (M1 *> M) = (12.05:12.05:12.05, 10.20:10.20:10.20);
      (M0 *> M) = (12.78:12.78:12.78, 10.59:10.59:10.59);
      (M0 *> Z) = (6.13:6.13:6.13, 7.70:7.70:7.70);
      (M1 *> Z) = (6.37:6.37:6.37, 8.41:8.41:8.41);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MULBEP(S, M, Z, M0, M1, M2);
   output S, M, Z;
   input M0, M1, M2;

//Function Block
`protect
  //---- Z = M2_+(M1*M0)
  //---- M = M2+(M1_*M0_)
  //---- S = (M1^M0)_
  xor g1(S_, M1, M0);
  not g2(S, S_);
  not g3(M0_, M0);
  not g4(M1_, M1);
  not g5(M2_, M2);
  and g6(M_, M0_, M1_);
   or g7(M, M_, M2);
  and g8(Z_, M0, M1);
   or g9(Z, Z_, M2_);

//Specify Block
   specify
      //  Module Path Delay
      if (M0 == 0 && M1 == 1) (M2 *> M) = (7.35:7.35:7.35, 11.03:11.03:11.03);
      if (M0 == 1 && M1 == 0) (M2 *> M) = (7.35:7.35:7.35, 11.03:11.03:11.03);
      if (M0 == 1 && M1 == 1) (M2 *> M) = (7.34:7.34:7.34, 11.04:11.04:11.04);
      if (M0 == 0 && M1 == 1) (M2 *> Z) = (2.87:2.87:2.87, 1.71:1.71:1.71);
      if (M0 == 1 && M1 == 0) (M2 *> Z) = (2.87:2.87:2.87, 1.71:1.71:1.71);
      if (M0 == 0 && M1 == 0) (M2 *> Z) = (2.90:2.90:2.90, 1.70:1.70:1.70);
      if (M0 == 0) (M1 *> S) = (16.20:16.20:16.20, 15.25:15.25:15.25);
      if (M0 == 1) (M1 *> S) = (10.26:10.26:10.26, 11.60:11.60:11.60);
      if (M1 == 0) (M0 *> S) = (16.93:16.93:16.93, 15.65:15.65:15.65);
      if (M1 == 1) (M0 *> S) = (10.02:10.02:10.02, 11.05:11.05:11.05);
      (M1 *> M) = (16.20:16.20:16.20, 15.26:15.26:15.26);
      (M0 *> M) = (16.93:16.93:16.93, 15.65:15.65:15.65);
      (M0 *> Z) = (9.68:9.68:9.68, 11.65:11.65:11.65);
      (M1 *> Z) = (9.91:9.91:9.91, 12.23:12.23:12.23);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MULBET(S, M, Z, M0, M1, M2);
   output S, M, Z;
   input M0, M1, M2;

//Function Block
`protect
  //---- Z = M2_+(M1*M0)
  //---- M = M2+(M1_*M0_)
  //---- S = (M1^M0)_
  xor g1(S_, M1, M0);
  not g2(S, S_);
  not g3(M0_, M0);
  not g4(M1_, M1);
  not g5(M2_, M2);
  and g6(M_, M0_, M1_);
   or g7(M, M_, M2);
  and g8(Z_, M0, M1);
   or g9(Z, Z_, M2_);

//Specify Block
   specify
      //  Module Path Delay
      if (M0 == 0 && M1 == 1) (M2 *> M) = (10.53:10.53:10.53, 17.50:17.50:17.50);
      if (M0 == 1 && M1 == 0) (M2 *> M) = (10.53:10.53:10.53, 17.50:17.50:17.50);
      if (M0 == 1 && M1 == 1) (M2 *> M) = (10.51:10.51:10.51, 17.52:17.52:17.52);
      if (M0 == 0 && M1 == 1) (M2 *> Z) = (2.75:2.75:2.75, 1.65:1.65:1.65);
      if (M0 == 1 && M1 == 0) (M2 *> Z) = (2.75:2.75:2.75, 1.65:1.65:1.65);
      if (M0 == 0 && M1 == 0) (M2 *> Z) = (2.77:2.77:2.77, 1.65:1.65:1.65);
      if (M0 == 0) (M1 *> S) = (22.40:22.40:22.40, 26.37:26.37:26.37);
      if (M0 == 1) (M1 *> S) = (15.10:15.10:15.10, 17.75:17.75:17.75);
      if (M1 == 0) (M0 *> S) = (23.13:23.13:23.13, 26.78:26.78:26.78);
      if (M1 == 1) (M0 *> S) = (14.87:14.87:14.87, 17.25:17.25:17.25);
      (M1 *> M) = (22.39:22.39:22.39, 26.38:26.38:26.38);
      (M0 *> M) = (23.12:23.12:23.12, 26.78:26.78:26.78);
      (M0 *> Z) = (14.54:14.54:14.54, 19.64:19.64:19.64);
      (M1 *> Z) = (14.78:14.78:14.78, 20.18:20.18:20.18);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MULPA(P, S, M, Z, M0, M1);
   output P;
   input S, M, Z, M1, M0;

//Function Block
`protect
  //---- P = S*((MO*M_)+(M0_*Z_)) + S_*((M1*M_)+(M1_*Z_)) ----
  not g1(S_, S);
  not g2(M_, M);
  not g3(Z_, Z);
  not g4(M1_, M1);
  not g5(M0_, M0);

  and g6(na1, M0, M_);
  and g7(na2, M0_, Z_);
   or g8(na3, na1, na2);
  and g9(na4, S, na3);

  and ga(nb1, M1, M_);
  and gb(nb2, M1_, Z_);
   or gc(nb3, nb1, nb2);
  and gd(nb4, S_, nb3);

   or ge(P, na4, nb4);

//Specify Block
   specify
      //  Module Path Delay
      if (S == 0 && M == 0 && M0 == 0 && M1 == 0) (Z *> P) = (14.99:14.99:14.99, 14.85:14.85:14.85);
      if (S == 0 && M == 0 && M0 == 1 && M1 == 0) (Z *> P) = (13.35:13.35:13.35, 13.61:13.61:13.61);
      if (S == 0 && M == 1 && M0 == 0 && M1 == 0) (Z *> P) = (14.99:14.99:14.99, 14.85:14.85:14.85);
      if (S == 0 && M == 1 && M0 == 1 && M1 == 0) (Z *> P) = (13.35:13.35:13.35, 13.61:13.61:13.61);
      if (S == 1 && M == 0 && M0 == 0 && M1 == 0) (Z *> P) = (15.43:15.43:15.43, 15.57:15.57:15.57);
      if (S == 1 && M == 0 && M0 == 0 && M1 == 1) (Z *> P) = (13.57:13.57:13.57, 14.19:14.19:14.19);
      if (S == 1 && M == 1 && M0 == 0 && M1 == 0) (Z *> P) = (15.44:15.44:15.44, 15.56:15.56:15.56);
      if (S == 1 && M == 1 && M0 == 0 && M1 == 1) (Z *> P) = (13.57:13.57:13.57, 14.19:14.19:14.19);
      if (S == 0 && Z == 0 && M0 == 0 && M1 == 1) (M *> P) = (13.66:13.66:13.66, 13.63:13.63:13.63);
      if (S == 0 && Z == 0 && M0 == 1 && M1 == 1) (M *> P) = (15.26:15.26:15.26, 14.92:14.92:14.92);
      if (S == 0 && Z == 1 && M0 == 0 && M1 == 1) (M *> P) = (13.66:13.66:13.66, 13.63:13.63:13.63);
      if (S == 0 && Z == 1 && M0 == 1 && M1 == 1) (M *> P) = (15.26:15.26:15.26, 14.92:14.92:14.92);
      if (S == 1 && Z == 0 && M0 == 1 && M1 == 0) (M *> P) = (13.88:13.88:13.88, 14.23:14.23:14.23);
      if (S == 1 && Z == 0 && M0 == 1 && M1 == 1) (M *> P) = (15.70:15.70:15.70, 15.65:15.65:15.65);
      if (S == 1 && Z == 1 && M0 == 1 && M1 == 0) (M *> P) = (13.88:13.88:13.88, 14.23:14.23:14.23);
      if (S == 1 && Z == 1 && M0 == 1 && M1 == 1) (M *> P) = (15.70:15.70:15.70, 15.65:15.65:15.65);
      if (M == 0 && Z == 1 && M0 == 0) (M1 *> P) = (11.98:11.98:11.98, 13.83:13.83:13.83);
      if (M == 0 && Z == 1 && M0 == 1) (M1 *> P) = (11.84:11.84:11.84, 13.84:13.84:13.84);
      if (M == 1 && Z == 0 && M0 == 0) (M1 *> P) = (12.44:12.44:12.44, 11.47:11.47:11.47);
      if (M == 1 && Z == 0 && M0 == 1) (M1 *> P) = (12.54:12.54:12.54, 11.44:11.44:11.44);
      if (M == 0 && Z == 1 && M0 == 0 && M1 == 1) (S *> P) = (8.31:8.31:8.31, 7.31:7.31:7.31);
      if (M == 0 && Z == 1 && M0 == 1 && M1 == 0) (S *> P) = (5.79:5.79:5.79, 8.31:8.31:8.31);
      if (M == 1 && Z == 0 && M0 == 0 && M1 == 1) (S *> P) = (5.79:5.79:5.79, 8.31:8.31:8.31);
      if (M == 1 && Z == 0 && M0 == 1 && M1 == 0) (S *> P) = (8.31:8.31:8.31, 7.31:7.31:7.31);
      if (M == 0 && Z == 1 && M1 == 0) (M0 *> P) = (12.38:12.38:12.38, 14.75:14.75:14.75);
      if (M == 0 && Z == 1 && M1 == 1) (M0 *> P) = (12.24:12.24:12.24, 14.76:14.76:14.76);
      if (M == 1 && Z == 0 && M1 == 0) (M0 *> P) = (12.71:12.71:12.71, 12.05:12.05:12.05);
      if (M == 1 && Z == 0 && M1 == 1) (M0 *> P) = (12.84:12.84:12.84, 12.03:12.03:12.03);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MULPAP(P, S, M, Z, M0, M1);
   output P;
   input S, M, Z, M1, M0;

//Function Block
`protect
  //---- P = S*((MO*M_)+(M0_*Z_)) + S_*((M1*M_)+(M1_*Z_)) ----
  not g1(S_, S);
  not g2(M_, M);
  not g3(Z_, Z);
  not g4(M1_, M1);
  not g5(M0_, M0);

  and g6(na1, M0, M_);
  and g7(na2, M0_, Z_);
   or g8(na3, na1, na2);
  and g9(na4, S, na3);

  and ga(nb1, M1, M_);
  and gb(nb2, M1_, Z_);
   or gc(nb3, nb1, nb2);
  and gd(nb4, S_, nb3);

   or ge(P, na4, nb4);

//Specify Block
   specify
      //  Module Path Delay
      if (S == 0 && M == 0 && M0 == 0 && M1 == 0) (Z *> P) = (17.11:17.11:17.11, 17.61:17.61:17.61);
      if (S == 0 && M == 0 && M0 == 1 && M1 == 0) (Z *> P) = (15.37:15.37:15.37, 16.35:16.35:16.35);
      if (S == 0 && M == 1 && M0 == 0 && M1 == 0) (Z *> P) = (17.11:17.11:17.11, 17.61:17.61:17.61);
      if (S == 0 && M == 1 && M0 == 1 && M1 == 0) (Z *> P) = (15.37:15.37:15.37, 16.35:16.35:16.35);
      if (S == 1 && M == 0 && M0 == 0 && M1 == 0) (Z *> P) = (17.50:17.50:17.50, 18.32:18.32:18.32);
      if (S == 1 && M == 0 && M0 == 0 && M1 == 1) (Z *> P) = (15.53:15.53:15.53, 16.94:16.94:16.94);
      if (S == 1 && M == 1 && M0 == 0 && M1 == 0) (Z *> P) = (17.49:17.49:17.49, 18.32:18.32:18.32);
      if (S == 1 && M == 1 && M0 == 0 && M1 == 1) (Z *> P) = (15.53:15.53:15.53, 16.94:16.94:16.94);
      if (S == 0 && Z == 0 && M0 == 0 && M1 == 1) (M *> P) = (15.69:15.69:15.69, 16.37:16.37:16.37);
      if (S == 0 && Z == 0 && M0 == 1 && M1 == 1) (M *> P) = (17.39:17.39:17.39, 17.68:17.68:17.68);
      if (S == 0 && Z == 1 && M0 == 0 && M1 == 1) (M *> P) = (15.69:15.69:15.69, 16.37:16.37:16.37);
      if (S == 0 && Z == 1 && M0 == 1 && M1 == 1) (M *> P) = (17.39:17.39:17.39, 17.68:17.68:17.68);
      if (S == 1 && Z == 0 && M0 == 1 && M1 == 0) (M *> P) = (15.84:15.84:15.84, 16.97:16.97:16.97);
      if (S == 1 && Z == 0 && M0 == 1 && M1 == 1) (M *> P) = (17.76:17.76:17.76, 18.41:18.41:18.41);
      if (S == 1 && Z == 1 && M0 == 1 && M1 == 0) (M *> P) = (15.84:15.84:15.84, 16.97:16.97:16.97);
      if (S == 1 && Z == 1 && M0 == 1 && M1 == 1) (M *> P) = (17.76:17.76:17.76, 18.41:18.41:18.41);
      if (M == 0 && Z == 1 && M0 == 0) (M1 *> P) = (13.98:13.98:13.98, 16.58:16.58:16.58);
      if (M == 0 && Z == 1 && M0 == 1) (M1 *> P) = (13.85:13.85:13.85, 16.58:16.58:16.58);
      if (M == 1 && Z == 0 && M0 == 0) (M1 *> P) = (14.43:14.43:14.43, 14.21:14.21:14.21);
      if (M == 1 && Z == 0 && M0 == 1) (M1 *> P) = (14.53:14.53:14.53, 14.19:14.19:14.19);
      if (M == 0 && Z == 1 && M0 == 0 && M1 == 1) (S *> P) = (9.88:9.88:9.88, 9.70:9.70:9.70);
      if (M == 0 && Z == 1 && M0 == 1 && M1 == 0) (S *> P) = (7.60:7.60:7.60, 10.71:10.71:10.71);
      if (M == 1 && Z == 0 && M0 == 0 && M1 == 1) (S *> P) = (7.60:7.60:7.60, 10.71:10.71:10.71);
      if (M == 1 && Z == 0 && M0 == 1 && M1 == 0) (S *> P) = (9.88:9.88:9.88, 9.70:9.70:9.70);
      if (M == 0 && Z == 1 && M1 == 0) (M0 *> P) = (14.32:14.32:14.32, 17.50:17.50:17.50);
      if (M == 0 && Z == 1 && M1 == 1) (M0 *> P) = (14.19:14.19:14.19, 17.51:17.51:17.51);
      if (M == 1 && Z == 0 && M1 == 0) (M0 *> P) = (14.63:14.63:14.63, 14.79:14.79:14.79);
      if (M == 1 && Z == 0 && M1 == 1) (M0 *> P) = (14.76:14.76:14.76, 14.78:14.78:14.78);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MULPAT(P, S, M, Z, M0, M1);
   output P;
   input S, M, Z, M1, M0;

//Function Block
`protect
  //---- P = S*((MO*M_)+(M0_*Z_)) + S_*((M1*M_)+(M1_*Z_)) ----
  not g1(S_, S);
  not g2(M_, M);
  not g3(Z_, Z);
  not g4(M1_, M1);
  not g5(M0_, M0);

  and g6(na1, M0, M_);
  and g7(na2, M0_, Z_);
   or g8(na3, na1, na2);
  and g9(na4, S, na3);

  and ga(nb1, M1, M_);
  and gb(nb2, M1_, Z_);
   or gc(nb3, nb1, nb2);
  and gd(nb4, S_, nb3);

   or ge(P, na4, nb4);

//Specify Block
   specify
      //  Module Path Delay
      if (S == 0 && M == 0 && M0 == 0 && M1 == 0) (Z *> P) = (21.99:21.99:21.99, 24.09:24.09:24.09);
      if (S == 0 && M == 0 && M0 == 1 && M1 == 0) (Z *> P) = (20.13:20.13:20.13, 22.82:22.82:22.82);
      if (S == 0 && M == 1 && M0 == 0 && M1 == 0) (Z *> P) = (21.99:21.99:21.99, 24.09:24.09:24.09);
      if (S == 0 && M == 1 && M0 == 1 && M1 == 0) (Z *> P) = (20.13:20.13:20.13, 22.82:22.82:22.82);
      if (S == 1 && M == 0 && M0 == 0 && M1 == 0) (Z *> P) = (22.30:22.30:22.30, 24.80:24.80:24.80);
      if (S == 1 && M == 0 && M0 == 0 && M1 == 1) (Z *> P) = (20.21:20.21:20.21, 23.41:23.41:23.41);
      if (S == 1 && M == 1 && M0 == 0 && M1 == 0) (Z *> P) = (22.30:22.30:22.30, 24.80:24.80:24.80);
      if (S == 1 && M == 1 && M0 == 0 && M1 == 1) (Z *> P) = (20.21:20.21:20.21, 23.41:23.41:23.41);
      if (S == 0 && Z == 0 && M0 == 0 && M1 == 1) (M *> P) = (20.45:20.45:20.45, 22.84:22.84:22.84);
      if (S == 0 && Z == 0 && M0 == 1 && M1 == 1) (M *> P) = (22.27:22.27:22.27, 24.16:24.16:24.16);
      if (S == 0 && Z == 1 && M0 == 0 && M1 == 1) (M *> P) = (20.45:20.45:20.45, 22.84:22.84:22.84);
      if (S == 0 && Z == 1 && M0 == 1 && M1 == 1) (M *> P) = (22.28:22.28:22.28, 24.16:24.16:24.16);
      if (S == 1 && Z == 0 && M0 == 1 && M1 == 0) (M *> P) = (20.53:20.53:20.53, 23.44:23.44:23.44);
      if (S == 1 && Z == 0 && M0 == 1 && M1 == 1) (M *> P) = (22.57:22.57:22.57, 24.88:24.88:24.88);
      if (S == 1 && Z == 1 && M0 == 1 && M1 == 0) (M *> P) = (20.53:20.53:20.53, 23.44:23.44:23.44);
      if (S == 1 && Z == 1 && M0 == 1 && M1 == 1) (M *> P) = (22.57:22.57:22.57, 24.88:24.88:24.88);
      if (M == 0 && Z == 1 && M0 == 0) (M1 *> P) = (18.73:18.73:18.73, 23.05:23.05:23.05);
      if (M == 0 && Z == 1 && M0 == 1) (M1 *> P) = (18.62:18.62:18.62, 23.05:23.05:23.05);
      if (M == 1 && Z == 0 && M0 == 0) (M1 *> P) = (19.17:19.17:19.17, 20.67:20.67:20.67);
      if (M == 1 && Z == 0 && M0 == 1) (M1 *> P) = (19.26:19.26:19.26, 20.65:20.65:20.65);
      if (M == 0 && Z == 1 && M0 == 0 && M1 == 1) (S *> P) = (14.23:14.23:14.23, 15.88:15.88:15.88);
      if (M == 0 && Z == 1 && M0 == 1 && M1 == 0) (S *> P) = (12.17:12.17:12.17, 16.98:16.98:16.98);
      if (M == 1 && Z == 0 && M0 == 0 && M1 == 1) (S *> P) = (12.17:12.17:12.17, 16.98:16.98:16.98);
      if (M == 1 && Z == 0 && M0 == 1 && M1 == 0) (S *> P) = (14.23:14.23:14.23, 15.88:15.88:15.88);
      if (M == 0 && Z == 1 && M1 == 0) (M0 *> P) = (19.00:19.00:19.00, 23.97:23.97:23.97);
      if (M == 0 && Z == 1 && M1 == 1) (M0 *> P) = (18.89:18.89:18.89, 23.98:23.98:23.98);
      if (M == 1 && Z == 0 && M1 == 0) (M0 *> P) = (19.32:19.32:19.32, 21.26:21.26:21.26);
      if (M == 1 && Z == 0 && M1 == 1) (M0 *> P) = (19.43:19.43:19.43, 21.24:21.24:21.24);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (6.94:6.94:6.94, 8.23:8.23:8.23);
      if (B == 1) (A *> O) = (6.94:6.94:6.94, 8.22:8.22:8.22);
      if (A == 0 && B == 1) (S *> O) = (5.71:5.71:5.71, 8.62:8.62:8.62);
      if (A == 1 && B == 0) (S *> O) = (8.76:8.76:8.76, 7.12:7.12:7.12);
      if (A == 0) (B *> O) = (6.83:6.83:6.83, 8.38:8.38:8.38);
      if (A == 1) (B *> O) = (6.83:6.83:6.83, 8.38:8.38:8.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2F(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (11.36:11.36:11.36, 11.86:11.86:11.86);
      if (B == 1) (A *> O) = (11.36:11.36:11.36, 11.86:11.86:11.86);
      if (A == 0 && B == 1) (S *> O) = (10.31:10.31:10.31, 12.90:12.90:12.90);
      if (A == 1 && B == 0) (S *> O) = (13.18:13.18:13.18, 11.31:11.31:11.31);
      if (A == 0) (B *> O) = (11.20:11.20:11.20, 12.23:12.23:12.23);
      if (A == 1) (B *> O) = (11.20:11.20:11.20, 12.24:12.24:12.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2P(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (9.03:9.03:9.03, 9.90:9.90:9.90);
      if (B == 1) (A *> O) = (9.03:9.03:9.03, 9.90:9.90:9.90);
      if (A == 0 && B == 1) (S *> O) = (7.67:7.67:7.67, 10.26:10.26:10.26);
      if (A == 1 && B == 0) (S *> O) = (10.64:10.64:10.64, 8.83:8.83:8.83);
      if (A == 0) (B *> O) = (8.91:8.91:8.91, 10.07:10.07:10.07);
      if (A == 1) (B *> O) = (8.91:8.91:8.91, 10.07:10.07:10.07);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2S(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (6.23:6.23:6.23, 8.24:8.24:8.24);
      if (B == 1) (A *> O) = (6.23:6.23:6.23, 8.24:8.24:8.24);
      if (A == 0 && B == 1) (S *> O) = (5.08:5.08:5.08, 7.58:7.58:7.58);
      if (A == 1 && B == 0) (S *> O) = (8.17:8.17:8.17, 6.48:6.48:6.48);
      if (A == 0) (B *> O) = (6.28:6.28:6.28, 8.59:8.59:8.59);
      if (A == 1) (B *> O) = (6.28:6.28:6.28, 8.59:8.59:8.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2T(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (9.68:9.68:9.68, 9.94:9.94:9.94);
      if (B == 1) (A *> O) = (9.68:9.68:9.68, 9.94:9.94:9.94);
      if (A == 0 && B == 1) (S *> O) = (8.47:8.47:8.47, 10.94:10.94:10.94);
      if (A == 1 && B == 0) (S *> O) = (11.48:11.48:11.48, 9.40:9.40:9.40);
      if (A == 0) (B *> O) = (9.38:9.38:9.38, 10.27:10.27:10.27);
      if (A == 1) (B *> O) = (9.38:9.38:9.38, 10.27:10.27:10.27);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> O) = (10.66:10.66:10.66, 10.58:10.58:10.58);
      if (B == 0 && C == 1) (A *> O) = (10.66:10.66:10.66, 10.58:10.58:10.58);
      if (B == 1 && C == 0) (A *> O) = (10.66:10.66:10.66, 10.58:10.58:10.58);
      if (B == 1 && C == 1) (A *> O) = (10.66:10.66:10.66, 10.58:10.58:10.58);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.70:5.70:5.70, 9.46:9.46:9.46);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (5.70:5.70:5.70, 9.46:9.46:9.46);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (9.57:9.57:9.57, 7.04:7.04:7.04);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (9.57:9.57:9.57, 7.04:7.04:7.04);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.70:5.70:5.70, 9.46:9.46:9.46);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (9.57:9.57:9.57, 7.04:7.04:7.04);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (5.70:5.70:5.70, 9.46:9.46:9.46);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (9.57:9.57:9.57, 7.04:7.04:7.04);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (9.25:9.25:9.25, 11.61:11.61:11.61);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (9.26:9.26:9.26, 11.61:11.61:11.61);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (12.31:12.31:12.31, 10.05:10.05:10.05);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (12.30:12.30:12.30, 10.05:10.05:10.05);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (6.82:6.82:6.82, 8.35:8.35:8.35);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (6.83:6.83:6.83, 8.35:8.35:8.35);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (6.83:6.83:6.83, 8.35:8.35:8.35);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (6.83:6.83:6.83, 8.35:8.35:8.35);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (6.83:6.83:6.83, 8.35:8.35:8.35);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (6.83:6.83:6.83, 8.35:8.35:8.35);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (6.83:6.83:6.83, 8.35:8.35:8.35);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (6.83:6.83:6.83, 8.35:8.35:8.35);
      if (A == 0 && C == 0) (B *> O) = (10.52:10.52:10.52, 11.06:11.06:11.06);
      if (A == 0 && C == 1) (B *> O) = (10.52:10.52:10.52, 11.06:11.06:11.06);
      if (A == 1 && C == 0) (B *> O) = (10.52:10.52:10.52, 11.06:11.06:11.06);
      if (A == 1 && C == 1) (B *> O) = (10.52:10.52:10.52, 11.06:11.06:11.06);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3P(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> O) = (13.22:13.22:13.22, 13.42:13.42:13.42);
      if (B == 0 && C == 1) (A *> O) = (13.22:13.22:13.22, 13.42:13.42:13.42);
      if (B == 1 && C == 0) (A *> O) = (13.22:13.22:13.22, 13.42:13.42:13.42);
      if (B == 1 && C == 1) (A *> O) = (13.22:13.22:13.22, 13.42:13.42:13.42);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (7.59:7.59:7.59, 12.34:12.34:12.34);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (7.59:7.59:7.59, 12.34:12.34:12.34);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (11.84:11.84:11.84, 9.39:9.39:9.39);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (11.84:11.84:11.84, 9.39:9.39:9.39);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (7.59:7.59:7.59, 12.35:12.35:12.35);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (11.85:11.85:11.85, 9.39:9.39:9.39);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (7.59:7.59:7.59, 12.35:12.35:12.35);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (11.85:11.85:11.85, 9.39:9.39:9.39);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (11.80:11.80:11.80, 14.39:14.39:14.39);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (11.80:11.80:11.80, 14.39:14.39:14.39);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (14.82:14.82:14.82, 12.90:12.90:12.90);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (14.82:14.82:14.82, 12.90:12.90:12.90);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (8.69:8.69:8.69, 10.95:10.95:10.95);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (8.69:8.69:8.69, 10.95:10.95:10.95);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (8.69:8.69:8.69, 10.95:10.95:10.95);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (8.69:8.69:8.69, 10.95:10.95:10.95);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (8.69:8.69:8.69, 10.95:10.95:10.95);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (8.69:8.69:8.69, 10.95:10.95:10.95);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (8.69:8.69:8.69, 10.95:10.95:10.95);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (8.69:8.69:8.69, 10.95:10.95:10.95);
      if (A == 0 && C == 0) (B *> O) = (13.07:13.07:13.07, 13.97:13.97:13.97);
      if (A == 0 && C == 1) (B *> O) = (13.07:13.07:13.07, 13.97:13.97:13.97);
      if (A == 1 && C == 0) (B *> O) = (13.07:13.07:13.07, 13.97:13.97:13.97);
      if (A == 1 && C == 1) (B *> O) = (13.07:13.07:13.07, 13.97:13.97:13.97);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3S(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> O) = (9.73:9.73:9.73, 10.72:10.72:10.72);
      if (B == 0 && C == 1) (A *> O) = (9.73:9.73:9.73, 10.72:10.72:10.72);
      if (B == 1 && C == 0) (A *> O) = (9.73:9.73:9.73, 10.72:10.72:10.72);
      if (B == 1 && C == 1) (A *> O) = (9.73:9.73:9.73, 10.72:10.72:10.72);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.28:5.28:5.28, 8.05:8.05:8.05);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (5.28:5.28:5.28, 8.05:8.05:8.05);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (8.87:8.87:8.87, 6.82:6.82:6.82);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (8.87:8.87:8.87, 6.82:6.82:6.82);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.28:5.28:5.28, 8.04:8.04:8.04);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (8.87:8.87:8.87, 6.82:6.82:6.82);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (5.28:5.28:5.28, 8.04:8.04:8.04);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (8.87:8.87:8.87, 6.82:6.82:6.82);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (8.53:8.53:8.53, 10.80:10.80:10.80);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (8.53:8.53:8.53, 10.80:10.80:10.80);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (11.52:11.52:11.52, 9.41:9.41:9.41);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (11.52:11.52:11.52, 9.41:9.41:9.41);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (6.27:6.27:6.27, 8.59:8.59:8.59);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (6.27:6.27:6.27, 8.59:8.59:8.59);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (6.27:6.27:6.27, 8.59:8.59:8.59);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (6.27:6.27:6.27, 8.59:8.59:8.59);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (6.27:6.27:6.27, 8.59:8.59:8.59);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (6.27:6.27:6.27, 8.59:8.59:8.59);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (6.27:6.27:6.27, 8.59:8.59:8.59);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (6.27:6.27:6.27, 8.59:8.59:8.59);
      if (A == 0 && C == 0) (B *> O) = (9.61:9.61:9.61, 10.87:10.87:10.87);
      if (A == 0 && C == 1) (B *> O) = (9.61:9.61:9.61, 10.87:10.87:10.87);
      if (A == 1 && C == 0) (B *> O) = (9.61:9.61:9.61, 10.87:10.87:10.87);
      if (A == 1 && C == 1) (B *> O) = (9.61:9.61:9.61, 10.87:10.87:10.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3T(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> O) = (16.15:16.15:16.15, 16.76:16.76:16.76);
      if (B == 0 && C == 1) (A *> O) = (16.15:16.15:16.15, 16.76:16.76:16.76);
      if (B == 1 && C == 0) (A *> O) = (16.15:16.15:16.15, 16.76:16.76:16.76);
      if (B == 1 && C == 1) (A *> O) = (16.15:16.15:16.15, 16.75:16.75:16.75);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (9.82:9.82:9.82, 15.67:15.67:15.67);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (9.82:9.82:9.82, 15.67:15.67:15.67);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (14.50:14.50:14.50, 12.20:12.20:12.20);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (14.50:14.50:14.50, 12.20:12.20:12.20);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (9.82:9.82:9.82, 15.73:15.73:15.73);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (14.52:14.52:14.52, 12.20:12.20:12.20);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (9.82:9.82:9.82, 15.73:15.73:15.73);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (14.52:14.52:14.52, 12.20:12.20:12.20);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (14.73:14.73:14.73, 17.67:17.67:17.67);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (14.72:14.72:14.72, 17.67:17.67:17.67);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (17.71:17.71:17.71, 16.25:16.25:16.25);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (17.71:17.71:17.71, 16.25:16.25:16.25);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (10.92:10.92:10.92, 13.91:13.91:13.91);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (10.92:10.92:10.92, 13.91:13.91:13.91);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (10.92:10.92:10.92, 13.91:13.91:13.91);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (10.92:10.92:10.92, 13.91:13.91:13.91);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (10.92:10.92:10.92, 13.91:13.91:13.91);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (10.92:10.92:10.92, 13.91:13.91:13.91);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (10.92:10.92:10.92, 13.91:13.91:13.91);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (10.92:10.92:10.92, 13.91:13.91:13.91);
      if (A == 0 && C == 0) (B *> O) = (15.97:15.97:15.97, 17.34:17.34:17.34);
      if (A == 0 && C == 1) (B *> O) = (15.97:15.97:15.97, 17.34:17.34:17.34);
      if (A == 1 && C == 0) (B *> O) = (15.97:15.97:15.97, 17.34:17.34:17.34);
      if (A == 1 && C == 1) (B *> O) = (15.97:15.97:15.97, 17.34:17.34:17.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (10.43:10.43:10.43, 10.40:10.40:10.40);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (10.43:10.43:10.43, 10.40:10.40:10.40);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (10.43:10.43:10.43, 10.40:10.40:10.40);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (10.43:10.43:10.43, 10.40:10.40:10.40);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (10.43:10.43:10.43, 10.40:10.40:10.40);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (10.43:10.43:10.43, 10.40:10.40:10.40);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (10.43:10.43:10.43, 10.40:10.40:10.40);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (10.43:10.43:10.43, 10.40:10.40:10.40);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (6.18:6.18:6.18, 8.22:8.22:8.22);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.18:6.18:6.18, 8.22:8.22:8.22);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (6.18:6.18:6.18, 8.22:8.22:8.22);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (6.18:6.18:6.18, 8.22:8.22:8.22);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (8.43:8.43:8.43, 7.41:7.41:7.41);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (8.43:8.43:8.43, 7.41:7.41:7.41);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.43:8.43:8.43, 7.41:7.41:7.41);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (8.43:8.43:8.43, 7.41:7.41:7.41);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (6.21:6.21:6.21, 8.21:8.21:8.21);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.21:6.21:6.21, 8.21:8.21:8.21);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.43:8.43:8.43, 7.39:7.39:7.39);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.43:8.43:8.43, 7.39:7.39:7.39);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (6.21:6.21:6.21, 8.21:8.21:8.21);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.21:6.21:6.21, 8.21:8.21:8.21);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.43:8.43:8.43, 7.39:7.39:7.39);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.43:8.43:8.43, 7.39:7.39:7.39);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (8.86:8.86:8.86, 11.38:11.38:11.38);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.88:8.88:8.88, 11.01:11.01:11.01);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (8.83:8.83:8.83, 11.70:11.70:11.70);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (8.85:8.85:8.85, 11.32:11.32:11.32);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (12.11:12.11:12.11, 9.82:9.82:9.82);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (11.71:11.71:11.71, 9.72:9.72:9.72);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (12.44:12.44:12.44, 9.86:9.86:9.86);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (12.02:12.02:12.02, 9.83:9.83:9.83);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (8.65:8.65:8.65, 11.35:11.35:11.35);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (11.94:11.94:11.94, 9.82:9.82:9.82);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.65:8.65:8.65, 11.02:11.02:11.02);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (11.56:11.56:11.56, 9.72:9.72:9.72);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (8.66:8.66:8.66, 11.65:11.65:11.65);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (12.24:12.24:12.24, 9.88:9.88:9.88);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.65:8.65:8.65, 11.29:11.29:11.29);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (11.84:11.84:11.84, 9.83:9.83:9.83);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (10.27:10.27:10.27, 10.42:10.42:10.42);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (10.27:10.27:10.27, 10.42:10.42:10.42);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (10.27:10.27:10.27, 10.42:10.42:10.42);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (10.27:10.27:10.27, 10.42:10.42:10.42);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (10.27:10.27:10.27, 10.42:10.42:10.42);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (10.27:10.27:10.27, 10.42:10.42:10.42);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (10.27:10.27:10.27, 10.42:10.42:10.42);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (10.27:10.27:10.27, 10.42:10.42:10.42);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (10.32:10.32:10.32, 10.59:10.59:10.59);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (10.32:10.32:10.32, 10.59:10.59:10.59);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (10.32:10.32:10.32, 10.59:10.59:10.59);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (10.32:10.32:10.32, 10.59:10.59:10.59);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (10.32:10.32:10.32, 10.59:10.59:10.59);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (10.32:10.32:10.32, 10.59:10.59:10.59);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (10.32:10.32:10.32, 10.59:10.59:10.59);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (10.32:10.32:10.32, 10.59:10.59:10.59);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (9.74:9.74:9.74, 10.15:10.15:10.15);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (9.74:9.74:9.74, 10.15:10.15:10.15);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (9.74:9.74:9.74, 10.15:10.15:10.15);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (9.74:9.74:9.74, 10.15:10.15:10.15);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (9.74:9.74:9.74, 10.15:10.15:10.15);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (9.74:9.74:9.74, 10.15:10.15:10.15);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (9.74:9.74:9.74, 10.15:10.15:10.15);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (9.74:9.74:9.74, 10.15:10.15:10.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4P(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (14.26:14.26:14.26, 13.65:13.65:13.65);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (14.26:14.26:14.26, 13.65:13.65:13.65);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (14.26:14.26:14.26, 13.65:13.65:13.65);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (14.26:14.26:14.26, 13.65:13.65:13.65);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (14.26:14.26:14.26, 13.65:13.65:13.65);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (14.26:14.26:14.26, 13.65:13.65:13.65);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (14.26:14.26:14.26, 13.65:13.65:13.65);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (14.26:14.26:14.26, 13.65:13.65:13.65);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (8.88:8.88:8.88, 11.09:11.09:11.09);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (8.88:8.88:8.88, 11.09:11.09:11.09);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.88:8.88:8.88, 11.09:11.09:11.09);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (8.88:8.88:8.88, 11.09:11.09:11.09);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (11.66:11.66:11.66, 9.73:9.73:9.73);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (11.66:11.66:11.66, 9.73:9.73:9.73);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (11.66:11.66:11.66, 9.73:9.73:9.73);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (11.66:11.66:11.66, 9.73:9.73:9.73);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (8.93:8.93:8.93, 11.05:11.05:11.05);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (8.93:8.93:8.93, 11.05:11.05:11.05);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (11.68:11.68:11.68, 9.68:9.68:9.68);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (11.67:11.67:11.67, 9.68:9.68:9.68);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (8.93:8.93:8.93, 11.05:11.05:11.05);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (8.93:8.93:8.93, 11.05:11.05:11.05);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (11.67:11.67:11.67, 9.68:9.68:9.68);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (11.67:11.67:11.67, 9.68:9.68:9.68);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (12.24:12.24:12.24, 14.67:14.67:14.67);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (12.25:12.25:12.25, 14.13:14.13:14.13);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (12.20:12.20:12.20, 15.09:15.09:15.09);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (12.23:12.23:12.23, 14.54:14.54:14.54);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (16.38:16.38:16.38, 12.63:12.63:12.63);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (15.71:15.71:15.71, 12.55:12.55:12.55);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (16.86:16.86:16.86, 12.64:12.64:12.64);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (16.18:16.18:16.18, 12.63:12.63:12.63);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (11.93:11.93:11.93, 14.61:14.61:14.61);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (16.12:16.12:16.12, 12.61:12.61:12.61);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (11.91:11.91:11.91, 14.11:14.11:14.11);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (15.48:15.48:15.48, 12.51:12.51:12.51);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (11.94:11.94:11.94, 14.98:14.98:14.98);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (16.57:16.57:16.57, 12.65:12.65:12.65);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (11.93:11.93:11.93, 14.48:14.48:14.48);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (15.92:15.92:15.92, 12.60:12.60:12.60);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (13.97:13.97:13.97, 13.60:13.60:13.60);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (13.97:13.97:13.97, 13.60:13.60:13.60);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (13.97:13.97:13.97, 13.60:13.60:13.60);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (13.97:13.97:13.97, 13.60:13.60:13.60);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (13.97:13.97:13.97, 13.60:13.60:13.60);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (13.97:13.97:13.97, 13.60:13.60:13.60);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (13.97:13.97:13.97, 13.60:13.60:13.60);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (13.97:13.97:13.97, 13.60:13.60:13.60);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (14.09:14.09:14.09, 13.82:13.82:13.82);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (14.09:14.09:14.09, 13.82:13.82:13.82);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (14.09:14.09:14.09, 13.82:13.82:13.82);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (14.09:14.09:14.09, 13.82:13.82:13.82);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (14.09:14.09:14.09, 13.82:13.82:13.82);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (14.09:14.09:14.09, 13.82:13.82:13.82);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (14.09:14.09:14.09, 13.82:13.82:13.82);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (14.09:14.09:14.09, 13.82:13.82:13.82);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (13.53:13.53:13.53, 13.49:13.49:13.49);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (13.53:13.53:13.53, 13.49:13.49:13.49);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (13.53:13.53:13.53, 13.50:13.50:13.50);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (13.53:13.53:13.53, 13.49:13.49:13.49);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (13.54:13.54:13.54, 13.49:13.49:13.49);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (13.54:13.54:13.54, 13.49:13.49:13.49);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (13.53:13.53:13.53, 13.49:13.49:13.49);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (13.53:13.53:13.53, 13.49:13.49:13.49);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4S(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (10.05:10.05:10.05, 10.03:10.03:10.03);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (10.05:10.05:10.05, 10.03:10.03:10.03);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (10.05:10.05:10.05, 10.03:10.03:10.03);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (10.05:10.05:10.05, 10.03:10.03:10.03);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (10.05:10.05:10.05, 10.03:10.03:10.03);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (10.05:10.05:10.05, 10.03:10.03:10.03);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (10.05:10.05:10.05, 10.03:10.03:10.03);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (10.05:10.05:10.05, 10.03:10.03:10.03);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (5.33:5.33:5.33, 6.68:6.68:6.68);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.33:5.33:5.33, 6.68:6.68:6.68);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (5.33:5.33:5.33, 6.68:6.68:6.68);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (5.33:5.33:5.33, 6.68:6.68:6.68);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (7.52:7.52:7.52, 6.14:6.14:6.14);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (7.52:7.52:7.52, 6.14:6.14:6.14);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (7.52:7.52:7.52, 6.14:6.14:6.14);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (7.52:7.52:7.52, 6.14:6.14:6.14);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (5.35:5.35:5.35, 6.68:6.68:6.68);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.35:5.35:5.35, 6.68:6.68:6.68);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (7.52:7.52:7.52, 6.14:6.14:6.14);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (7.52:7.52:7.52, 6.14:6.14:6.14);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (5.35:5.35:5.35, 6.68:6.68:6.68);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.35:5.35:5.35, 6.68:6.68:6.68);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (7.52:7.52:7.52, 6.14:6.14:6.14);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (7.53:7.53:7.53, 6.14:6.14:6.14);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (8.23:8.23:8.23, 10.16:10.16:10.16);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.25:8.25:8.25, 9.87:9.87:9.87);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (8.22:8.22:8.22, 10.44:10.44:10.44);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (8.23:8.23:8.23, 10.13:10.13:10.13);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (11.15:11.15:11.15, 8.80:8.80:8.80);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (10.85:10.85:10.85, 8.71:8.71:8.71);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (11.40:11.40:11.40, 8.84:8.84:8.84);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (11.08:11.08:11.08, 8.81:8.81:8.81);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (8.05:8.05:8.05, 10.08:10.08:10.08);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (10.97:10.97:10.97, 8.79:8.79:8.79);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.04:8.04:8.04, 9.82:9.82:9.82);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (10.69:10.69:10.69, 8.71:8.71:8.71);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (8.05:8.05:8.05, 10.34:10.34:10.34);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (11.20:11.20:11.20, 8.84:8.84:8.84);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.05:8.05:8.05, 10.05:10.05:10.05);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (10.90:10.90:10.90, 8.81:8.81:8.81);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (9.89:9.89:9.89, 9.99:9.99:9.99);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (9.89:9.89:9.89, 9.99:9.99:9.99);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (9.89:9.89:9.89, 9.99:9.99:9.99);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (9.89:9.89:9.89, 9.99:9.99:9.99);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (9.88:9.88:9.88, 9.99:9.99:9.99);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (9.89:9.89:9.89, 9.99:9.99:9.99);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (9.88:9.88:9.88, 9.99:9.99:9.99);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (9.89:9.89:9.89, 9.98:9.98:9.98);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (9.98:9.98:9.98, 10.18:10.18:10.18);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (9.98:9.98:9.98, 10.18:10.18:10.18);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (9.98:9.98:9.98, 10.18:10.18:10.18);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (9.98:9.98:9.98, 10.18:10.18:10.18);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (9.98:9.98:9.98, 10.18:10.18:10.18);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (9.98:9.98:9.98, 10.18:10.18:10.18);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (9.98:9.98:9.98, 10.18:10.18:10.18);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (9.98:9.98:9.98, 10.18:10.18:10.18);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (9.28:9.28:9.28, 9.51:9.51:9.51);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (9.28:9.28:9.28, 9.51:9.51:9.51);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (9.28:9.28:9.28, 9.51:9.51:9.51);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (9.29:9.29:9.29, 9.51:9.51:9.51);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (9.29:9.29:9.29, 9.51:9.51:9.51);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (9.28:9.28:9.28, 9.51:9.51:9.51);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (9.28:9.28:9.28, 9.51:9.51:9.51);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (9.28:9.28:9.28, 9.51:9.51:9.51);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4T(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (17.32:17.32:17.32, 16.97:16.97:16.97);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (17.32:17.32:17.32, 16.97:16.97:16.97);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (17.32:17.32:17.32, 16.97:16.97:16.97);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (17.32:17.32:17.32, 16.97:16.97:16.97);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (17.32:17.32:17.32, 16.97:16.97:16.97);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (17.32:17.32:17.32, 16.97:16.97:16.97);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (17.32:17.32:17.32, 16.97:16.97:16.97);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (17.32:17.32:17.32, 16.97:16.97:16.97);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (11.96:11.96:11.96, 14.50:14.50:14.50);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (11.96:11.96:11.96, 14.50:14.50:14.50);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (11.96:11.96:11.96, 14.50:14.50:14.50);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (11.96:11.96:11.96, 14.51:14.51:14.51);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (14.49:14.49:14.49, 13.06:13.06:13.06);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (14.48:14.48:14.48, 13.06:13.06:13.06);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (14.48:14.48:14.48, 13.06:13.06:13.06);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (14.49:14.49:14.49, 13.06:13.06:13.06);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (12.01:12.01:12.01, 14.45:14.45:14.45);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (12.01:12.01:12.01, 14.45:14.45:14.45);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (14.50:14.50:14.50, 13.01:13.01:13.01);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (14.50:14.50:14.50, 13.01:13.01:13.01);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (12.01:12.01:12.01, 14.45:14.45:14.45);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (12.01:12.01:12.01, 14.45:14.45:14.45);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (14.50:14.50:14.50, 13.01:13.01:13.01);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (14.50:14.50:14.50, 13.01:13.01:13.01);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (15.30:15.30:15.30, 17.97:17.97:17.97);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (15.31:15.31:15.31, 17.43:17.43:17.43);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (15.27:15.27:15.27, 18.39:18.39:18.39);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (15.30:15.30:15.30, 17.85:17.85:17.85);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (19.40:19.40:19.40, 15.93:15.93:15.93);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (18.73:18.73:18.73, 15.85:15.85:15.85);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (19.89:19.89:19.89, 15.94:15.94:15.94);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (19.21:19.21:19.21, 15.92:15.92:15.92);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (15.01:15.01:15.01, 17.93:17.93:17.93);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (19.15:19.15:19.15, 15.91:15.91:15.91);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (14.99:14.99:14.99, 17.43:17.43:17.43);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (18.51:18.51:18.51, 15.82:15.82:15.82);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (15.02:15.02:15.02, 18.32:18.32:18.32);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (19.60:19.60:19.60, 15.96:15.96:15.96);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (15.01:15.01:15.01, 17.81:17.81:17.81);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (18.95:18.95:18.95, 15.91:15.91:15.91);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (17.04:17.04:17.04, 16.94:16.94:16.94);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (17.04:17.04:17.04, 16.94:16.94:16.94);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (17.04:17.04:17.04, 16.94:16.94:16.94);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (17.04:17.04:17.04, 16.94:16.94:16.94);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (17.04:17.04:17.04, 16.94:16.94:16.94);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (17.04:17.04:17.04, 16.94:16.94:16.94);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (17.04:17.04:17.04, 16.94:16.94:16.94);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (17.04:17.04:17.04, 16.94:16.94:16.94);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (17.14:17.14:17.14, 17.14:17.14:17.14);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (17.14:17.14:17.14, 17.14:17.14:17.14);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (17.14:17.14:17.14, 17.14:17.14:17.14);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (17.14:17.14:17.14, 17.14:17.14:17.14);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (17.14:17.14:17.14, 17.14:17.14:17.14);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (17.14:17.14:17.14, 17.14:17.14:17.14);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (17.14:17.14:17.14, 17.14:17.14:17.14);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (17.14:17.14:17.14, 17.14:17.14:17.14);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (16.60:16.60:16.60, 16.83:16.83:16.83);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (16.60:16.60:16.60, 16.83:16.83:16.83);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (16.60:16.60:16.60, 16.83:16.83:16.83);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (16.60:16.60:16.60, 16.83:16.83:16.83);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (16.60:16.60:16.60, 16.83:16.83:16.83);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (16.60:16.60:16.60, 16.83:16.83:16.83);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (16.60:16.60:16.60, 16.83:16.83:16.83);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (16.60:16.60:16.60, 16.83:16.83:16.83);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB2(O, S, A, B, EB);
   reg flag; // Notifier flag
   input A, B, S, EB;
   output O;

//Function Block
`protect
   mux2_udp g1(o1, A, B, S);
   not g2(eb1, EB);
   and g3(O, o1, eb1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (7.54:7.54:7.54, 8.91:8.91:8.91);
      if (B == 1) (A *> O) = (7.54:7.54:7.54, 8.91:8.91:8.91);
      if (A == 0 && B == 1) (S *> O) = (6.19:6.19:6.19, 9.16:9.16:9.16);
      if (A == 1 && B == 0) (S *> O) = (9.27:9.27:9.27, 7.73:7.73:7.73);
      if (S == 0 && A == 1 && B == 0) (EB *> O) = (3.79:3.79:3.79, 1.99:1.99:1.99);
      if (S == 0 && A == 1 && B == 1) (EB *> O) = (3.79:3.79:3.79, 1.99:1.99:1.99);
      if (S == 1 && A == 0 && B == 1) (EB *> O) = (3.79:3.79:3.79, 1.99:1.99:1.99);
      if (S == 1 && A == 1 && B == 1) (EB *> O) = (3.79:3.79:3.79, 1.99:1.99:1.99);
      if (A == 0) (B *> O) = (7.37:7.37:7.37, 8.99:8.99:8.99);
      if (A == 1) (B *> O) = (7.37:7.37:7.37, 8.99:8.99:8.99);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB2P(O, S, A, B, EB);
   reg flag; // Notifier flag
   input A, B, S, EB;
   output O;

//Function Block
`protect
   mux2_udp g1(o1, A, B, S);
   not g2(eb1, EB);
   and g3(O, o1, eb1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (9.00:9.00:9.00, 11.54:11.54:11.54);
      if (B == 1) (A *> O) = (9.00:9.00:9.00, 11.54:11.54:11.54);
      if (A == 0 && B == 1) (S *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A == 1 && B == 0) (S *> O) = (10.65:10.65:10.65, 10.10:10.10:10.10);
      if (S == 0 && A == 1 && B == 0) (EB *> O) = (3.57:3.57:3.57, 1.79:1.79:1.79);
      if (S == 0 && A == 1 && B == 1) (EB *> O) = (3.56:3.56:3.56, 1.79:1.79:1.79);
      if (S == 1 && A == 0 && B == 1) (EB *> O) = (3.56:3.56:3.56, 1.79:1.79:1.79);
      if (S == 1 && A == 1 && B == 1) (EB *> O) = (3.57:3.57:3.57, 1.79:1.79:1.79);
      if (A == 0) (B *> O) = (8.80:8.80:8.80, 11.59:11.59:11.59);
      if (A == 1) (B *> O) = (8.80:8.80:8.80, 11.59:11.59:11.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB2S(O, S, A, B, EB);
   reg flag; // Notifier flag
   input A, B, S, EB;
   output O;

//Function Block
`protect
   mux2_udp g1(o1, A, B, S);
   not g2(eb1, EB);
   and g3(O, o1, eb1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (7.36:7.36:7.36, 9.27:9.27:9.27);
      if (B == 1) (A *> O) = (7.36:7.36:7.36, 9.27:9.27:9.27);
      if (A == 0 && B == 1) (S *> O) = (6.15:6.15:6.15, 8.85:8.85:8.85);
      if (A == 1 && B == 0) (S *> O) = (9.22:9.22:9.22, 7.70:7.70:7.70);
      if (S == 0 && A == 1 && B == 0) (EB *> O) = (4.11:4.11:4.11, 2.04:2.04:2.04);
      if (S == 0 && A == 1 && B == 1) (EB *> O) = (4.11:4.11:4.11, 2.04:2.04:2.04);
      if (S == 1 && A == 0 && B == 1) (EB *> O) = (4.11:4.11:4.11, 2.04:2.04:2.04);
      if (S == 1 && A == 1 && B == 1) (EB *> O) = (4.11:4.11:4.11, 2.04:2.04:2.04);
      if (A == 0) (B *> O) = (7.23:7.23:7.23, 9.34:9.34:9.34);
      if (A == 1) (B *> O) = (7.23:7.23:7.23, 9.34:9.34:9.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB2T(O, S, A, B, EB);
   reg flag; // Notifier flag
   input A, B, S, EB;
   output O;

//Function Block
`protect
   mux2_udp g1(o1, A, B, S);
   not g2(eb1, EB);
   and g3(O, o1, eb1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> O) = (10.57:10.57:10.57, 14.13:14.13:14.13);
      if (B == 1) (A *> O) = (10.57:10.57:10.57, 14.12:14.12:14.12);
      if (A == 0 && B == 1) (S *> O) = (9.22:9.22:9.22, 14.04:14.04:14.04);
      if (A == 1 && B == 0) (S *> O) = (12.12:12.12:12.12, 12.52:12.52:12.52);
      if (S == 0 && A == 1 && B == 0) (EB *> O) = (3.41:3.41:3.41, 1.65:1.65:1.65);
      if (S == 0 && A == 1 && B == 1) (EB *> O) = (3.41:3.41:3.41, 1.65:1.65:1.65);
      if (S == 1 && A == 0 && B == 1) (EB *> O) = (3.41:3.41:3.41, 1.65:1.65:1.65);
      if (S == 1 && A == 1 && B == 1) (EB *> O) = (3.41:3.41:3.41, 1.65:1.65:1.65);
      if (A == 0) (B *> O) = (10.38:10.38:10.38, 14.20:14.20:14.20);
      if (A == 1) (B *> O) = (10.38:10.38:10.38, 14.20:14.20:14.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB4(O, S0, S1, A, B, C, D, EB);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D, EB;

//Function Block
`protect
   mux4_udp g1(o1, A, B, C, D, S0, S1);
   not g2(e, EB);
   and g3(O, e, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (11.80:11.80:11.80, 12.68:12.68:12.68);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (11.80:11.80:11.80, 12.69:12.69:12.69);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (11.80:11.80:11.80, 12.69:12.69:12.69);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (11.80:11.80:11.80, 12.68:12.68:12.68);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (11.80:11.80:11.80, 12.68:12.68:12.68);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (11.80:11.80:11.80, 12.68:12.68:12.68);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (11.80:11.80:11.80, 12.68:12.68:12.68);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (11.80:11.80:11.80, 12.68:12.68:12.68);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (6.91:6.91:6.91, 9.64:9.64:9.64);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.91:6.91:6.91, 9.64:9.64:9.64);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (6.91:6.91:6.91, 9.64:9.64:9.64);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (6.91:6.91:6.91, 9.64:9.64:9.64);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (9.79:9.79:9.79, 8.42:8.42:8.42);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (9.78:9.78:9.78, 8.42:8.42:8.42);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.78:9.78:9.78, 8.42:8.42:8.42);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (9.78:9.78:9.78, 8.42:8.42:8.42);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (6.93:6.93:6.93, 9.63:9.63:9.63);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.93:6.93:6.93, 9.63:9.63:9.63);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.79:9.79:9.79, 8.39:8.39:8.39);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (9.79:9.79:9.79, 8.39:8.39:8.39);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (6.93:6.93:6.93, 9.63:9.63:9.63);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.93:6.93:6.93, 9.63:9.63:9.63);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.79:9.79:9.79, 8.39:8.39:8.39);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (9.79:9.79:9.79, 8.39:8.39:8.39);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (9.94:9.94:9.94, 13.46:13.46:13.46);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.96:9.96:9.96, 13.00:13.00:13.00);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (9.92:9.92:9.92, 13.87:13.87:13.87);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (9.93:9.93:9.93, 13.39:13.39:13.39);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (13.93:13.93:13.93, 11.30:11.30:11.30);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (13.41:13.41:13.41, 11.22:11.22:11.22);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (14.33:14.33:14.33, 11.33:11.33:11.33);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (13.80:13.80:13.80, 11.31:11.31:11.31);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (9.67:9.67:9.67, 13.38:13.38:13.38);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (13.70:13.70:13.70, 11.27:11.27:11.27);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.66:9.66:9.66, 12.95:12.95:12.95);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (13.21:13.21:13.21, 11.18:11.18:11.18);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (9.67:9.67:9.67, 13.75:13.75:13.75);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (14.07:14.07:14.07, 11.31:11.31:11.31);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.67:9.67:9.67, 13.31:13.31:13.31);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (13.57:13.57:13.57, 11.28:11.28:11.28);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.85:3.85:3.85, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.86:3.86:3.86, 2.02:2.02:2.02);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (11.55:11.55:11.55, 12.61:12.61:12.61);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (11.55:11.55:11.55, 12.61:12.61:12.61);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (11.55:11.55:11.55, 12.61:12.61:12.61);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (11.55:11.55:11.55, 12.61:12.61:12.61);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (11.55:11.55:11.55, 12.61:12.61:12.61);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (11.55:11.55:11.55, 12.61:12.61:12.61);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (11.55:11.55:11.55, 12.61:12.61:12.61);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (11.55:11.55:11.55, 12.61:12.61:12.61);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (11.67:11.67:11.67, 12.86:12.86:12.86);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (11.67:11.67:11.67, 12.86:12.86:12.86);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (11.67:11.67:11.67, 12.86:12.86:12.86);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (11.67:11.67:11.67, 12.86:12.86:12.86);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (11.67:11.67:11.67, 12.86:12.86:12.86);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (11.67:11.67:11.67, 12.86:12.86:12.86);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (11.67:11.67:11.67, 12.86:12.86:12.86);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (11.67:11.67:11.67, 12.86:12.86:12.86);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (11.15:11.15:11.15, 12.45:12.45:12.45);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (11.15:11.15:11.15, 12.45:12.45:12.45);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (11.15:11.15:11.15, 12.45:12.45:12.45);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (11.15:11.15:11.15, 12.45:12.45:12.45);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (11.15:11.15:11.15, 12.45:12.45:12.45);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (11.15:11.15:11.15, 12.45:12.45:12.45);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (11.15:11.15:11.15, 12.45:12.45:12.45);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (11.15:11.15:11.15, 12.45:12.45:12.45);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB4P(O, S0, S1, A, B, C, D, EB);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D, EB;

//Function Block
`protect
   mux4_udp g1(o1, A, B, C, D, S0, S1);
   not g2(e, EB);
   and g3(O, e, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (13.77:13.77:13.77, 15.56:15.56:15.56);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (13.77:13.77:13.77, 15.56:15.56:15.56);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (13.77:13.77:13.77, 15.56:15.56:15.56);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (13.77:13.77:13.77, 15.56:15.56:15.56);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (13.77:13.77:13.77, 15.56:15.56:15.56);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (13.77:13.77:13.77, 15.56:15.56:15.56);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (13.77:13.77:13.77, 15.56:15.56:15.56);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (13.77:13.77:13.77, 15.56:15.56:15.56);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (8.83:8.83:8.83, 12.48:12.48:12.48);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (8.83:8.83:8.83, 12.48:12.48:12.48);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.83:8.83:8.83, 12.48:12.48:12.48);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (8.83:8.83:8.83, 12.48:12.48:12.48);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (11.41:11.41:11.41, 11.18:11.18:11.18);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (11.41:11.41:11.41, 11.18:11.18:11.18);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (11.41:11.41:11.41, 11.18:11.18:11.18);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (11.41:11.41:11.41, 11.18:11.18:11.18);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (8.87:8.87:8.87, 12.44:12.44:12.44);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (8.87:8.87:8.87, 12.44:12.44:12.44);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (11.43:11.43:11.43, 11.13:11.13:11.13);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (11.43:11.43:11.43, 11.13:11.13:11.13);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (8.87:8.87:8.87, 12.44:12.44:12.44);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (8.87:8.87:8.87, 12.44:12.44:12.44);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (11.42:11.42:11.42, 11.13:11.13:11.13);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (11.42:11.42:11.42, 11.13:11.13:11.13);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (11.90:11.90:11.90, 16.28:16.28:16.28);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (11.92:11.92:11.92, 15.81:15.81:15.81);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (11.87:11.87:11.87, 16.70:16.70:16.70);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (11.89:11.89:11.89, 16.21:16.21:16.21);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (15.88:15.88:15.88, 14.11:14.11:14.11);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (15.36:15.36:15.36, 14.04:14.04:14.04);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (16.31:16.31:16.31, 14.13:14.13:14.13);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (15.76:15.76:15.76, 14.12:14.12:14.12);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (11.63:11.63:11.63, 16.22:16.22:16.22);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (15.65:15.65:15.65, 14.09:14.09:14.09);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (11.62:11.62:11.62, 15.78:15.78:15.78);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (15.15:15.15:15.15, 14.01:14.01:14.01);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (11.63:11.63:11.63, 16.62:16.62:16.62);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (16.05:16.05:16.05, 14.13:14.13:14.13);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (11.63:11.63:11.63, 16.16:16.16:16.16);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (15.52:15.52:15.52, 14.10:14.10:14.10);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.60:3.60:3.60, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.61:3.61:3.61, 1.81:1.81:1.81);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (13.51:13.51:13.51, 15.51:15.51:15.51);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (13.51:13.51:13.51, 15.51:15.51:15.51);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (13.51:13.51:13.51, 15.51:15.51:15.51);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (13.51:13.51:13.51, 15.50:15.50:15.50);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (13.51:13.51:13.51, 15.50:15.50:15.50);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (13.51:13.51:13.51, 15.50:15.50:15.50);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (13.51:13.51:13.51, 15.50:15.50:15.50);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (13.51:13.51:13.51, 15.50:15.50:15.50);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (13.62:13.62:13.62, 15.73:15.73:15.73);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (13.62:13.62:13.62, 15.73:15.73:15.73);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (13.62:13.62:13.62, 15.73:15.73:15.73);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (13.62:13.62:13.62, 15.73:15.73:15.73);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (13.62:13.62:13.62, 15.73:15.73:15.73);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (13.62:13.62:13.62, 15.73:15.73:15.73);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (13.62:13.62:13.62, 15.73:15.73:15.73);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (13.62:13.62:13.62, 15.73:15.73:15.73);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (13.10:13.10:13.10, 15.34:15.34:15.34);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (13.10:13.10:13.10, 15.34:15.34:15.34);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (13.10:13.10:13.10, 15.34:15.34:15.34);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (13.10:13.10:13.10, 15.34:15.34:15.34);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (13.10:13.10:13.10, 15.34:15.34:15.34);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (13.10:13.10:13.10, 15.34:15.34:15.34);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (13.10:13.10:13.10, 15.34:15.34:15.34);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (13.10:13.10:13.10, 15.34:15.34:15.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB4S(O, S0, S1, A, B, C, D, EB);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D, EB;

//Function Block
`protect
   mux4_udp g1(o1, A, B, C, D, S0, S1);
   not g2(e, EB);
   and g3(O, e, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (11.63:11.63:11.63, 11.76:11.76:11.76);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (11.63:11.63:11.63, 11.76:11.76:11.76);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (11.62:11.62:11.62, 11.76:11.76:11.76);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (11.62:11.62:11.62, 11.76:11.76:11.76);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (11.63:11.63:11.63, 11.76:11.76:11.76);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (11.63:11.63:11.63, 11.76:11.76:11.76);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (11.62:11.62:11.62, 11.76:11.76:11.76);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (11.62:11.62:11.62, 11.76:11.76:11.76);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (6.75:6.75:6.75, 8.79:8.79:8.79);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.75:6.75:6.75, 8.78:8.78:8.78);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (6.75:6.75:6.75, 8.78:8.78:8.78);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (6.75:6.75:6.75, 8.78:8.78:8.78);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (9.70:9.70:9.70, 7.59:7.59:7.59);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (9.70:9.70:9.70, 7.59:7.59:7.59);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.70:9.70:9.70, 7.59:7.59:7.59);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (9.70:9.70:9.70, 7.59:7.59:7.59);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (6.77:6.77:6.77, 8.78:8.78:8.78);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.77:6.77:6.77, 8.78:8.78:8.78);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.71:9.71:9.71, 7.56:7.56:7.56);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (9.71:9.71:9.71, 7.56:7.56:7.56);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (6.77:6.77:6.77, 8.78:8.78:8.78);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.77:6.77:6.77, 8.78:8.78:8.78);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.71:9.71:9.71, 7.56:7.56:7.56);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (9.71:9.71:9.71, 7.56:7.56:7.56);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (9.76:9.76:9.76, 12.54:12.54:12.54);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.78:9.78:9.78, 12.09:12.09:12.09);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (9.74:9.74:9.74, 12.93:12.93:12.93);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (9.76:9.76:9.76, 12.47:12.47:12.47);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (13.75:13.75:13.75, 10.40:10.40:10.40);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (13.24:13.24:13.24, 10.32:10.32:10.32);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (14.15:14.15:14.15, 10.43:10.43:10.43);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (13.62:13.62:13.62, 10.41:10.41:10.41);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (9.50:9.50:9.50, 12.46:12.46:12.46);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (13.54:13.54:13.54, 10.37:10.37:10.37);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.50:9.50:9.50, 12.05:12.05:12.05);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (13.05:13.05:13.05, 10.28:10.28:10.28);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (9.51:9.51:9.51, 12.81:12.81:12.81);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (13.91:13.91:13.91, 10.42:10.42:10.42);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.50:9.50:9.50, 12.39:12.39:12.39);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (13.41:13.41:13.41, 10.38:10.38:10.38);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (4.17:4.17:4.17, 2.05:2.05:2.05);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (11.39:11.39:11.39, 11.69:11.69:11.69);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (11.39:11.39:11.39, 11.69:11.69:11.69);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (11.39:11.39:11.39, 11.69:11.69:11.69);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (11.39:11.39:11.39, 11.69:11.69:11.69);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (11.39:11.39:11.39, 11.69:11.69:11.69);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (11.39:11.39:11.39, 11.69:11.69:11.69);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (11.39:11.39:11.39, 11.69:11.69:11.69);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (11.39:11.39:11.39, 11.69:11.69:11.69);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (11.50:11.50:11.50, 11.92:11.92:11.92);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (11.50:11.50:11.50, 11.92:11.92:11.92);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (11.50:11.50:11.50, 11.92:11.92:11.92);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (11.50:11.50:11.50, 11.92:11.92:11.92);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (11.50:11.50:11.50, 11.92:11.92:11.92);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (11.50:11.50:11.50, 11.92:11.92:11.92);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (11.50:11.50:11.50, 11.92:11.92:11.92);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (11.50:11.50:11.50, 11.92:11.92:11.92);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (10.99:10.99:10.99, 11.53:11.53:11.53);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (10.99:10.99:10.99, 11.53:11.53:11.53);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (10.99:10.99:10.99, 11.53:11.53:11.53);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (10.99:10.99:10.99, 11.53:11.53:11.53);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (10.99:10.99:10.99, 11.53:11.53:11.53);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (10.99:10.99:10.99, 11.53:11.53:11.53);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (11.00:11.00:11.00, 11.53:11.53:11.53);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (10.99:10.99:10.99, 11.53:11.53:11.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB4T(O, S0, S1, A, B, C, D, EB);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D, EB;

//Function Block
`protect
   mux4_udp g1(o1, A, B, C, D, S0, S1);
   not g2(e, EB);
   and g3(O, e, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0 && D == 0) (A *> O) = (15.80:15.80:15.80, 18.38:18.38:18.38);
      if (B == 0 && C == 0 && D == 1) (A *> O) = (15.80:15.80:15.80, 18.38:18.38:18.38);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (15.80:15.80:15.80, 18.38:18.38:18.38);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (15.80:15.80:15.80, 18.38:18.38:18.38);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (15.80:15.80:15.80, 18.38:18.38:18.38);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (15.80:15.80:15.80, 18.38:18.38:18.38);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (15.80:15.80:15.80, 18.38:18.38:18.38);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (15.80:15.80:15.80, 18.38:18.38:18.38);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (10.87:10.87:10.87, 15.42:15.42:15.42);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (10.87:10.87:10.87, 15.42:15.42:15.42);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (10.87:10.87:10.87, 15.42:15.42:15.42);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (10.87:10.87:10.87, 15.42:15.42:15.42);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (13.30:13.30:13.30, 14.00:14.00:14.00);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (13.30:13.30:13.30, 14.00:14.00:14.00);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (13.30:13.30:13.30, 14.00:14.00:14.00);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (13.30:13.30:13.30, 14.00:14.00:14.00);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (10.91:10.91:10.91, 15.36:15.36:15.36);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (10.91:10.91:10.91, 15.36:15.36:15.36);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (13.32:13.32:13.32, 13.95:13.95:13.95);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (13.32:13.32:13.32, 13.95:13.95:13.95);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (10.91:10.91:10.91, 15.36:15.36:15.36);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (10.91:10.91:10.91, 15.36:15.36:15.36);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (13.32:13.32:13.32, 13.95:13.95:13.95);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (13.32:13.32:13.32, 13.95:13.95:13.95);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (13.93:13.93:13.93, 19.06:19.06:19.06);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (13.95:13.95:13.95, 18.59:18.59:18.59);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (13.90:13.90:13.90, 19.47:19.47:19.47);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (13.93:13.93:13.93, 18.99:18.99:18.99);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (17.90:17.90:17.90, 16.90:16.90:16.90);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (17.37:17.37:17.37, 16.83:16.83:16.83);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (18.33:18.33:18.33, 16.92:16.92:16.92);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (17.78:17.78:17.78, 16.91:16.91:16.91);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (13.66:13.66:13.66, 19.00:19.00:19.00);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (17.65:17.65:17.65, 16.87:16.87:16.87);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (13.64:13.64:13.64, 18.56:18.56:18.56);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (17.15:17.15:17.15, 16.80:16.80:16.80);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (13.66:13.66:13.66, 19.40:19.40:19.40);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (18.06:18.06:18.06, 16.92:16.92:16.92);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (13.66:13.66:13.66, 18.94:18.94:18.94);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (17.54:17.54:17.54, 16.88:16.88:16.88);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.39:3.39:3.39, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.40:3.40:3.40, 1.64:1.64:1.64);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (15.54:15.54:15.54, 18.33:18.33:18.33);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (15.54:15.54:15.54, 18.33:18.33:18.33);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (15.54:15.54:15.54, 18.33:18.33:18.33);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (15.54:15.54:15.54, 18.33:18.33:18.33);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (15.54:15.54:15.54, 18.33:18.33:18.33);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (15.54:15.54:15.54, 18.33:18.33:18.33);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (15.54:15.54:15.54, 18.33:18.33:18.33);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (15.54:15.54:15.54, 18.33:18.33:18.33);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (15.65:15.65:15.65, 18.55:18.55:18.55);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (15.65:15.65:15.65, 18.55:18.55:18.55);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (15.65:15.65:15.65, 18.55:18.55:18.55);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (15.65:15.65:15.65, 18.55:18.55:18.55);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (15.65:15.65:15.65, 18.55:18.55:18.55);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (15.65:15.65:15.65, 18.55:18.55:18.55);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (15.65:15.65:15.65, 18.55:18.55:18.55);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (15.65:15.65:15.65, 18.55:18.55:18.55);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (15.12:15.12:15.12, 18.16:18.16:18.16);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (15.12:15.12:15.12, 18.16:18.16:18.16);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (15.12:15.12:15.12, 18.16:18.16:18.16);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (15.12:15.12:15.12, 18.16:18.16:18.16);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (15.12:15.12:15.12, 18.16:18.16:18.16);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (15.12:15.12:15.12, 18.16:18.16:18.16);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (15.12:15.12:15.12, 18.16:18.16:18.16);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (15.12:15.12:15.12, 18.16:18.16:18.16);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2H(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> OB) = (3.63:3.63:3.63, 2.74:2.74:2.74);
      if (B == 1) (A *> OB) = (3.63:3.63:3.63, 2.74:2.74:2.74);
      if (A == 0 && B == 1) (S *> OB) = (2.90:2.90:2.90, 1.55:1.55:1.55);
      if (A == 1 && B == 0) (S *> OB) = (3.53:3.53:3.53, 4.99:4.99:4.99);
      if (A == 0) (B *> OB) = (3.88:3.88:3.88, 2.59:2.59:2.59);
      if (A == 1) (B *> OB) = (3.88:3.88:3.88, 2.59:2.59:2.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2HF(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> OB) = (3.39:3.39:3.39, 2.60:2.60:2.60);
      if (B == 1) (A *> OB) = (3.39:3.39:3.39, 2.60:2.60:2.60);
      if (A == 0 && B == 1) (S *> OB) = (2.54:2.54:2.54, 1.40:1.40:1.40);
      if (A == 1 && B == 0) (S *> OB) = (3.30:3.30:3.30, 4.70:4.70:4.70);
      if (A == 0) (B *> OB) = (3.62:3.62:3.62, 2.43:2.43:2.43);
      if (A == 1) (B *> OB) = (3.62:3.62:3.62, 2.43:2.43:2.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2HP(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> OB) = (3.44:3.44:3.44, 2.63:2.63:2.63);
      if (B == 1) (A *> OB) = (3.44:3.44:3.44, 2.63:2.63:2.63);
      if (A == 0 && B == 1) (S *> OB) = (2.61:2.61:2.61, 1.42:1.42:1.42);
      if (A == 1 && B == 0) (S *> OB) = (3.33:3.33:3.33, 4.74:4.74:4.74);
      if (A == 0) (B *> OB) = (3.67:3.67:3.67, 2.47:2.47:2.47);
      if (A == 1) (B *> OB) = (3.67:3.67:3.67, 2.47:2.47:2.47);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2HS(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> OB) = (4.06:4.06:4.06, 2.95:2.95:2.95);
      if (B == 1) (A *> OB) = (4.06:4.06:4.06, 2.95:2.95:2.95);
      if (A == 0 && B == 1) (S *> OB) = (2.85:2.85:2.85, 1.55:1.55:1.55);
      if (A == 1 && B == 0) (S *> OB) = (3.42:3.42:3.42, 4.53:4.53:4.53);
      if (A == 0) (B *> OB) = (4.26:4.26:4.26, 2.82:2.82:2.82);
      if (A == 1) (B *> OB) = (4.26:4.26:4.26, 2.82:2.82:2.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2HT(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0) (A *> OB) = (3.44:3.44:3.44, 2.63:2.63:2.63);
      if (B == 1) (A *> OB) = (3.44:3.44:3.44, 2.63:2.63:2.63);
      if (A == 0 && B == 1) (S *> OB) = (2.62:2.62:2.62, 1.43:1.43:1.43);
      if (A == 1 && B == 0) (S *> OB) = (3.35:3.35:3.35, 4.78:4.78:4.78);
      if (A == 0) (B *> OB) = (3.67:3.67:3.67, 2.47:2.47:2.47);
      if (A == 1) (B *> OB) = (3.67:3.67:3.67, 2.47:2.47:2.47);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL3(OB, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output OB;

//Function Block
`protect
   mux3_udp g1(o, A, B, C, S0, S1);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> OB) = (15.30:15.30:15.30, 13.50:13.50:13.50);
      if (B == 0 && C == 1) (A *> OB) = (15.29:15.29:15.29, 13.50:13.50:13.50);
      if (B == 1 && C == 0) (A *> OB) = (15.30:15.30:15.30, 13.50:13.50:13.50);
      if (B == 1 && C == 1) (A *> OB) = (15.29:15.29:15.29, 13.50:13.50:13.50);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (12.62:12.62:12.62, 8.82:8.82:8.82);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> OB) = (12.62:12.62:12.62, 8.82:8.82:8.82);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> OB) = (11.11:11.11:11.11, 12.54:12.54:12.54);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (11.11:11.11:11.11, 12.54:12.54:12.54);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (12.61:12.61:12.61, 8.82:8.82:8.82);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> OB) = (11.11:11.11:11.11, 12.55:12.55:12.55);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> OB) = (12.61:12.61:12.61, 8.82:8.82:8.82);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (11.11:11.11:11.11, 12.55:12.55:12.55);
      if (A == 0 && B == 1 && C == 0) (S0 *> OB) = (15.62:15.62:15.62, 12.25:12.25:12.25);
      if (A == 0 && B == 1 && C == 1) (S0 *> OB) = (15.62:15.62:15.62, 12.25:12.25:12.25);
      if (A == 1 && B == 0 && C == 0) (S0 *> OB) = (14.18:14.18:14.18, 15.26:15.26:15.26);
      if (A == 1 && B == 0 && C == 1) (S0 *> OB) = (14.18:14.18:14.18, 15.26:15.26:15.26);
      if (S0 == 0 && A == 0 && B == 0) (C *> OB) = (13.42:13.42:13.42, 10.00:10.00:10.00);
      if (S0 == 0 && A == 0 && B == 1) (C *> OB) = (13.41:13.41:13.41, 10.00:10.00:10.00);
      if (S0 == 0 && A == 1 && B == 0) (C *> OB) = (13.41:13.41:13.41, 10.00:10.00:10.00);
      if (S0 == 0 && A == 1 && B == 1) (C *> OB) = (13.42:13.42:13.42, 10.00:10.00:10.00);
      if (S0 == 1 && A == 0 && B == 0) (C *> OB) = (13.41:13.41:13.41, 10.00:10.00:10.00);
      if (S0 == 1 && A == 0 && B == 1) (C *> OB) = (13.41:13.41:13.41, 10.00:10.00:10.00);
      if (S0 == 1 && A == 1 && B == 0) (C *> OB) = (13.42:13.42:13.42, 10.00:10.00:10.00);
      if (S0 == 1 && A == 1 && B == 1) (C *> OB) = (13.42:13.42:13.42, 10.00:10.00:10.00);
      if (A == 0 && C == 0) (B *> OB) = (15.49:15.49:15.49, 13.37:13.37:13.37);
      if (A == 0 && C == 1) (B *> OB) = (15.49:15.49:15.49, 13.37:13.37:13.37);
      if (A == 1 && C == 0) (B *> OB) = (15.49:15.49:15.49, 13.37:13.37:13.37);
      if (A == 1 && C == 1) (B *> OB) = (15.49:15.49:15.49, 13.37:13.37:13.37);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL3P(OB, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output OB;

//Function Block
`protect
   mux3_udp g1(o, A, B, C, S0, S1);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> OB) = (16.21:16.21:16.21, 14.04:14.04:14.04);
      if (B == 0 && C == 1) (A *> OB) = (16.21:16.21:16.21, 14.04:14.04:14.04);
      if (B == 1 && C == 0) (A *> OB) = (16.21:16.21:16.21, 14.04:14.04:14.04);
      if (B == 1 && C == 1) (A *> OB) = (16.21:16.21:16.21, 14.04:14.04:14.04);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (13.59:13.59:13.59, 9.20:9.20:9.20);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> OB) = (13.59:13.59:13.59, 9.20:9.20:9.20);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> OB) = (11.90:11.90:11.90, 13.03:13.03:13.03);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (11.90:11.90:11.90, 13.03:13.03:13.03);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (13.58:13.58:13.58, 9.20:9.20:9.20);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> OB) = (11.90:11.90:11.90, 13.04:13.04:13.04);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> OB) = (13.58:13.58:13.58, 9.20:9.20:9.20);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (11.90:11.90:11.90, 13.04:13.04:13.04);
      if (A == 0 && B == 1 && C == 0) (S0 *> OB) = (16.50:16.50:16.50, 12.78:12.78:12.78);
      if (A == 0 && B == 1 && C == 1) (S0 *> OB) = (16.50:16.50:16.50, 12.78:12.78:12.78);
      if (A == 1 && B == 0 && C == 0) (S0 *> OB) = (15.07:15.07:15.07, 15.79:15.79:15.79);
      if (A == 1 && B == 0 && C == 1) (S0 *> OB) = (15.07:15.07:15.07, 15.79:15.79:15.79);
      if (S0 == 0 && A == 0 && B == 0) (C *> OB) = (14.32:14.32:14.32, 10.36:10.36:10.36);
      if (S0 == 0 && A == 0 && B == 1) (C *> OB) = (14.32:14.32:14.32, 10.36:10.36:10.36);
      if (S0 == 0 && A == 1 && B == 0) (C *> OB) = (14.32:14.32:14.32, 10.36:10.36:10.36);
      if (S0 == 0 && A == 1 && B == 1) (C *> OB) = (14.32:14.32:14.32, 10.36:10.36:10.36);
      if (S0 == 1 && A == 0 && B == 0) (C *> OB) = (14.32:14.32:14.32, 10.36:10.36:10.36);
      if (S0 == 1 && A == 0 && B == 1) (C *> OB) = (14.32:14.32:14.32, 10.36:10.36:10.36);
      if (S0 == 1 && A == 1 && B == 0) (C *> OB) = (14.32:14.32:14.32, 10.36:10.36:10.36);
      if (S0 == 1 && A == 1 && B == 1) (C *> OB) = (14.32:14.32:14.32, 10.36:10.36:10.36);
      if (A == 0 && C == 0) (B *> OB) = (16.41:16.41:16.41, 13.91:13.91:13.91);
      if (A == 0 && C == 1) (B *> OB) = (16.41:16.41:16.41, 13.91:13.91:13.91);
      if (A == 1 && C == 0) (B *> OB) = (16.41:16.41:16.41, 13.91:13.91:13.91);
      if (A == 1 && C == 1) (B *> OB) = (16.41:16.41:16.41, 13.91:13.91:13.91);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL3S(OB, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output OB;

//Function Block
`protect
   mux3_udp g1(o, A, B, C, S0, S1);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> OB) = (13.76:13.76:13.76, 11.81:11.81:11.81);
      if (B == 0 && C == 1) (A *> OB) = (13.76:13.76:13.76, 11.81:11.81:11.81);
      if (B == 1 && C == 0) (A *> OB) = (13.76:13.76:13.76, 11.81:11.81:11.81);
      if (B == 1 && C == 1) (A *> OB) = (13.76:13.76:13.76, 11.81:11.81:11.81);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (11.18:11.18:11.18, 7.27:7.27:7.27);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> OB) = (11.18:11.18:11.18, 7.27:7.27:7.27);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> OB) = (9.83:9.83:9.83, 10.88:10.88:10.88);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (9.83:9.83:9.83, 10.88:10.88:10.88);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (11.18:11.18:11.18, 7.27:7.27:7.27);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> OB) = (9.83:9.83:9.83, 10.89:10.89:10.89);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> OB) = (11.18:11.18:11.18, 7.27:7.27:7.27);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (9.83:9.83:9.83, 10.89:10.89:10.89);
      if (A == 0 && B == 1 && C == 0) (S0 *> OB) = (14.10:14.10:14.10, 10.56:10.56:10.56);
      if (A == 0 && B == 1 && C == 1) (S0 *> OB) = (14.10:14.10:14.10, 10.56:10.56:10.56);
      if (A == 1 && B == 0 && C == 0) (S0 *> OB) = (12.65:12.65:12.65, 13.58:13.58:13.58);
      if (A == 1 && B == 0 && C == 1) (S0 *> OB) = (12.65:12.65:12.65, 13.58:13.58:13.58);
      if (S0 == 0 && A == 0 && B == 0) (C *> OB) = (12.09:12.09:12.09, 8.46:8.46:8.46);
      if (S0 == 0 && A == 0 && B == 1) (C *> OB) = (12.09:12.09:12.09, 8.46:8.46:8.46);
      if (S0 == 0 && A == 1 && B == 0) (C *> OB) = (12.09:12.09:12.09, 8.46:8.46:8.46);
      if (S0 == 0 && A == 1 && B == 1) (C *> OB) = (12.09:12.09:12.09, 8.46:8.46:8.46);
      if (S0 == 1 && A == 0 && B == 0) (C *> OB) = (12.09:12.09:12.09, 8.46:8.46:8.46);
      if (S0 == 1 && A == 0 && B == 1) (C *> OB) = (12.09:12.09:12.09, 8.46:8.46:8.46);
      if (S0 == 1 && A == 1 && B == 0) (C *> OB) = (12.09:12.09:12.09, 8.46:8.46:8.46);
      if (S0 == 1 && A == 1 && B == 1) (C *> OB) = (12.09:12.09:12.09, 8.46:8.46:8.46);
      if (A == 0 && C == 0) (B *> OB) = (13.95:13.95:13.95, 11.69:11.69:11.69);
      if (A == 0 && C == 1) (B *> OB) = (13.95:13.95:13.95, 11.69:11.69:11.69);
      if (A == 1 && C == 0) (B *> OB) = (13.95:13.95:13.95, 11.69:11.69:11.69);
      if (A == 1 && C == 1) (B *> OB) = (13.95:13.95:13.95, 11.69:11.69:11.69);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL3T(OB, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output OB;

//Function Block
`protect
   mux3_udp g1(o, A, B, C, S0, S1);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay
      if (B == 0 && C == 0) (A *> OB) = (18.07:18.07:18.07, 15.85:15.85:15.85);
      if (B == 0 && C == 1) (A *> OB) = (18.07:18.07:18.07, 15.85:15.85:15.85);
      if (B == 1 && C == 0) (A *> OB) = (18.07:18.07:18.07, 15.85:15.85:15.85);
      if (B == 1 && C == 1) (A *> OB) = (18.07:18.07:18.07, 15.85:15.85:15.85);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (15.39:15.39:15.39, 10.95:10.95:10.95);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> OB) = (15.39:15.39:15.39, 10.95:10.95:10.95);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> OB) = (13.50:13.50:13.50, 14.84:14.84:14.84);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (13.50:13.50:13.50, 14.84:14.84:14.84);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (15.38:15.38:15.38, 10.95:10.95:10.95);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> OB) = (13.50:13.50:13.50, 14.85:14.85:14.85);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> OB) = (15.38:15.38:15.38, 10.95:10.95:10.95);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (13.50:13.50:13.50, 14.85:14.85:14.85);
      if (A == 0 && B == 1 && C == 0) (S0 *> OB) = (18.37:18.37:18.37, 14.60:14.60:14.60);
      if (A == 0 && B == 1 && C == 1) (S0 *> OB) = (18.37:18.37:18.37, 14.60:14.60:14.60);
      if (A == 1 && B == 0 && C == 0) (S0 *> OB) = (16.94:16.94:16.94, 17.61:17.61:17.61);
      if (A == 1 && B == 0 && C == 1) (S0 *> OB) = (16.94:16.94:16.94, 17.61:17.61:17.61);
      if (S0 == 0 && A == 0 && B == 0) (C *> OB) = (15.92:15.92:15.92, 12.10:12.10:12.10);
      if (S0 == 0 && A == 0 && B == 1) (C *> OB) = (15.92:15.92:15.92, 12.10:12.10:12.10);
      if (S0 == 0 && A == 1 && B == 0) (C *> OB) = (15.92:15.92:15.92, 12.10:12.10:12.10);
      if (S0 == 0 && A == 1 && B == 1) (C *> OB) = (15.92:15.92:15.92, 12.10:12.10:12.10);
      if (S0 == 1 && A == 0 && B == 0) (C *> OB) = (15.92:15.92:15.92, 12.10:12.10:12.10);
      if (S0 == 1 && A == 0 && B == 1) (C *> OB) = (15.92:15.92:15.92, 12.10:12.10:12.10);
      if (S0 == 1 && A == 1 && B == 0) (C *> OB) = (15.92:15.92:15.92, 12.10:12.10:12.10);
      if (S0 == 1 && A == 1 && B == 1) (C *> OB) = (15.92:15.92:15.92, 12.10:12.10:12.10);
      if (A == 0 && C == 0) (B *> OB) = (18.28:18.28:18.28, 15.72:15.72:15.72);
      if (A == 0 && C == 1) (B *> OB) = (18.28:18.28:18.28, 15.72:15.72:15.72);
      if (A == 1 && C == 0) (B *> OB) = (18.28:18.28:18.28, 15.72:15.72:15.72);
      if (A == 1 && C == 1) (B *> OB) = (18.28:18.28:18.28, 15.72:15.72:15.72);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.11:2.11:2.11, 1.73:1.73:1.73);
      (I2 *> O) = (2.69:2.69:2.69, 1.98:1.98:1.98);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2F(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (1.82:1.82:1.82, 1.32:1.32:1.32);
      (I2 *> O) = (2.84:2.84:2.84, 1.58:1.58:1.58);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2P(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (1.95:1.95:1.95, 1.23:1.23:1.23);
      (I2 *> O) = (2.99:2.99:2.99, 1.65:1.65:1.65);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2S(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.41:2.41:2.41, 1.64:1.64:1.64);
      (I2 *> O) = (3.13:3.13:3.13, 1.90:1.90:1.90);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2T(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (1.77:1.77:1.77, 1.28:1.28:1.28);
      (I2 *> O) = (2.69:2.69:2.69, 1.55:1.55:1.55);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.66:2.66:2.66, 2.12:2.12:2.12);
      (I2 *> O) = (3.46:3.46:3.46, 2.58:2.58:2.58);
      (I3 *> O) = (4.14:4.14:4.14, 2.88:2.88:2.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3HT(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.11:2.11:2.11, 1.76:1.76:1.76);
      (I2 *> O) = (2.96:2.96:2.96, 2.30:2.30:2.30);
      (I3 *> O) = (3.56:3.56:3.56, 2.65:2.65:2.65);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3P(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.25:2.25:2.25, 1.80:1.80:1.80);
      (I2 *> O) = (3.09:3.09:3.09, 2.27:2.27:2.27);
      (I3 *> O) = (3.98:3.98:3.98, 2.56:2.56:2.56);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3S(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.78:2.78:2.78, 2.52:2.52:2.52);
      (I2 *> O) = (3.44:3.44:3.44, 2.98:2.98:2.98);
      (I3 *> O) = (3.95:3.95:3.95, 3.26:3.26:3.26);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.64:10.64:10.64, 10.57:10.57:10.57);
      (I2 *> O) = (11.57:11.57:11.57, 10.84:10.84:10.84);
      (I3 *> O) = (11.21:11.21:11.21, 11.39:11.39:11.39);
      (I4 *> O) = (12.07:12.07:12.07, 11.61:11.61:11.61);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4P(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (11.53:11.53:11.53, 10.48:10.48:10.48);
      (I2 *> O) = (12.46:12.46:12.46, 10.74:10.74:10.74);
      (I3 *> O) = (12.08:12.08:12.08, 11.31:11.31:11.31);
      (I4 *> O) = (12.98:12.98:12.98, 11.54:11.54:11.54);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4S(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.80:8.80:8.80, 9.92:9.92:9.92);
      (I2 *> O) = (9.61:9.61:9.61, 10.15:10.15:10.15);
      (I3 *> O) = (9.30:9.30:9.30, 10.77:10.77:10.77);
      (I4 *> O) = (10.12:10.12:10.12, 10.99:10.99:10.99);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4T(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (11.57:11.57:11.57, 9.15:9.15:9.15);
      (I2 *> O) = (12.55:12.55:12.55, 9.42:9.42:9.42);
      (I3 *> O) = (12.97:12.97:12.97, 10.38:10.38:10.38);
      (I4 *> O) = (13.89:13.89:13.89, 10.62:10.62:10.62);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.04:4.04:4.04, 1.91:1.91:1.91);
      (I2 *> O) = (3.22:3.22:3.22, 1.55:1.55:1.55);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2F(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (3.05:3.05:3.05, 1.67:1.67:1.67);
      (I2 *> O) = (2.26:2.26:2.26, 1.27:1.27:1.27);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2P(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (3.37:3.37:3.37, 2.13:2.13:2.13);
      (I2 *> O) = (2.61:2.61:2.61, 1.64:1.64:1.64);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2T(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.99:2.99:2.99, 2.06:2.06:2.06);
      (I2 *> O) = (2.22:2.22:2.22, 1.53:1.53:1.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.38:6.38:6.38, 3.97:3.97:3.97);
      (I2 *> O) = (5.77:5.77:5.77, 3.65:3.65:3.65);
      (I3 *> O) = (3.96:3.96:3.96, 2.72:2.72:2.72);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3H(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.98:5.98:5.98, 3.33:3.33:3.33);
      (I2 *> O) = (5.12:5.12:5.12, 3.14:3.14:3.14);
      (I3 *> O) = (2.74:2.74:2.74, 2.09:2.09:2.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3HP(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.40:5.40:5.40, 3.05:3.05:3.05);
      (I2 *> O) = (4.64:4.64:4.64, 2.85:2.85:2.85);
      (I3 *> O) = (2.60:2.60:2.60, 1.94:1.94:1.94);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3HT(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.12:5.12:5.12, 2.88:2.88:2.88);
      (I2 *> O) = (4.35:4.35:4.35, 2.72:2.72:2.72);
      (I3 *> O) = (2.27:2.27:2.27, 1.77:1.77:1.77);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.62:10.62:10.62, 9.19:9.19:9.19);
      (I2 *> O) = (9.89:9.89:9.89, 8.72:8.72:8.72);
      (I3 *> O) = (11.05:11.05:11.05, 10.18:10.18:10.18);
      (I4 *> O) = (10.33:10.33:10.33, 9.70:9.70:9.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4P(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (12.33:12.33:12.33, 9.56:9.56:9.56);
      (I2 *> O) = (11.61:11.61:11.61, 9.07:9.07:9.07);
      (I3 *> O) = (12.78:12.78:12.78, 10.44:10.44:10.44);
      (I4 *> O) = (12.06:12.06:12.06, 9.94:9.94:9.94);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4S(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.53:10.53:10.53, 8.15:8.15:8.15);
      (I2 *> O) = (9.80:9.80:9.80, 7.68:7.68:7.68);
      (I3 *> O) = (10.60:10.60:10.60, 8.87:8.87:8.87);
      (I4 *> O) = (9.87:9.87:9.87, 8.39:8.39:8.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4T(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.50:13.50:13.50, 11.15:11.15:11.15);
      (I2 *> O) = (12.78:12.78:12.78, 10.66:10.66:10.66);
      (I3 *> O) = (13.92:13.92:13.92, 12.00:12.00:12.00);
      (I4 *> O) = (13.20:13.20:13.20, 11.50:11.50:11.50);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (7.63:7.63:7.63, 7.41:7.41:7.41);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (6.51:6.51:6.51, 7.19:7.19:7.19);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (5.97:5.97:5.97, 7.17:7.17:7.17);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (8.06:8.06:8.06, 8.18:8.18:8.18);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (6.95:6.95:6.95, 7.97:7.97:7.97);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (6.28:6.28:6.28, 7.93:7.93:7.93);
      (C2 *> O) = (8.77:8.77:8.77, 10.87:10.87:10.87);
      (C1 *> O) = (7.82:7.82:7.82, 10.21:10.21:10.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112P(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (8.56:8.56:8.56, 9.02:9.02:9.02);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (7.37:7.37:7.37, 8.87:8.87:8.87);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (6.66:6.66:6.66, 8.85:8.85:8.85);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (8.99:8.99:8.99, 9.77:9.77:9.77);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (7.81:7.81:7.81, 9.64:9.64:9.64);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (6.98:6.98:6.98, 9.59:9.59:9.59);
      (C2 *> O) = (9.70:9.70:9.70, 11.86:11.86:11.86);
      (C1 *> O) = (8.70:8.70:8.70, 11.20:11.20:11.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112S(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (7.36:7.36:7.36, 6.59:6.59:6.59);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (6.41:6.41:6.41, 6.36:6.36:6.36);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (5.91:5.91:5.91, 6.34:6.34:6.34);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (7.79:7.79:7.79, 7.36:7.36:7.36);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (6.84:6.84:6.84, 7.15:7.15:7.15);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (6.22:6.22:6.22, 7.10:7.10:7.10);
      (C2 *> O) = (8.46:8.46:8.46, 10.93:10.93:10.93);
      (C1 *> O) = (7.64:7.64:7.64, 10.26:10.26:10.26);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112T(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (10.01:10.01:10.01, 11.24:11.24:11.24);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (8.72:8.72:8.72, 11.09:11.09:11.09);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (7.85:7.85:7.85, 11.07:11.07:11.07);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (10.45:10.45:10.45, 12.03:12.03:12.03);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (9.16:9.16:9.16, 11.88:11.88:11.88);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (8.16:8.16:8.16, 11.83:11.83:11.83);
      (C2 *> O) = (11.19:11.19:11.19, 12.89:12.89:12.89);
      (C1 *> O) = (10.09:10.09:10.09, 12.24:12.24:12.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (7.81:7.81:7.81, 7.91:7.91:7.91);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.88:6.88:6.88, 7.76:7.76:7.76);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (6.07:6.07:6.07, 8.03:8.03:8.03);
      (B2 *> O) = (7.29:7.29:7.29, 9.27:9.27:9.27);
      (B1 *> O) = (6.49:6.49:6.49, 8.58:8.58:8.58);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12P(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (7.22:7.22:7.22, 7.42:7.42:7.42);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.28:6.28:6.28, 7.30:7.30:7.30);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (5.51:5.51:5.51, 7.58:7.58:7.58);
      (B2 *> O) = (6.79:6.79:6.79, 8.59:8.59:8.59);
      (B1 *> O) = (5.98:5.98:5.98, 7.90:7.90:7.90);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12S(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.46:6.46:6.46, 7.64:7.64:7.64);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.86:5.86:5.86, 7.44:7.44:7.44);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (5.41:5.41:5.41, 7.82:7.82:7.82);
      (B2 *> O) = (5.90:5.90:5.90, 8.67:8.67:8.67);
      (B1 *> O) = (5.39:5.39:5.39, 7.96:7.96:7.96);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12T(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (8.48:8.48:8.48, 8.90:8.90:8.90);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (7.51:7.51:7.51, 8.80:8.80:8.80);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (6.46:6.46:6.46, 9.07:9.07:9.07);
      (B2 *> O) = (8.04:8.04:8.04, 10.64:10.64:10.64);
      (B1 *> O) = (7.22:7.22:7.22, 9.96:9.96:9.96);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (7.39:7.39:7.39, 6.97:6.97:6.97);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (6.66:6.66:6.66, 6.97:6.97:6.97);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (5.75:5.75:5.75, 6.92:6.92:6.92);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (5.48:5.48:5.48, 6.73:6.73:6.73);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (4.83:4.83:4.83, 6.68:6.68:6.68);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (4.83:4.83:4.83, 6.68:6.68:6.68);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (4.65:4.65:4.65, 6.66:6.66:6.66);
      (B3 *> O) = (8.24:8.24:8.24, 12.18:12.18:12.18);
      (B2 *> O) = (7.63:7.63:7.63, 11.53:11.53:11.53);
      (B1 *> O) = (6.48:6.48:6.48, 9.61:9.61:9.61);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13P(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (8.21:8.21:8.21, 8.59:8.59:8.59);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (7.38:7.38:7.38, 8.59:8.59:8.59);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (6.25:6.25:6.25, 8.54:8.54:8.54);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (6.14:6.14:6.14, 8.42:8.42:8.42);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (5.30:5.30:5.30, 8.37:8.37:8.37);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (5.30:5.30:5.30, 8.37:8.37:8.37);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (5.07:5.07:5.07, 8.35:8.35:8.35);
      (B3 *> O) = (9.04:9.04:9.04, 13.90:13.90:13.90);
      (B2 *> O) = (8.34:8.34:8.34, 13.24:13.24:13.24);
      (B1 *> O) = (7.17:7.17:7.17, 11.34:11.34:11.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13S(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (7.65:7.65:7.65, 5.57:5.57:5.57);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (6.80:6.80:6.80, 5.57:5.57:5.57);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (5.92:5.92:5.92, 5.54:5.54:5.54);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (5.46:5.46:5.46, 5.21:5.21:5.21);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (4.88:4.88:4.88, 5.17:5.17:5.17);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (4.88:4.88:4.88, 5.17:5.17:5.17);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (4.72:4.72:4.72, 5.16:5.16:5.16);
      (B3 *> O) = (8.54:8.54:8.54, 10.68:10.68:10.68);
      (B2 *> O) = (7.82:7.82:7.82, 10.02:10.02:10.02);
      (B1 *> O) = (6.51:6.51:6.51, 8.15:8.15:8.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13T(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (9.87:9.87:9.87, 11.00:11.00:11.00);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (8.97:8.97:8.97, 11.00:11.00:11.00);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (7.52:7.52:7.52, 10.96:10.96:10.96);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (7.69:7.69:7.69, 10.86:10.86:10.86);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (6.53:6.53:6.53, 10.81:10.81:10.81);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (6.53:6.53:6.53, 10.81:10.81:10.81);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (6.22:6.22:6.22, 10.79:10.79:10.79);
      (B3 *> O) = (10.71:10.71:10.71, 16.78:16.78:16.78);
      (B2 *> O) = (9.93:9.93:9.93, 16.12:16.12:16.12);
      (B1 *> O) = (8.73:8.73:8.73, 14.24:14.24:14.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (7.76:7.76:7.76, 8.79:8.79:8.79);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (6.72:6.72:6.72, 8.58:8.58:8.58);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (5.85:5.85:5.85, 8.54:8.54:8.54);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (8.65:8.65:8.65, 9.51:9.51:9.51);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (7.58:7.58:7.58, 9.30:9.30:9.30);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (6.51:6.51:6.51, 9.27:9.27:9.27);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (8.47:8.47:8.47, 11.15:11.15:11.15);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (9.51:9.51:9.51, 11.34:11.34:11.34);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (7.34:7.34:7.34, 11.50:11.50:11.50);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (7.57:7.57:7.57, 10.40:10.40:10.40);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (8.58:8.58:8.58, 10.59:10.59:10.59);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (6.65:6.65:6.65, 10.74:10.74:10.74);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (10.11:10.11:10.11, 9.70:9.70:9.70);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (11.46:11.46:11.46, 9.85:9.85:9.85);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (9.14:9.14:9.14, 9.69:9.69:9.69);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (8.86:8.86:8.86, 9.53:9.53:9.53);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.20:10.20:10.20, 9.70:9.70:9.70);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (8.09:8.09:8.09, 9.52:9.52:9.52);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (7.92:7.92:7.92, 9.51:9.51:9.51);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (9.05:9.05:9.05, 9.67:9.67:9.67);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (7.09:7.09:7.09, 9.49:9.49:9.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (11.23:11.23:11.23, 10.41:10.41:10.41);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (12.59:12.59:12.59, 10.56:10.56:10.56);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (10.10:10.10:10.10, 10.40:10.40:10.40);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (9.98:9.98:9.98, 10.25:10.25:10.25);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (11.33:11.33:11.33, 10.41:10.41:10.41);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (9.04:9.04:9.04, 10.24:10.24:10.24);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (8.86:8.86:8.86, 10.22:10.22:10.22);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (10.01:10.01:10.01, 10.39:10.39:10.39);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (7.85:7.85:7.85, 10.21:10.21:10.21);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (11.29:11.29:11.29, 12.20:12.20:12.20);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (12.63:12.63:12.63, 12.35:12.35:12.35);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (10.04:10.04:10.04, 12.15:12.15:12.15);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (12.60:12.60:12.60, 12.35:12.35:12.35);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (13.96:13.96:13.96, 12.49:12.49:12.49);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (11.16:11.16:11.16, 12.31:12.31:12.31);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (10.18:10.18:10.18, 12.56:12.56:12.56);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (11.31:11.31:11.31, 12.70:12.70:12.70);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (8.82:8.82:8.82, 12.51:12.51:12.51);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (10.24:10.24:10.24, 11.51:11.51:11.51);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (11.58:11.58:11.58, 11.66:11.66:11.66);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (9.17:9.17:9.17, 11.47:11.47:11.47);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (11.55:11.55:11.55, 11.66:11.66:11.66);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (12.91:12.91:12.91, 11.80:11.80:11.80);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (10.29:10.29:10.29, 11.62:11.62:11.62);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (9.32:9.32:9.32, 11.86:11.86:11.86);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (10.45:10.45:10.45, 12.01:12.01:12.01);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (8.16:8.16:8.16, 11.82:11.82:11.82);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (12.21:12.21:12.21, 13.11:13.11:13.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (10.97:10.97:10.97, 12.95:12.95:12.95);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (9.89:9.89:9.89, 13.25:13.25:13.25);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (13.53:13.53:13.53, 13.25:13.25:13.25);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (12.28:12.28:12.28, 13.10:13.10:13.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (11.00:11.00:11.00, 13.40:13.40:13.40);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (11.06:11.06:11.06, 13.52:13.52:13.52);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (10.03:10.03:10.03, 13.37:13.37:13.37);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (8.75:8.75:8.75, 13.68:13.68:13.68);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (13.36:13.36:13.36, 13.81:13.81:13.81);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (12.12:12.12:12.12, 13.66:13.66:13.66);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (10.86:10.86:10.86, 13.96:13.96:13.96);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (14.69:14.69:14.69, 13.96:13.96:13.96);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (13.44:13.44:13.44, 13.81:13.81:13.81);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (11.98:11.98:11.98, 14.11:14.11:14.11);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (12.03:12.03:12.03, 14.22:14.22:14.22);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (11.00:11.00:11.00, 14.07:14.07:14.07);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (9.50:9.50:9.50, 14.40:14.40:14.40);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222P(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.33:11.33:11.33, 11.38:11.38:11.38);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (12.66:12.66:12.66, 11.51:11.51:11.51);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (10.17:10.17:10.17, 11.37:11.37:11.37);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (9.94:9.94:9.94, 11.26:11.26:11.26);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (11.27:11.27:11.27, 11.38:11.38:11.38);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (8.98:8.98:8.98, 11.25:11.25:11.25);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (8.79:8.79:8.79, 11.23:11.23:11.23);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (9.91:9.91:9.91, 11.36:11.36:11.36);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (7.75:7.75:7.75, 11.21:11.21:11.21);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (12.44:12.44:12.44, 12.07:12.07:12.07);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (13.79:13.79:13.79, 12.19:12.19:12.19);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (11.13:11.13:11.13, 12.06:12.06:12.06);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.05:11.05:11.05, 11.94:11.94:11.94);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (12.38:12.38:12.38, 12.07:12.07:12.07);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (9.94:9.94:9.94, 11.93:11.93:11.93);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (9.72:9.72:9.72, 11.92:11.92:11.92);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (10.86:10.86:10.86, 12.04:12.04:12.04);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (8.52:8.52:8.52, 11.90:11.90:11.90);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (12.39:12.39:12.39, 13.84:13.84:13.84);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (13.72:13.72:13.72, 13.96:13.96:13.96);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (10.98:10.98:10.98, 13.80:13.80:13.80);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (13.71:13.71:13.71, 13.96:13.96:13.96);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (15.05:15.05:15.05, 14.07:14.07:14.07);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (12.12:12.12:12.12, 13.92:13.92:13.92);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (10.99:10.99:10.99, 14.18:14.18:14.18);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (12.12:12.12:12.12, 14.30:14.30:14.30);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (9.46:9.46:9.46, 14.14:14.14:14.14);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (11.20:11.20:11.20, 13.03:13.03:13.03);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (12.53:12.53:12.53, 13.15:13.15:13.15);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (9.98:9.98:9.98, 12.99:12.99:12.99);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (12.52:12.52:12.52, 13.15:13.15:13.15);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (13.86:13.86:13.86, 13.27:13.27:13.27);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (11.11:11.11:11.11, 13.11:13.11:13.11);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (10.02:10.02:10.02, 13.38:13.38:13.38);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (11.14:11.14:11.14, 13.49:13.49:13.49);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (8.69:8.69:8.69, 13.33:13.33:13.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (13.30:13.30:13.30, 14.67:14.67:14.67);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (11.92:11.92:11.92, 14.54:14.54:14.54);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (10.66:10.66:10.66, 14.84:14.84:14.84);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (14.63:14.63:14.63, 14.79:14.79:14.79);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (13.24:13.24:13.24, 14.66:14.66:14.66);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (11.77:11.77:11.77, 14.96:14.96:14.96);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (11.86:11.86:11.86, 15.04:15.04:15.04);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (10.72:10.72:10.72, 14.92:14.92:14.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (9.18:9.18:9.18, 15.24:15.24:15.24);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (14.43:14.43:14.43, 15.33:15.33:15.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (13.05:13.05:13.05, 15.21:15.21:15.21);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (11.61:11.61:11.61, 15.51:15.51:15.51);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (15.76:15.76:15.76, 15.45:15.45:15.45);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (14.37:14.37:14.37, 15.33:15.33:15.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (12.73:12.73:12.73, 15.63:15.63:15.63);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (12.82:12.82:12.82, 15.71:15.71:15.71);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (11.67:11.67:11.67, 15.59:15.59:15.59);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (9.92:9.92:9.92, 15.91:15.91:15.91);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222S(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (7.84:7.84:7.84, 9.62:9.62:9.62);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (8.73:8.73:8.73, 9.84:9.84:9.84);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (7.22:7.22:7.22, 9.60:9.60:9.60);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (7.02:7.02:7.02, 9.39:9.39:9.39);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (7.90:7.90:7.90, 9.62:9.62:9.62);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (6.53:6.53:6.53, 9.38:9.38:9.38);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (6.40:6.40:6.40, 9.36:9.36:9.36);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (7.14:7.14:7.14, 9.58:9.58:9.58);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (5.87:5.87:5.87, 9.33:9.33:9.33);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (8.57:8.57:8.57, 10.33:10.33:10.33);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (9.48:9.48:9.48, 10.55:10.55:10.55);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (7.84:7.84:7.84, 10.31:10.31:10.31);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (7.74:7.74:7.74, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (8.64:8.64:8.64, 10.33:10.33:10.33);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (7.14:7.14:7.14, 10.09:10.09:10.09);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (7.00:7.00:7.00, 10.07:10.07:10.07);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (7.75:7.75:7.75, 10.30:10.30:10.30);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (6.35:6.35:6.35, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (9.08:9.08:9.08, 12.99:12.99:12.99);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (9.96:9.96:9.96, 13.19:13.19:13.19);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (8.17:8.17:8.17, 12.93:12.93:12.93);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (9.94:9.94:9.94, 13.19:13.19:13.19);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (10.84:10.84:10.84, 13.39:13.39:13.39);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (8.90:8.90:8.90, 13.13:13.13:13.13);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (8.40:8.40:8.40, 13.51:13.51:13.51);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (9.16:9.16:9.16, 13.70:13.70:13.70);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (7.42:7.42:7.42, 13.45:13.45:13.45);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (8.40:8.40:8.40, 12.29:12.29:12.29);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (9.27:9.27:9.27, 12.49:12.49:12.49);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (7.60:7.60:7.60, 12.23:12.23:12.23);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (9.25:9.25:9.25, 12.49:12.49:12.49);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (10.14:10.14:10.14, 12.68:12.68:12.68);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (8.33:8.33:8.33, 12.43:12.43:12.43);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (7.84:7.84:7.84, 12.80:12.80:12.80);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (8.59:8.59:8.59, 12.99:12.99:12.99);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.99:6.99:6.99, 12.74:12.74:12.74);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (9.95:9.95:9.95, 14.63:14.63:14.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (9.13:9.13:9.13, 14.42:14.42:14.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (8.38:8.38:8.38, 14.85:14.85:14.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (10.81:10.81:10.81, 14.82:14.82:14.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (9.99:9.99:9.99, 14.62:14.62:14.62);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (9.09:9.09:9.09, 15.05:15.05:15.05);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (9.25:9.25:9.25, 15.22:15.22:15.22);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.57:8.57:8.57, 15.02:15.02:15.02);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (7.67:7.67:7.67, 15.48:15.48:15.48);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (10.71:10.71:10.71, 15.34:15.34:15.34);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (9.89:9.89:9.89, 15.12:15.12:15.12);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (9.01:9.01:9.01, 15.56:15.56:15.56);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (11.58:11.58:11.58, 15.53:15.53:15.53);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (10.75:10.75:10.75, 15.33:15.33:15.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (9.74:9.74:9.74, 15.76:15.76:15.76);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (9.89:9.89:9.89, 15.93:15.93:15.93);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (9.21:9.21:9.21, 15.74:15.74:15.74);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (8.16:8.16:8.16, 16.20:16.20:16.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222T(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (13.63:13.63:13.63, 12.22:12.22:12.22);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (15.08:15.08:15.08, 12.32:12.32:12.32);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (12.47:12.47:12.47, 12.21:12.21:12.21);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (11.96:11.96:11.96, 12.10:12.10:12.10);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (13.40:13.40:13.40, 12.20:12.20:12.20);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (10.98:10.98:10.98, 12.10:12.10:12.10);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (10.45:10.45:10.45, 12.08:12.08:12.08);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (11.65:11.65:11.65, 12.18:12.18:12.18);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (9.38:9.38:9.38, 12.07:12.07:12.07);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (14.93:14.93:14.93, 12.89:12.89:12.89);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (16.38:16.38:16.38, 12.99:12.99:12.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (13.62:13.62:13.62, 12.88:12.88:12.88);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (13.25:13.25:13.25, 12.78:12.78:12.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (14.69:14.69:14.69, 12.88:12.88:12.88);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (12.13:12.13:12.13, 12.77:12.77:12.77);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (11.53:11.53:11.53, 12.76:12.76:12.76);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (12.74:12.74:12.74, 12.86:12.86:12.86);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (10.31:10.31:10.31, 12.75:12.75:12.75);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (14.55:14.55:14.55, 14.33:14.33:14.33);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (15.99:15.99:15.99, 14.43:14.43:14.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (13.21:13.21:13.21, 14.30:14.30:14.30);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (16.09:16.09:16.09, 14.44:14.44:14.44);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (17.54:17.54:17.54, 14.54:14.54:14.54);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (14.58:14.58:14.58, 14.41:14.41:14.41);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (12.64:12.64:12.64, 14.62:14.62:14.62);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (13.84:13.84:13.84, 14.71:14.71:14.71);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (11.19:11.19:11.19, 14.59:14.59:14.59);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (13.11:13.11:13.11, 13.55:13.55:13.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (14.54:14.54:14.54, 13.64:13.64:13.64);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (11.92:11.92:11.92, 13.51:13.51:13.51);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (14.64:14.64:14.64, 13.66:13.66:13.66);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (16.08:16.08:16.08, 13.75:13.75:13.75);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (13.29:13.29:13.29, 13.63:13.63:13.63);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (11.46:11.46:11.46, 13.83:13.83:13.83);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (12.64:12.64:12.64, 13.92:13.92:13.92);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (10.18:10.18:10.18, 13.79:13.79:13.79);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (15.27:15.27:15.27, 16.20:16.20:16.20);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (13.61:13.61:13.61, 16.08:16.08:16.08);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (11.95:11.95:11.95, 16.35:16.35:16.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (16.81:16.81:16.81, 16.31:16.31:16.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (15.13:15.13:15.13, 16.20:16.20:16.20);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (13.23:13.23:13.23, 16.47:16.47:16.47);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (13.33:13.33:13.33, 16.53:16.53:16.53);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (11.96:11.96:11.96, 16.41:16.41:16.41);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (9.87:9.87:9.87, 16.70:16.70:16.70);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (16.59:16.59:16.59, 16.92:16.92:16.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (14.91:14.91:14.91, 16.80:16.80:16.80);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (13.04:13.04:13.04, 17.08:17.08:17.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (18.14:18.14:18.14, 17.04:17.04:17.04);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (16.45:16.45:16.45, 16.92:16.92:16.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (14.33:14.33:14.33, 17.20:17.20:17.20);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (14.42:14.42:14.42, 17.26:17.26:17.26);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (13.03:13.03:13.03, 17.14:17.14:17.14);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (10.68:10.68:10.68, 17.43:17.43:17.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22P(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (7.39:7.39:7.39, 8.36:8.36:8.36);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (6.37:6.37:6.37, 8.24:8.24:8.24);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (5.49:5.49:5.49, 8.19:8.19:8.19);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (8.23:8.23:8.23, 9.06:9.06:9.06);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (7.20:7.20:7.20, 8.94:8.94:8.94);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (6.13:6.13:6.13, 8.89:8.89:8.89);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (7.98:7.98:7.98, 11.12:11.12:11.12);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (8.98:8.98:8.98, 11.24:11.24:11.24);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (6.85:6.85:6.85, 11.49:11.49:11.49);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (7.11:7.11:7.11, 10.34:10.34:10.34);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (8.09:8.09:8.09, 10.46:10.46:10.46);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (6.19:6.19:6.19, 10.70:10.70:10.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22S(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (6.07:6.07:6.07, 8.45:8.45:8.45);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.43:5.43:5.43, 8.20:8.20:8.20);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (4.86:4.86:4.86, 8.14:8.14:8.14);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.63:6.63:6.63, 9.19:9.19:9.19);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.95:5.95:5.95, 8.94:8.94:8.94);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (5.26:5.26:5.26, 8.89:8.89:8.89);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.77:6.77:6.77, 11.56:11.56:11.56);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (7.42:7.42:7.42, 11.77:11.77:11.77);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (6.13:6.13:6.13, 12.08:12.08:12.08);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.21:6.21:6.21, 10.78:10.78:10.78);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.84:6.84:6.84, 11.00:11.00:11.00);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (5.70:5.70:5.70, 11.30:11.30:11.30);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22T(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (8.53:8.53:8.53, 10.26:10.26:10.26);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (7.50:7.50:7.50, 10.15:10.15:10.15);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (6.38:6.38:6.38, 10.11:10.11:10.11);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (9.38:9.38:9.38, 10.95:10.95:10.95);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (8.34:8.34:8.34, 10.84:10.84:10.84);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (7.03:7.03:7.03, 10.80:10.80:10.80);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (9.11:9.11:9.11, 13.23:13.23:13.23);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (10.13:10.13:10.13, 13.35:13.35:13.35);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (7.72:7.72:7.72, 13.60:13.60:13.60);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (8.23:8.23:8.23, 12.46:12.46:12.46);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (9.23:9.23:9.23, 12.58:12.58:12.58);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (7.05:7.05:7.05, 12.82:12.82:12.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112H(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (2.05:2.05:2.05, 2.68:2.68:2.68);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (1.98:1.98:1.98, 1.94:1.94:1.94);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (1.97:1.97:1.97, 1.80:1.80:1.80);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (2.81:2.81:2.81, 3.26:3.26:3.26);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (2.73:2.73:2.73, 2.51:2.51:2.51);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (2.69:2.69:2.69, 2.25:2.25:2.25);
      (C2 *> O) = (7.34:7.34:7.34, 3.71:3.71:3.71);
      (C1 *> O) = (6.39:6.39:6.39, 3.06:3.06:3.06);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112HP(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (1.94:1.94:1.94, 2.57:2.57:2.57);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (1.87:1.87:1.87, 1.85:1.85:1.85);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (1.86:1.86:1.86, 1.72:1.72:1.72);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (2.77:2.77:2.77, 3.11:3.11:3.11);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (2.69:2.69:2.69, 2.40:2.40:2.40);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (2.66:2.66:2.66, 2.13:2.13:2.13);
      (C2 *> O) = (7.03:7.03:7.03, 3.57:3.57:3.57);
      (C1 *> O) = (6.14:6.14:6.14, 2.98:2.98:2.98);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112HS(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (2.40:2.40:2.40, 2.97:2.97:2.97);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (2.33:2.33:2.33, 2.29:2.29:2.29);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (2.31:2.31:2.31, 2.10:2.10:2.10);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (3.01:3.01:3.01, 3.41:3.41:3.41);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (2.93:2.93:2.93, 2.72:2.72:2.72);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (2.90:2.90:2.90, 2.43:2.43:2.43);
      (C2 *> O) = (7.61:7.61:7.61, 3.88:3.88:3.88);
      (C1 *> O) = (6.94:6.94:6.94, 3.33:3.33:3.33);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112HT(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (C1 == 0 && C2 == 1) (A1 *> O) = (1.98:1.98:1.98, 2.60:2.60:2.60);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (1.91:1.91:1.91, 1.89:1.89:1.89);
      if (C1 == 1 && C2 == 1) (A1 *> O) = (1.90:1.90:1.90, 1.75:1.75:1.75);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (2.70:2.70:2.70, 3.15:3.15:3.15);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (2.63:2.63:2.63, 2.42:2.42:2.42);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (2.59:2.59:2.59, 2.17:2.17:2.17);
      (C2 *> O) = (7.09:7.09:7.09, 3.60:3.60:3.60);
      (C1 *> O) = (6.22:6.22:6.22, 2.98:2.98:2.98);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12H(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (1.81:1.81:1.81, 2.01:2.01:2.01);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (1.74:1.74:1.74, 1.47:1.47:1.47);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (1.72:1.72:1.72, 1.28:1.28:1.28);
      (B2 *> O) = (5.68:5.68:5.68, 2.45:2.45:2.45);
      (B1 *> O) = (4.69:4.69:4.69, 2.00:2.00:2.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12HP(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (1.67:1.67:1.67, 1.90:1.90:1.90);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (1.61:1.61:1.61, 1.37:1.37:1.37);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (1.58:1.58:1.58, 1.20:1.20:1.20);
      (B2 *> O) = (5.38:5.38:5.38, 2.34:2.34:2.34);
      (B1 *> O) = (4.45:4.45:4.45, 1.90:1.90:1.90);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12HS(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (2.19:2.19:2.19, 2.30:2.30:2.30);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (2.13:2.13:2.13, 1.86:1.86:1.86);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (2.10:2.10:2.10, 1.57:1.57:1.57);
      (B2 *> O) = (6.20:6.20:6.20, 2.73:2.73:2.73);
      (B1 *> O) = (5.45:5.45:5.45, 2.49:2.49:2.49);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12HT(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A1 *> O) = (1.69:1.69:1.69, 1.91:1.91:1.91);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (1.63:1.63:1.63, 1.38:1.38:1.38);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (1.60:1.60:1.60, 1.21:1.21:1.21);
      (B2 *> O) = (5.40:5.40:5.40, 2.35:2.35:2.35);
      (B1 *> O) = (4.49:4.49:4.49, 1.92:1.92:1.92);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13H(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (3.37:3.37:3.37, 2.47:2.47:2.47);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (3.37:3.37:3.37, 2.23:2.23:2.23);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (3.33:3.33:3.33, 1.89:1.89:1.89);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (3.15:3.15:3.15, 1.42:1.42:1.42);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (3.11:3.11:3.11, 1.26:1.26:1.26);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (3.11:3.11:3.11, 1.26:1.26:1.26);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (3.09:3.09:3.09, 1.20:1.20:1.20);
      (B3 *> O) = (8.26:8.26:8.26, 3.30:3.30:3.30);
      (B2 *> O) = (7.48:7.48:7.48, 3.23:3.23:3.23);
      (B1 *> O) = (5.16:5.16:5.16, 2.40:2.40:2.40);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13HP(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (3.00:3.00:3.00, 2.31:2.31:2.31);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (3.00:3.00:3.00, 2.08:2.08:2.08);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (2.96:2.96:2.96, 1.77:1.77:1.77);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (2.79:2.79:2.79, 1.26:1.26:1.26);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (2.75:2.75:2.75, 1.12:1.12:1.12);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (2.75:2.75:2.75, 1.12:1.12:1.12);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (2.73:2.73:2.73, 1.08:1.08:1.08);
      (B3 *> O) = (7.64:7.64:7.64, 3.14:3.14:3.14);
      (B2 *> O) = (6.88:6.88:6.88, 3.06:3.06:3.06);
      (B1 *> O) = (4.61:4.61:4.61, 2.22:2.22:2.22);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13HS(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (3.34:3.34:3.34, 3.48:3.48:3.48);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (3.34:3.34:3.34, 3.01:3.01:3.01);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (3.30:3.30:3.30, 2.52:2.52:2.52);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (3.12:3.12:3.12, 1.79:1.79:1.79);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (3.08:3.08:3.08, 1.58:1.58:1.58);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (3.08:3.08:3.08, 1.58:1.58:1.58);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (3.07:3.07:3.07, 1.51:1.51:1.51);
      (B3 *> O) = (7.75:7.75:7.75, 4.59:4.59:4.59);
      (B2 *> O) = (7.00:7.00:7.00, 4.26:4.26:4.26);
      (B1 *> O) = (4.60:4.60:4.60, 2.98:2.98:2.98);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13HT(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (2.98:2.98:2.98, 2.27:2.27:2.27);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (2.98:2.98:2.98, 2.05:2.05:2.05);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (2.94:2.94:2.94, 1.74:1.74:1.74);
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (2.77:2.77:2.77, 1.26:1.26:1.26);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (2.73:2.73:2.73, 1.12:1.12:1.12);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (2.73:2.73:2.73, 1.12:1.12:1.12);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (2.71:2.71:2.71, 1.08:1.08:1.08);
      (B3 *> O) = (7.62:7.62:7.62, 3.08:3.08:3.08);
      (B2 *> O) = (6.85:6.85:6.85, 3.00:3.00:3.00);
      (B1 *> O) = (4.69:4.69:4.69, 2.20:2.20:2.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222H(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (4.08:4.08:4.08, 2.91:2.91:2.91);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (4.24:4.24:4.24, 3.79:3.79:3.79);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (4.06:4.06:4.06, 2.67:2.67:2.67);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (3.94:3.94:3.94, 2.16:2.16:2.16);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (4.08:4.08:4.08, 2.91:2.91:2.91);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (3.91:3.91:3.91, 2.03:2.03:2.03);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (3.90:3.90:3.90, 1.96:1.96:1.96);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (4.04:4.04:4.04, 2.57:2.57:2.57);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (3.87:3.87:3.87, 1.82:1.82:1.82);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (5.09:5.09:5.09, 3.67:3.67:3.67);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (5.25:5.25:5.25, 4.61:4.61:4.61);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (5.07:5.07:5.07, 3.32:3.32:3.32);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (4.94:4.94:4.94, 2.79:2.79:2.79);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (5.09:5.09:5.09, 3.66:3.66:3.66);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (4.93:4.93:4.93, 2.57:2.57:2.57);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (4.91:4.91:4.91, 2.47:2.47:2.47);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (5.06:5.06:5.06, 3.20:3.20:3.20);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (4.89:4.89:4.89, 2.23:2.23:2.23);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.30:7.30:7.30, 3.85:3.85:3.85);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.49:7.49:7.49, 4.72:4.72:4.72);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (7.25:7.25:7.25, 3.40:3.40:3.40);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (7.49:7.49:7.49, 4.73:4.73:4.73);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (7.70:7.70:7.70, 5.66:5.66:5.66);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (7.44:7.44:7.44, 4.14:4.14:4.14);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.88:7.88:7.88, 3.38:3.38:3.38);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (8.06:8.06:8.06, 4.11:4.11:4.11);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (7.82:7.82:7.82, 2.93:2.93:2.93);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.33:6.33:6.33, 3.17:3.17:3.17);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.52:6.52:6.52, 3.95:3.95:3.95);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.26:6.26:6.26, 2.84:2.84:2.84);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.52:6.52:6.52, 3.95:3.95:3.95);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (6.72:6.72:6.72, 4.84:4.84:4.84);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (6.45:6.45:6.45, 3.49:3.49:3.49);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.90:6.90:6.90, 2.82:2.82:2.82);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (7.08:7.08:7.08, 3.47:3.47:3.47);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.84:6.84:6.84, 2.50:2.50:2.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.55:8.55:8.55, 4.62:4.62:4.62);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.29:8.29:8.29, 3.84:3.84:3.84);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (8.75:8.75:8.75, 3.55:3.55:3.55);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.83:8.83:8.83, 5.51:5.51:5.51);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.55:8.55:8.55, 4.62:4.62:4.62);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (9.02:9.02:9.02, 4.22:4.22:4.22);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (9.24:9.24:9.24, 4.13:4.13:4.13);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (9.00:9.00:9.00, 3.48:3.48:3.48);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (9.50:9.50:9.50, 3.11:3.11:3.11);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (9.48:9.48:9.48, 5.39:5.39:5.39);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (9.22:9.22:9.22, 4.51:4.51:4.51);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (9.68:9.68:9.68, 4.13:4.13:4.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (9.76:9.76:9.76, 6.33:6.33:6.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (9.48:9.48:9.48, 5.39:5.39:5.39);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (9.95:9.95:9.95, 4.87:4.87:4.87);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (10.17:10.17:10.17, 4.77:4.77:4.77);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (9.94:9.94:9.94, 4.03:4.03:4.03);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (10.44:10.44:10.44, 3.54:3.54:3.54);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222HP(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (3.96:3.96:3.96, 2.82:2.82:2.82);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (4.12:4.12:4.12, 3.68:3.68:3.68);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (3.94:3.94:3.94, 2.60:2.60:2.60);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (3.81:3.81:3.81, 2.09:2.09:2.09);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (3.96:3.96:3.96, 2.82:2.82:2.82);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (3.79:3.79:3.79, 1.97:1.97:1.97);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (3.77:3.77:3.77, 1.90:1.90:1.90);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (3.92:3.92:3.92, 2.50:2.50:2.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (3.75:3.75:3.75, 1.76:1.76:1.76);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (4.90:4.90:4.90, 3.49:3.49:3.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (5.06:5.06:5.06, 4.38:4.38:4.38);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (4.88:4.88:4.88, 3.15:3.15:3.15);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (4.75:4.75:4.75, 2.65:2.65:2.65);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (4.90:4.90:4.90, 3.48:3.48:3.48);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (4.73:4.73:4.73, 2.44:2.44:2.44);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (4.72:4.72:4.72, 2.34:2.34:2.34);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (4.87:4.87:4.87, 3.04:3.04:3.04);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (4.70:4.70:4.70, 2.12:2.12:2.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (6.96:6.96:6.96, 3.73:3.73:3.73);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.15:7.15:7.15, 4.59:4.59:4.59);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (6.90:6.90:6.90, 3.30:3.30:3.30);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (7.16:7.16:7.16, 4.51:4.51:4.51);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (7.37:7.37:7.37, 5.40:5.40:5.40);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (7.11:7.11:7.11, 3.95:3.95:3.95);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.54:7.54:7.54, 3.26:3.26:3.26);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.72:7.72:7.72, 3.97:3.97:3.97);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (7.49:7.49:7.49, 2.83:2.83:2.83);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.05:6.05:6.05, 3.07:3.07:3.07);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.24:6.24:6.24, 3.84:3.84:3.84);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (5.99:5.99:5.99, 2.76:2.76:2.76);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.25:6.25:6.25, 3.77:3.77:3.77);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (6.46:6.46:6.46, 4.62:4.62:4.62);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (6.19:6.19:6.19, 3.33:3.33:3.33);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.63:6.63:6.63, 2.73:2.73:2.73);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.81:6.81:6.81, 3.36:3.36:3.36);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.57:6.57:6.57, 2.42:2.42:2.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.18:8.18:8.18, 4.48:4.48:4.48);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.93:7.93:7.93, 3.71:3.71:3.71);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (8.38:8.38:8.38, 3.45:3.45:3.45);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.48:8.48:8.48, 5.26:5.26:5.26);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.20:8.20:8.20, 4.41:4.41:4.41);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (8.67:8.67:8.67, 4.04:4.04:4.04);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.88:8.88:8.88, 3.98:3.98:3.98);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.65:8.65:8.65, 3.35:3.35:3.35);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (9.14:9.14:9.14, 3.01:3.01:3.01);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (9.05:9.05:9.05, 5.23:5.23:5.23);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (8.80:8.80:8.80, 4.37:4.37:4.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (9.26:9.26:9.26, 4.01:4.01:4.01);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (9.35:9.35:9.35, 6.04:6.04:6.04);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (9.07:9.07:9.07, 5.14:5.14:5.14);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (9.55:9.55:9.55, 4.66:4.66:4.66);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (9.75:9.75:9.75, 4.59:4.59:4.59);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (9.52:9.52:9.52, 3.89:3.89:3.89);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (10.03:10.03:10.03, 3.43:3.43:3.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222HT(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (3.89:3.89:3.89, 2.79:2.79:2.79);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (4.05:4.05:4.05, 3.62:3.62:3.62);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (3.87:3.87:3.87, 2.56:2.56:2.56);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (3.74:3.74:3.74, 2.06:2.06:2.06);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (3.89:3.89:3.89, 2.78:2.78:2.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (3.72:3.72:3.72, 1.94:1.94:1.94);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (3.71:3.71:3.71, 1.87:1.87:1.87);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (3.85:3.85:3.85, 2.47:2.47:2.47);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (3.68:3.68:3.68, 1.74:1.74:1.74);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (4.81:4.81:4.81, 3.46:3.46:3.46);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (4.97:4.97:4.97, 4.34:4.34:4.34);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (4.79:4.79:4.79, 3.13:3.13:3.13);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (4.66:4.66:4.66, 2.63:2.63:2.63);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (4.81:4.81:4.81, 3.45:3.45:3.45);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (4.64:4.64:4.64, 2.42:2.42:2.42);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (4.63:4.63:4.63, 2.33:2.33:2.33);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (4.77:4.77:4.77, 3.02:3.02:3.02);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (4.61:4.61:4.61, 2.11:2.11:2.11);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (6.89:6.89:6.89, 3.68:3.68:3.68);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.08:7.08:7.08, 4.52:4.52:4.52);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (6.84:6.84:6.84, 3.25:3.25:3.25);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (7.09:7.09:7.09, 4.47:4.47:4.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (7.29:7.29:7.29, 5.35:5.35:5.35);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (7.03:7.03:7.03, 3.91:3.91:3.91);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.47:7.47:7.47, 3.23:3.23:3.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.65:7.65:7.65, 3.93:3.93:3.93);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (7.41:7.41:7.41, 2.81:2.81:2.81);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.00:6.00:6.00, 3.04:3.04:3.04);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.19:6.19:6.19, 3.79:3.79:3.79);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (5.94:5.94:5.94, 2.72:2.72:2.72);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.20:6.20:6.20, 3.75:3.75:3.75);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (6.40:6.40:6.40, 4.59:4.59:4.59);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (6.14:6.14:6.14, 3.31:3.31:3.31);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.58:6.58:6.58, 2.70:2.70:2.70);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.76:6.76:6.76, 3.33:3.33:3.33);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.52:6.52:6.52, 2.40:2.40:2.40);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.12:8.12:8.12, 4.43:4.43:4.43);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.86:7.86:7.86, 3.67:3.67:3.67);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (8.32:8.32:8.32, 3.41:3.41:3.41);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.40:8.40:8.40, 5.22:5.22:5.22);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.13:8.13:8.13, 4.38:4.38:4.38);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (8.59:8.59:8.59, 4.01:4.01:4.01);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.81:8.81:8.81, 3.94:3.94:3.94);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.58:8.58:8.58, 3.32:3.32:3.32);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (9.08:9.08:9.08, 2.98:2.98:2.98);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (8.97:8.97:8.97, 5.16:5.16:5.16);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (8.71:8.71:8.71, 4.32:4.32:4.32);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (9.17:9.17:9.17, 3.96:3.96:3.96);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (9.26:9.26:9.26, 5.98:5.98:5.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.98:8.98:8.98, 5.10:5.10:5.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (9.45:9.45:9.45, 4.62:4.62:4.62);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (9.66:9.66:9.66, 4.54:4.54:4.54);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (9.43:9.43:9.43, 3.85:3.85:3.85);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (9.94:9.94:9.94, 3.39:3.39:3.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222S(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (4.80:4.80:4.80, 3.11:3.11:3.11);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (4.95:4.95:4.95, 3.87:3.87:3.87);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (4.78:4.78:4.78, 2.86:2.86:2.86);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (4.65:4.65:4.65, 2.44:2.44:2.44);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (4.79:4.79:4.79, 3.13:3.13:3.13);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (4.63:4.63:4.63, 2.29:2.29:2.29);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (4.61:4.61:4.61, 2.21:2.21:2.21);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (4.75:4.75:4.75, 2.77:2.77:2.77);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (4.58:4.58:4.58, 2.04:2.04:2.04);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (5.57:5.57:5.57, 3.72:3.72:3.72);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (5.72:5.72:5.72, 4.53:4.53:4.53);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (5.55:5.55:5.55, 3.39:3.39:3.39);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (5.42:5.42:5.42, 2.99:2.99:2.99);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (5.56:5.56:5.56, 3.75:3.75:3.75);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (5.40:5.40:5.40, 2.75:2.75:2.75);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (5.39:5.39:5.39, 2.65:2.65:2.65);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (5.52:5.52:5.52, 3.29:3.29:3.29);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (5.36:5.36:5.36, 2.41:2.41:2.41);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.92:7.92:7.92, 4.08:4.08:4.08);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (8.10:8.10:8.10, 4.84:4.84:4.84);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (7.86:7.86:7.86, 3.62:3.62:3.62);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.12:8.12:8.12, 4.83:4.83:4.83);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (8.31:8.31:8.31, 5.63:5.63:5.63);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (8.06:8.06:8.06, 4.26:4.26:4.26);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (8.55:8.55:8.55, 3.59:3.59:3.59);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (8.72:8.72:8.72, 4.23:4.23:4.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (8.49:8.49:8.49, 3.13:3.13:3.13);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (7.25:7.25:7.25, 3.52:3.52:3.52);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (7.43:7.43:7.43, 4.23:4.23:4.23);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (7.18:7.18:7.18, 3.15:3.15:3.15);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (7.44:7.44:7.44, 4.21:4.21:4.21);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (7.64:7.64:7.64, 4.99:4.99:4.99);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (7.37:7.37:7.37, 3.73:3.73:3.73);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (7.87:7.87:7.87, 3.12:3.12:3.12);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (8.04:8.04:8.04, 3.71:3.71:3.71);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (7.80:7.80:7.80, 2.76:2.76:2.76);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (10.12:10.12:10.12, 4.81:4.81:4.81);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (9.86:9.86:9.86, 4.13:4.13:4.13);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (10.39:10.39:10.39, 3.81:3.81:3.81);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (10.43:10.43:10.43, 5.57:5.57:5.57);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (10.14:10.14:10.14, 4.82:4.82:4.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (10.68:10.68:10.68, 4.40:4.40:4.40);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (10.89:10.89:10.89, 4.29:4.29:4.29);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (10.65:10.65:10.65, 3.72:3.72:3.72);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (11.22:11.22:11.22, 3.31:3.31:3.31);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (10.92:10.92:10.92, 5.46:5.46:5.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (10.65:10.65:10.65, 4.72:4.72:4.72);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (11.19:11.19:11.19, 4.31:4.31:4.31);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (11.23:11.23:11.23, 6.25:6.25:6.25);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (10.93:10.93:10.93, 5.47:5.47:5.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (11.48:11.48:11.48, 4.95:4.95:4.95);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (11.69:11.69:11.69, 4.83:4.83:4.83);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (11.45:11.45:11.45, 4.20:4.20:4.20);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (12.03:12.03:12.03, 3.69:3.69:3.69);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22H(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (3.53:3.53:3.53, 2.15:2.15:2.15);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (3.38:3.38:3.38, 1.60:1.60:1.60);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (3.33:3.33:3.33, 1.41:1.41:1.41);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.53:4.53:4.53, 2.68:2.68:2.68);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.39:4.39:4.39, 2.03:2.03:2.03);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.34:4.34:4.34, 1.74:1.74:1.74);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.54:6.54:6.54, 2.76:2.76:2.76);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.71:6.71:6.71, 3.35:3.35:3.35);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (7.12:7.12:7.12, 2.36:2.36:2.36);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.55:5.55:5.55, 2.30:2.30:2.30);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.73:5.73:5.73, 2.79:2.79:2.79);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (6.13:6.13:6.13, 2.02:2.02:2.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22HP(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (3.26:3.26:3.26, 2.17:2.17:2.17);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (3.12:3.12:3.12, 1.61:1.61:1.61);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (3.07:3.07:3.07, 1.43:1.43:1.43);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.23:4.23:4.23, 2.60:2.60:2.60);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.09:4.09:4.09, 1.97:1.97:1.97);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.05:4.05:4.05, 1.68:1.68:1.68);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.16:6.16:6.16, 2.71:2.71:2.71);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.39:6.39:6.39, 3.23:3.23:3.23);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (6.75:6.75:6.75, 2.28:2.28:2.28);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.24:5.24:5.24, 2.24:2.24:2.24);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.46:5.46:5.46, 2.70:2.70:2.70);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (5.82:5.82:5.82, 1.94:1.94:1.94);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22HT(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (3.20:3.20:3.20, 2.12:2.12:2.12);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (3.07:3.07:3.07, 1.57:1.57:1.57);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (3.02:3.02:3.02, 1.39:1.39:1.39);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.15:4.15:4.15, 2.58:2.58:2.58);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.01:4.01:4.01, 1.96:1.96:1.96);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (3.97:3.97:3.97, 1.67:1.67:1.67);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.11:6.11:6.11, 2.66:2.66:2.66);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.33:6.33:6.33, 3.21:3.21:3.21);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (6.70:6.70:6.70, 2.26:2.26:2.26);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.21:5.21:5.21, 2.20:2.20:2.20);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.42:5.42:5.42, 2.68:2.68:2.68);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (5.79:5.79:5.79, 1.92:1.92:1.92);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22S(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay
      if (B1 == 0 && B2 == 1) (A2 *> O) = (3.86:3.86:3.86, 2.48:2.48:2.48);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (3.73:3.73:3.73, 1.92:1.92:1.92);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (3.68:3.68:3.68, 1.68:1.68:1.68);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.61:4.61:4.61, 2.98:2.98:2.98);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.48:4.48:4.48, 2.36:2.36:2.36);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.43:4.43:4.43, 2.01:2.01:2.01);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (7.08:7.08:7.08, 3.15:3.15:3.15);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (7.28:7.28:7.28, 3.76:3.76:3.76);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (7.65:7.65:7.65, 2.70:2.70:2.70);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.29:6.29:6.29, 2.68:2.68:2.68);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.49:6.49:6.49, 3.24:3.24:3.24);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (6.85:6.85:6.85, 2.35:2.35:2.35);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.94:5.94:5.94, 7.76:7.76:7.76);
      (I2 *> O) = (5.10:5.10:5.10, 7.06:7.06:7.06);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.02:5.02:5.02, 6.87:6.87:6.87);
      (B1 *> O) = (10.99:10.99:10.99, 9.50:9.50:9.50);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1P(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.25:6.25:6.25, 8.49:8.49:8.49);
      (B1 *> O) = (11.86:11.86:11.86, 9.66:9.66:9.66);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1S(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.42:4.42:4.42, 5.58:5.58:5.58);
      (B1 *> O) = (3.39:3.39:3.39, 2.02:2.02:2.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1T(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.55:5.55:5.55, 7.23:7.23:7.23);
      (B1 *> O) = (13.45:13.45:13.45, 9.32:9.32:9.32);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2P(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.04:6.04:6.04, 8.31:8.31:8.31);
      (I2 *> O) = (5.31:5.31:5.31, 7.57:7.57:7.57);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2S(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.93:4.93:4.93, 7.82:7.82:7.82);
      (I2 *> O) = (4.53:4.53:4.53, 7.09:7.09:7.09);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2T(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.86:5.86:5.86, 7.17:7.17:7.17);
      (I2 *> O) = (4.92:4.92:4.92, 6.18:6.18:6.18);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (7.40:7.40:7.40, 10.42:10.42:10.42);
      (I2 *> O) = (6.80:6.80:6.80, 9.71:9.71:9.71);
      (I3 *> O) = (5.61:5.61:5.61, 7.59:7.59:7.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (7.09:7.09:7.09, 10.26:10.26:10.26);
      (I2 *> O) = (6.52:6.52:6.52, 9.61:9.61:9.61);
      (B1 *> O) = (11.51:11.51:11.51, 9.53:9.53:9.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1P(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.05:8.05:8.05, 12.46:12.46:12.46);
      (I2 *> O) = (7.41:7.41:7.41, 11.81:11.81:11.81);
      (B1 *> O) = (12.93:12.93:12.93, 11.80:11.80:11.80);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1S(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.52:5.52:5.52, 10.54:10.54:10.54);
      (I2 *> O) = (5.27:5.27:5.27, 9.88:9.88:9.88);
      (B1 *> O) = (9.35:9.35:9.35, 9.53:9.53:9.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1T(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.38:8.38:8.38, 15.58:15.58:15.58);
      (I2 *> O) = (7.82:7.82:7.82, 14.94:14.94:14.94);
      (B1 *> O) = (13.77:13.77:13.77, 14.97:14.97:14.97);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.44:5.44:5.44, 6.64:6.64:6.64);
      (B1 *> O) = (3.35:3.35:3.35, 2.57:2.57:2.57);
      (B2 *> O) = (4.08:4.08:4.08, 2.87:2.87:2.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2P(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.22:8.22:8.22, 12.79:12.79:12.79);
      (B1 *> O) = (11.53:11.53:11.53, 12.17:12.17:12.17);
      (B2 *> O) = (12.74:12.74:12.74, 14.22:14.22:14.22);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2S(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.03:5.03:5.03, 5.99:5.99:5.99);
      (B1 *> O) = (4.01:4.01:4.01, 2.76:2.76:2.76);
      (B2 *> O) = (4.75:4.75:4.75, 3.04:3.04:3.04);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2T(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.87:8.87:8.87, 15.69:15.69:15.69);
      (B1 *> O) = (12.25:12.25:12.25, 15.15:15.15:15.15);
      (B2 *> O) = (13.30:13.30:13.30, 17.20:17.20:17.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3P(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.85:8.85:8.85, 13.26:13.26:13.26);
      (I2 *> O) = (8.12:8.12:8.12, 12.56:12.56:12.56);
      (I3 *> O) = (6.92:6.92:6.92, 10.53:10.53:10.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3S(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.08:6.08:6.08, 9.38:9.38:9.38);
      (I2 *> O) = (5.73:5.73:5.73, 8.72:8.72:8.72);
      (I3 *> O) = (4.91:4.91:4.91, 6.79:6.79:6.79);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3T(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.36:8.36:8.36, 16.70:16.70:16.70);
      (I2 *> O) = (7.82:7.82:7.82, 15.99:15.99:15.99);
      (I3 *> O) = (6.94:6.94:6.94, 14.01:14.01:14.01);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module PDI(O, EB);
   input EB;
   output O;
   supply0 vss;

//Function Block
`protect
   bufif0 g1(O, vss, EB);

//Specify Block
   specify

      //  Module Path Delay
      (EB *> O) = (0.00:0.00:0.00, 3.58:3.58:3.58, 2.81:2.81:2.81, 0.00:0.00:0.00, 0.00:0.00:0.00, 3.58:3.58:3.58);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.3 --//
`resetall
`timescale 10ps/1ps
`celldefine
module PDIX(O, EB);
   input EB;
   output O;
   supply0 vss;

//Function Block
`protect
   bufif0 (weak1, weak0) g1(O, vss, EB);

//Specify Block
   specify

      //  Module Path Delay
      (EB *> O) = (0.00:0.00:0.00, 80.12:80.12:80.12, 91.09:91.09:91.09, 0.00:0.00:0.00, 0.00:0.00:0.00, 80.12:80.12:80.12);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module PUI(O, E);
   input E;
   output O;
   supply1 vcc;

//Function Block
`protect
   bufif1 g1(O, vcc, E);

//Specify Block
   specify

      //  Module Path Delay
      (E *> O) = (2.97:2.97:2.97, 0.00:0.00:0.00, 0.00:0.00:0.00, 2.97:2.97:2.97, 6.96:6.96:6.96, 0.00:0.00:0.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDBHN(Q, D, CKB);
   reg flag; // Notifier flag
   output Q;
   input D, CKB;
   supply1 vcc;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  vcc,  flag );
   not g1(ck,  d_CKB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (12.31:12.31:12.31, 14.21:14.21:14.21);
      (D *> Q) = (6.87:6.87:6.87, 8.94:8.94:8.94);

      //  Setup and Hold Time
      specparam setup_D_CKB = 24.18;
      specparam hold_D_CKB = 10.91;
      $setuphold(posedge CKB, posedge D, 5.10:5.10:5.10, -2.97:-2.97:-2.97, flag,,,d_CKB, d_D);
      $setuphold(posedge CKB, negedge D, 7.07:7.07:7.07, -3.71:-3.71:-3.71, flag,,,d_CKB, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CKB = 36.91;
      $width(negedge CKB, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDBHS(Q, D, CKB);
   reg flag; // Notifier flag
   output Q;
   input D, CKB;
   supply1 vcc;

   wire d_CKB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  vcc,  flag );
   not g1(ck,  d_CKB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (12.24:12.24:12.24, 14.61:14.61:14.61);
      (D *> Q) = (6.99:6.99:6.99, 10.55:10.55:10.55);

      //  Setup and Hold Time
      specparam setup_D_CKB = 25.84;
      specparam hold_D_CKB = 9.64;
      $setuphold(posedge CKB, posedge D, 5.10:5.10:5.10, -3.22:-3.22:-3.22, flag,,,d_CKB, d_D);
      $setuphold(posedge CKB, negedge D, 9.04:9.04:9.04, -4.59:-4.59:-4.59, flag,,,d_CKB, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CKB = 34.47;
      $width(negedge CKB, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFN(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.11:14.11:14.11, 13.20:13.20:13.20);

      //  Setup and Hold Time
      specparam setup_D_CK = 24.90;
      specparam hold_D_CK = 8.77;
      $setuphold(posedge CK, posedge D, 2.85:2.85:2.85, -1.95:-1.95:-1.95, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 4.33:4.33:4.33, -1.09:-1.09:-1.09, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 39.56;
      specparam mpw_neg_CK = 33.00;
      $width(posedge CK, 10.99:10.99:10.99, 0, flag);
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFP(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.46:13.46:13.46, 15.09:15.09:15.09);

      //  Setup and Hold Time
      specparam setup_D_CK = 24.53;
      specparam hold_D_CK = 8.73;
      $setuphold(posedge CK, posedge D, 4.33:4.33:4.33, -1.95:-1.95:-1.95, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 3.09:3.09:3.09, 0.02:0.02:0.02, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 44.62;
      specparam mpw_neg_CK = 32.87;
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 20.78:20.78:20.78, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBN(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.56:14.56:14.56, 14.78:14.78:14.78);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.00:6.00:6.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 6.30:6.30:6.30, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.34:3.34:3.34, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBP(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.82:14.82:14.82, 15.77:15.77:15.77);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.50:6.50:6.50);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.56:5.56:5.56, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.59:3.59:3.59, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.45:7.45:7.45, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
      $width(negedge CK, 18.69:18.69:18.69, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBS(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.80:13.80:13.80, 14.60:14.60:14.60);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.05:6.05:6.05);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 6.30:6.30:6.30, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.34:3.34:3.34, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBT(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.03:16.03:16.03, 17.20:17.20:17.20);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 8.00:8.00:8.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.56:5.56:5.56, -2.13:-2.13:-2.13, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 3.59:3.59:3.59, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 7.42:7.42:7.42, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 18.69:18.69:18.69, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRSBN(Q, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB, SB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  RB,  SB,  flag );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.78:14.78:14.78, 15.70:15.70:15.70);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.17:6.17:6.17);
      (negedge SB *> (Q :1'bx)) = (15.41:15.41:15.41, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 7.04:7.04:7.04, -2.20:-2.20:-2.20, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 4.82:4.82:4.82, -0.48:-0.48:-0.48, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 9.50;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.26;
      $recovery(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& d_D, posedge RB, 8.65:8.65:8.65, flag);
      $hold(posedge CK &&& ~d_D, posedge SB, 2.53:2.53:2.53, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.53;
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
      $width(negedge SB, 15.98:15.98:15.98, 0, flag);
      $width(negedge CK, 20.41:20.41:20.41, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFS(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.56:13.56:13.56, 11.46:11.46:11.46);

      //  Setup and Hold Time
      specparam setup_D_CK = 25.19;
      specparam hold_D_CK = 8.78;
      $setuphold(posedge CK, posedge D, 2.85:2.85:2.85, -1.95:-1.95:-1.95, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 4.08:4.08:4.08, -1.21:-1.21:-1.21, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 38.62;
      specparam mpw_neg_CK = 33.36;
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZN(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.10:14.10:14.10, 13.32:13.32:13.32);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.31;
      specparam hold_D_CK = 4.78;
      specparam setup_TD_CK = 26.95;
      specparam hold_TD_CK = 6.44;
      specparam setup_SEL_CK = 34.63;
      specparam hold_SEL_CK = 9.43;
      $setuphold(posedge CK, posedge D &&& ~SEL, 4.57:4.57:4.57, -3.68:-3.68:-3.68, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 9.26:9.26:9.26, -4.12:-4.12:-4.12, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 10.24:10.24:10.24, -7.63:-7.63:-7.63, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 25.29:25.29:25.29, -9.22:-9.22:-9.22, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 26.03:26.03:26.03, -8.37:-8.37:-8.37, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 10.24:10.24:10.24, -7.13:-7.13:-7.13, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 39.56;
      specparam mpw_neg_CK = 32.62;
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZP(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.43:13.43:13.43, 15.04:15.04:15.04);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.12;
      specparam hold_D_CK = 4.83;
      specparam setup_TD_CK = 26.74;
      specparam hold_TD_CK = 6.45;
      specparam setup_SEL_CK = 34.47;
      specparam hold_SEL_CK = 9.46;
      $setuphold(posedge CK, posedge D &&& ~SEL, 6.30:6.30:6.30, -3.43:-3.43:-3.43, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 9.01:9.01:9.01, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.71:12.71:12.71, -7.38:-7.38:-7.38, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 27.26:27.26:27.26, -11.44:-11.44:-11.44, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 28.00:28.00:28.00, -8.12:-8.12:-8.12, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 10.98:10.98:10.98, -4.91:-4.91:-4.91, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 44.61;
      specparam mpw_neg_CK = 32.46;
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 28.30:28.30:28.30, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBN(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.67:14.67:14.67, 14.89:14.89:14.89);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.04:6.04:6.04);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 8.03:8.03:8.03, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.51:9.51:9.51, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.00:28.00:28.00, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.46:12.46:12.46, -5.41:-5.41:-5.41, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 14.19:14.19:14.19, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.26:27.26:27.26, -14.04:-14.04:-14.04, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.66:7.66:7.66, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBP(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.83:14.83:14.83, 15.80:15.80:15.80);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.50:6.50:6.50);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.29:7.29:7.29, -3.68:-3.68:-3.68, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.51:9.51:9.51, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.25:28.25:28.25, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 11.97:11.97:11.97, -5.41:-5.41:-5.41, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 13.70:13.70:13.70, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.51:27.51:27.51, -12.33:-12.33:-12.33, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.42:7.42:7.42, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 10.93:10.93:10.93, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBS(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.86:13.86:13.86, 14.67:14.67:14.67);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.06:6.06:6.06);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 8.03:8.03:8.03, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.51:9.51:9.51, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.00:28.00:28.00, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.46:12.46:12.46, -5.41:-5.41:-5.41, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 14.19:14.19:14.19, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.26:27.26:27.26, -12.77:-12.77:-12.77, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.91:7.91:7.91, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBT(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.05:16.05:16.05, 17.23:17.23:17.23);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 8.02:8.02:8.02);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.29:7.29:7.29, -3.68:-3.68:-3.68, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 9.51:9.51:9.51, -4.42:-4.42:-4.42, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.25:28.25:28.25, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 11.97:11.97:11.97, -5.41:-5.41:-5.41, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 13.70:13.70:13.70, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 27.51:27.51:27.51, -12.33:-12.33:-12.33, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 7.42:7.42:7.42, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CK, 25.83:25.83:25.83, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRSBN(Q, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, TD, CK, RB, SB, SEL;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d1,  d_CK,  RB,  SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, SB, RB);
or (_SB_or_RB_, SB, RB);
assign D_flag1 = D_flag;
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");




//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.81:14.81:14.81, 15.73:15.73:15.73);
      (negedge SB *> (Q :1'bx)) = (15.41:15.41:15.41, 0.00:0.00:0.00);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.17:6.17:6.17);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.71;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 8.77:8.77:8.77, -3.93:-3.93:-3.93, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 11.23:11.23:11.23, -4.67:-4.67:-4.67, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 31.20:31.20:31.20, -8.61:-8.61:-8.61, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 13.20:13.20:13.20, -5.65:-5.65:-5.65, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 14.93:14.93:14.93, -7.87:-7.87:-7.87, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 30.46:30.46:30.46, -14.78:-14.78:-14.78, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 10.35;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.29;
      $recovery(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, flag);
      $recovery(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, flag);
      $hold(posedge CK &&& D_flag1, posedge RB, 8.65:8.65:8.65, flag);
      $hold(posedge CK &&& ~D_flag1, posedge SB, 2.48:2.48:2.48, flag);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 15.11;
      specparam mpw_pos_CK = 13.02;
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
      $width(negedge SB, 15.98:15.98:15.98, 0, flag);
      $width(negedge CK, 28.54:28.54:28.54, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZS(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.57:13.57:13.57, 11.46:11.46:11.46);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.60;
      specparam hold_D_CK = 4.82;
      specparam setup_TD_CK = 27.22;
      specparam hold_TD_CK = 6.45;
      specparam setup_SEL_CK = 34.96;
      specparam hold_SEL_CK = 9.44;
      $setuphold(posedge CK, posedge D &&& ~SEL, 4.57:4.57:4.57, -3.68:-3.68:-3.68, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 9.01:9.01:9.01, -4.12:-4.12:-4.12, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 10.24:10.24:10.24, -7.63:-7.63:-7.63, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 25.29:25.29:25.29, -9.22:-9.22:-9.22, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 26.03:26.03:26.03, -8.37:-8.37:-8.37, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 10.24:10.24:10.24, -7.13:-7.13:-7.13, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 38.56;
      specparam mpw_neg_CK = 32.92;
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLHN(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (11.35:11.35:11.35, 12.12:12.12:12.12);
      (D *> Q) = (6.89:6.89:6.89, 8.94:8.94:8.94);

      //  Setup and Hold Time
      specparam setup_D_CK = 23.58;
      specparam hold_D_CK = 8.28;
      $setuphold(negedge CK, posedge D, 0.91:0.91:0.91, 1.22:1.22:1.22, flag,,,d_CK, d_D);
      $setuphold(negedge CK, negedge D, 5.84:5.84:5.84, -0.82:-0.82:-0.82, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 35.53;
      $width(posedge CK, 9.02:9.02:9.02, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLHP(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.97:12.97:12.97, 13.98:13.98:13.98);
      (D *> Q) = (8.32:8.32:8.32, 10.69:10.69:10.69);

      //  Setup and Hold Time
      specparam setup_D_CK = 27.58;
      specparam hold_D_CK = 8.43;
      $setuphold(negedge CK, posedge D, 2.14:2.14:2.14, -0.01:-0.01:-0.01, flag,,,d_CK, d_D);
      $setuphold(negedge CK, negedge D, 7.56:7.56:7.56, -1.93:-1.93:-1.93, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 39.08;
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLHRBN(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.62:13.62:13.62, 13.48:13.48:13.48);
      (D *> Q) = (9.67:9.67:9.67, 9.89:9.89:9.89);
      (RB *> Q) = (10.10:10.10:10.10, 7.09:7.09:7.09);

      //  Setup and Hold Time
      specparam setup_D_CK = 32.71;
      specparam hold_D_CK = 7.82;
      $setuphold(negedge CK &&& RB, posedge D, 3.62:3.62:3.62, -0.75:-0.75:-0.75, flag,,,d_CK, d_D);
      $setuphold(negedge CK &&& RB, negedge D, 6.58:6.58:6.58, -2.73:-2.73:-2.73, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 30.59;
      specparam recovery_CK_RB = 18.14;
      $recovery(posedge RB, negedge CK, 3.96:3.96:3.96, flag);
      $hold(negedge CK, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 41.71;
      specparam mpw_neg_RB = 24.41;
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLHRBP(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.19:15.19:15.19, 14.52:14.52:14.52);
      (D *> Q) = (11.17:11.17:11.17, 10.32:10.32:10.32);
      (RB *> Q) = (11.53:11.53:11.53, 8.24:8.24:8.24);

      //  Setup and Hold Time
      specparam setup_D_CK = 36.60;
      specparam hold_D_CK = 8.35;
      $setuphold(negedge CK &&& RB, posedge D, 4.85:4.85:4.85, -2.23:-2.23:-2.23, flag,,,d_CK, d_D);
      $setuphold(negedge CK &&& RB, negedge D, 6.82:6.82:6.82, -2.73:-2.73:-2.73, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 33.26;
      specparam recovery_CK_RB = 18.70;
      $recovery(posedge RB, negedge CK, 5.20:5.20:5.20, flag);
      $hold(negedge CK, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 43.26;
      specparam mpw_neg_RB = 28.96;
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
      $width(negedge RB, 12.90:12.90:12.90, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLHRBS(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.92:13.92:13.92, 13.91:13.91:13.91);
      (D *> Q) = (10.20:10.20:10.20, 12.66:12.66:12.66);
      (RB *> Q) = (10.82:10.82:10.82, 6.32:6.32:6.32);

      //  Setup and Hold Time
      specparam setup_D_CK = 36.72;
      specparam hold_D_CK = 5.12;
      $setuphold(negedge CK &&& RB, posedge D, 4.36:4.36:4.36, -1.25:-1.25:-1.25, flag,,,d_CK, d_D);
      $setuphold(negedge CK &&& RB, negedge D, 9.54:9.54:9.54, -3.92:-3.92:-3.92, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 36.29;
      specparam recovery_CK_RB = 18.12;
      $recovery(posedge RB, negedge CK, 4.95:4.95:4.95, flag);
      $hold(negedge CK, posedge RB, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 41.62;
      specparam mpw_neg_RB = 21.38;
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLHS(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_CK,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (11.46:11.46:11.46, 12.23:12.23:12.23);
      (D *> Q) = (7.01:7.01:7.01, 10.55:10.55:10.55);

      //  Setup and Hold Time
      specparam setup_D_CK = 27.71;
      specparam hold_D_CK = 6.76;
      $setuphold(negedge CK, posedge D, 1.15:1.15:1.15, 1.22:1.22:1.22, flag,,,d_CK, d_D);
      $setuphold(negedge CK, negedge D, 7.81:7.81:7.81, -1.04:-1.04:-1.04, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 35.72;
      $width(posedge CK, 9.08:9.08:9.08, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLHSN(Q, D, CK, S);
   reg flag; // Notifier flag
   input D, CK, S;
   output Q;

   wire d_CK, d_D;

//Function Block
`protect
   dlhsb_udp g1(qt,  d_D,  d_CK,  sb,  flag );
   buf g2(Q, qt);
   not g4(sb, S);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.93:12.93:12.93, 14.63:14.63:14.63);
      (D *> Q) = (8.54:8.54:8.54, 14.01:14.01:14.01);
      (S *> Q) = (7.05:7.05:7.05, 14.92:14.92:14.92);

      //  Setup and Hold Time
      specparam setup_D_CK = 29.59;
      specparam hold_D_CK = 7.05;
      $setuphold(negedge CK &&& (~S), posedge D, 2.14:2.14:2.14, 0.23:0.23:0.23, flag,,,d_CK, d_D);
      $setuphold(negedge CK &&& (~S), negedge D, 10.52:10.52:10.52, -1.93:-1.93:-1.93, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_S_CK = 24.06;
      specparam recovery_CK_S = 17.92;
      $recovery(negedge S, negedge CK, 11.36:11.36:11.36, flag);
      $hold(negedge CK, negedge S, 0.00:0.00:0.00, flag);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 40.15;
      specparam mpw_pos_S = 28.56;
      $width(posedge CK, 10.99:10.99:10.99, 0, flag);
      $width(posedge S, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module RAM2(QB, QBZ, D, W, RD);
   reg flag; // Notifier flag
   output QBZ;
   input D, W, RD;
   output QB;
   supply1 vcc;

   wire d_W, d_D;

//Function Block
`protect
   dlhrb_udp g1 (qt,  d_D,  d_W,  vcc,  flag );
   not       g2 (QB, qt);
   notif1    g3 (QBZ, qt, RD);

//Specify Block
   specify

      //  Module Path Delay
      (D *> QB) = (18.27:18.27:18.27, 16.42:16.42:16.42);
      (D *> QBZ) = (21.29:21.29:21.29, 17.99:17.99:17.99);
      (posedge W *> (QB :1'bx)) = (16.32:16.32:16.32, 15.76:15.76:15.76);
      (posedge W *> (QBZ :1'bx)) = (19.19:19.19:19.19, 16.80:16.80:16.80);
      (RD *> QBZ) = (4.99:4.99:4.99, 0.98:0.98:0.98, 0.70:0.70:0.70, 4.99:4.99:4.99, 10.48:10.48:10.48, 0.98:0.98:0.98);

      //  Setup and Hold Time
      specparam setup_D_W = 39.68;
      specparam hold_D_W = 9.82;
      $setuphold(negedge W, posedge D, 10.77:10.77:10.77, -8.40:-8.40:-8.40, flag,,,d_W, d_D);
      $setuphold(negedge W, negedge D, 13.98:13.98:13.98, -9.69:-9.69:-9.69, flag,,,d_W, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_W = 38.17;
      $width(posedge W, 12.96:12.96:12.96, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module RAM2S(QB, QBZ, D, W, RD);
   reg flag; // Notifier flag
   output QBZ;
   input D, W, RD;
   output QB;
   supply1 vcc;

   wire d_W, d_D;

//Function Block
`protect
   dlhrb_udp g1 (qt,  d_D,  d_W,  vcc,  flag );
   not       g2 (QB, qt);
   notif1    g3 (QBZ, qt, RD);

//Specify Block
   specify

      //  Module Path Delay
      (D *> QB) = (16.21:16.21:16.21, 12.34:12.34:12.34);
      (D *> QBZ) = (18.44:18.44:18.44, 13.60:13.60:13.60);
      (posedge W *> (QB :1'bx)) = (14.25:14.25:14.25, 11.42:11.42:11.42);
      (posedge W *> (QBZ :1'bx)) = (16.39:16.39:16.39, 12.43:12.43:12.43);
      (RD *> QBZ) = (4.49:4.49:4.49, 1.12:1.12:1.12, 0.56:0.56:0.56, 4.49:4.49:4.49, 6.39:6.39:6.39, 1.12:1.12:1.12);

      //  Setup and Hold Time
      specparam setup_D_W = 34.23;
      specparam hold_D_W = 9.80;
      $setuphold(negedge W, posedge D, 7.56:7.56:7.56, -5.93:-5.93:-5.93, flag,,,d_W, d_D);
      $setuphold(negedge W, negedge D, 11.76:11.76:11.76, -6.81:-6.81:-6.81, flag,,,d_W, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_W = 32.94;
      $width(posedge W, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module RAM3(Q, QZ, D, W, RD);
   reg flag; // Notifier flag
   output QZ;
   input D, W, RD;
   output Q;
   supply1 vcc;

   wire d_W, d_D;

//Function Block
`protect
   dlhrb_udp g1 (qt,  d_D,  d_W,  vcc,  flag );
   buf       g2 (Q, qt);
   bufif1    g3 (QZ, qt, RD);

//Specify Block
   specify

      //  Module Path Delay
      (D *> Q) = (16.52:16.52:16.52, 20.25:20.25:20.25);
      (D *> QZ) = (19.56:19.56:19.56, 22.07:22.07:22.07);
      (posedge W *> (Q :1'bx)) = (15.52:15.52:15.52, 18.78:18.78:18.78);
      (posedge W *> (QZ :1'bx)) = (18.43:18.43:18.43, 20.11:20.11:20.11);
      (RD *> QZ) = (5.05:5.05:5.05, 0.96:0.96:0.96, 0.70:0.70:0.70, 5.05:5.05:5.05, 10.59:10.59:10.59, 0.96:0.96:0.96);

      //  Setup and Hold Time
      specparam setup_D_W = 34.95;
      specparam hold_D_W = 9.99;
      $setuphold(negedge W, posedge D, 7.32:7.32:7.32, -6.42:-6.42:-6.42, flag,,,d_W, d_D);
      $setuphold(negedge W, negedge D, 8.80:8.80:8.80, -6.59:-6.59:-6.59, flag,,,d_W, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_W = 33.98;
      $width(posedge W, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module RAM3S(Q, QZ, D, W, RD);
   reg flag; // Notifier flag
   output QZ;
   input D, W, RD;
   output Q;
   supply1 vcc;

   wire d_W, d_D;

//Function Block
`protect
   dlhrb_udp g1 (qt,  d_D,  d_W,  vcc,  flag );
   buf       g2 (Q, qt);
   bufif1    g3 (QZ, qt, RD);

//Specify Block
   specify

      //  Module Path Delay
      (D *> Q) = (14.41:14.41:14.41, 16.55:16.55:16.55);
      (D *> QZ) = (16.84:16.84:16.84, 17.74:17.74:17.74);
      (posedge W *> (Q :1'bx)) = (13.36:13.36:13.36, 14.83:14.83:14.83);
      (posedge W *> (QZ :1'bx)) = (15.72:15.72:15.72, 15.79:15.79:15.79);
      (RD *> QZ) = (4.47:4.47:4.47, 1.11:1.11:1.11, 0.55:0.55:0.55, 4.47:4.47:4.47, 6.35:6.35:6.35, 1.11:1.11:1.11);

      //  Setup and Hold Time
      specparam setup_D_W = 31.40;
      specparam hold_D_W = 9.97;
      $setuphold(negedge W, posedge D, 6.08:6.08:6.08, -5.68:-5.68:-5.68, flag,,,d_W, d_D);
      $setuphold(negedge W, negedge D, 8.06:8.06:8.06, -5.48:-5.48:-5.48, flag,,,d_W, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_W = 29.85;
      $width(posedge W, 6.99:6.99:6.99, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module RAM5(QZ0, QZ1, D, W, RD0, RD1);
   reg flag; // Notifier flag
   output QZ0, QZ1;
   input D, W, RD0, RD1;
   supply1 vcc;

   wire d_W, d_D;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_D,  d_W,  vcc,  flag );
   buf       g2(Q, qt);
   bufif1    g3(QZ0, qt, RD0);
   bufif1    g4(QZ1, qt, RD1);

//Specify Block
   specify

      //  Module Path Delay
      (D *> QZ0) = (21.23:21.23:21.23, 24.49:24.49:24.49);
      (D *> QZ1) = (21.15:21.15:21.15, 24.44:24.44:24.44);
      (posedge W *> (QZ0 :1'bx)) = (20.23:20.23:20.23, 23.11:23.11:23.11);
      (posedge W *> (QZ1 :1'bx)) = (20.15:20.15:20.15, 23.04:23.04:23.04);
      (RD0 *> QZ0) = (5.12:5.12:5.12, 0.98:0.98:0.98, 0.70:0.70:0.70, 5.12:5.12:5.12, 10.72:10.72:10.72, 0.98:0.98:0.98);
      (RD1 *> QZ1) = (5.04:5.04:5.04, 0.96:0.96:0.96, 0.69:0.69:0.69, 5.04:5.04:5.04, 10.61:10.61:10.61, 0.96:0.96:0.96);

      //  Setup and Hold Time
      specparam setup_D_W = 50.9400;
      specparam hold_D_W = 17.3900;
      $setuphold(negedge W, posedge D, 8.30:8.30:8.30, -7.37:-7.37:-7.37, flag,,,d_W, d_D);
      $setuphold(negedge W, negedge D, 9.54:9.54:9.54, -7.47:-7.47:-7.47, flag,,,d_W, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_W = 53.9500;
      $width(posedge W, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.2 --//
`resetall
`timescale 10ps/1ps
`celldefine
module RAM5S(QZ0, QZ1, D, W, RD0, RD1);
   reg flag; // Notifier flag
   output QZ0, QZ1;
   input D, W, RD0, RD1;
   supply1 vcc;

   wire d_W, d_D;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_D,  d_W,  vcc,  flag );
   buf       g2(Q, qt);
   bufif1    g3(QZ0, qt, RD0);
   bufif1    g4(QZ1, qt, RD1);

//Specify Block
   specify

      //  Module Path Delay
      (D *> QZ0) = (19.12:19.12:19.12, 20.01:20.01:20.01);
      (D *> QZ1) = (19.06:19.06:19.06, 19.98:19.98:19.98);
      (posedge W *> (QZ0 :1'bx)) = (18.06:18.06:18.06, 18.35:18.35:18.35);
      (posedge W *> (QZ1 :1'bx)) = (18.00:18.00:18.00, 18.32:18.32:18.32);
      (RD0 *> QZ0) = (4.70:4.70:4.70, 1.06:1.06:1.06, 0.57:0.57:0.57, 4.70:4.70:4.70, 6.32:6.32:6.32, 1.06:1.06:1.06);
      (RD1 *> QZ1) = (4.69:4.69:4.69, 1.05:1.05:1.05, 0.57:0.57:0.57, 4.69:4.69:4.69, 6.40:6.40:6.40, 1.05:1.05:1.05);

      //  Setup and Hold Time
      specparam setup_D_W = 50.9400;
      specparam hold_D_W = 17.3900;
      $setuphold(negedge W, posedge D, 6.58:6.58:6.58, -6.08:-6.08:-6.08, flag,,,d_W, d_D);
      $setuphold(negedge W, negedge D, 8.55:8.55:8.55, -5.92:-5.92:-5.92, flag,,,d_W, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_W = 53.9500;
      $width(posedge W, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE0(O);
  output O;
  supply0 gnd;

  //Function Block
`protect
  buf g1(O, gnd);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE1(O);
  output O;
  supply1 vcc;

  //Function Block
`protect
  buf g1(O, vcc);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2H(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (2.75:2.75:2.75, 1.54:1.54:1.54);
      if (I1 == 1) (I2 *> O) = (3.61:3.61:3.61, 5.04:5.04:5.04);
      if (I2 == 0) (I1 *> O) = (4.89:4.89:4.89, 3.37:3.37:3.37);
      if (I2 == 1) (I1 *> O) = (5.74:5.74:5.74, 6.00:6.00:6.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2HP(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (2.48:2.48:2.48, 1.42:1.42:1.42);
      if (I1 == 1) (I2 *> O) = (3.41:3.41:3.41, 4.79:4.79:4.79);
      if (I2 == 0) (I1 *> O) = (4.68:4.68:4.68, 3.24:3.24:3.24);
      if (I2 == 1) (I1 *> O) = (5.53:5.53:5.53, 5.85:5.85:5.85);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2HS(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (2.73:2.73:2.73, 1.54:1.54:1.54);
      if (I1 == 1) (I2 *> O) = (3.59:3.59:3.59, 4.60:4.60:4.60);
      if (I2 == 0) (I1 *> O) = (5.33:5.33:5.33, 3.58:3.58:3.58);
      if (I2 == 1) (I1 *> O) = (6.39:6.39:6.39, 6.72:6.72:6.72);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2HT(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (2.49:2.49:2.49, 1.42:1.42:1.42);
      if (I1 == 1) (I2 *> O) = (3.43:3.43:3.43, 4.82:4.82:4.82);
      if (I2 == 0) (I1 *> O) = (4.67:4.67:4.67, 3.24:3.24:3.24);
      if (I2 == 1) (I1 *> O) = (5.53:5.53:5.53, 5.84:5.84:5.84);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR3(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xnor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (8.73:8.73:8.73, 7.19:7.19:7.19);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (6.02:6.02:6.02, 8.76:8.76:8.76);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (5.99:5.99:5.99, 8.81:8.81:8.81);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (8.73:8.73:8.73, 7.19:7.19:7.19);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (12.39:12.39:12.39, 9.17:9.17:9.17);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (8.61:8.61:8.61, 13.20:13.20:13.20);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (8.13:8.13:8.13, 12.71:12.71:12.71);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (12.63:12.63:12.63, 9.73:9.73:9.73);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (14.58:14.58:14.58, 12.97:12.97:12.97);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (10.35:10.35:10.35, 12.18:12.18:12.18);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (9.96:9.96:9.96, 11.66:11.66:11.66);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (14.60:14.60:14.60, 13.47:13.47:13.47);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR3P(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xnor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (10.46:10.46:10.46, 9.75:9.75:9.75);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (7.88:7.88:7.88, 11.46:11.46:11.46);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (7.84:7.84:7.84, 11.56:11.56:11.56);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (10.45:10.45:10.45, 9.74:9.74:9.74);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (14.30:14.30:14.30, 11.70:11.70:11.70);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (10.49:10.49:10.49, 15.83:15.83:15.83);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (9.98:9.98:9.98, 15.38:15.38:15.38);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (14.52:14.52:14.52, 12.26:12.26:12.26);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (16.45:16.45:16.45, 15.51:15.51:15.51);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (12.18:12.18:12.18, 14.93:14.93:14.93);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (11.81:11.81:11.81, 14.30:14.30:14.30);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (16.46:16.46:16.46, 16.04:16.04:16.04);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR3S(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xnor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (8.25:8.25:8.25, 6.14:6.14:6.14);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (5.38:5.38:5.38, 7.53:7.53:7.53);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (5.35:5.35:5.35, 7.57:7.57:7.57);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (8.23:8.23:8.23, 6.14:6.14:6.14);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (12.19:12.19:12.19, 8.46:8.46:8.46);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (9.13:9.13:9.13, 12.81:12.81:12.81);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (8.08:8.08:8.08, 12.27:12.27:12.27);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (12.41:12.41:12.41, 9.39:9.39:9.39);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (18.04:18.04:18.04, 15.84:15.84:15.84);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (11.28:11.28:11.28, 13.33:13.33:13.33);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (10.72:10.72:10.72, 12.71:12.71:12.71);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (17.98:17.98:17.98, 16.36:16.36:16.36);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR3T(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xnor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (13.04:13.04:13.04, 13.15:13.15:13.15);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (10.59:10.59:10.59, 14.95:14.95:14.95);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (10.54:10.54:10.54, 15.06:15.06:15.06);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (13.03:13.03:13.03, 13.14:13.14:13.14);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (17.01:17.01:17.01, 15.02:15.02:15.02);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (13.21:13.21:13.21, 19.16:19.16:19.16);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (12.67:12.67:12.67, 18.70:18.70:18.70);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (17.21:17.21:17.21, 15.58:15.58:15.58);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (19.16:19.16:19.16, 18.83:18.83:18.83);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (14.86:14.86:14.86, 18.31:18.31:18.31);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (14.50:14.50:14.50, 17.63:17.63:17.63);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (19.15:19.15:19.15, 19.39:19.39:19.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR4(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xnor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (17.09:17.09:17.09, 16.08:16.08:16.08);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (13.95:13.95:13.95, 17.51:17.51:17.51);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (14.34:14.34:14.34, 16.08:16.08:16.08);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (15.85:15.85:15.85, 12.98:12.98:12.98);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (14.34:14.34:14.34, 16.15:16.15:16.15);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (15.85:15.85:15.85, 13.05:13.05:13.05);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (17.06:17.06:17.06, 16.08:16.08:16.08);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (13.92:13.92:13.92, 17.51:17.51:17.51);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (20.40:20.40:20.40, 20.56:20.56:20.56);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (16.28:16.28:16.28, 21.47:21.47:21.47);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (18.94:18.94:18.94, 19.42:19.42:19.42);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (19.79:19.79:19.79, 15.29:15.29:15.29);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (18.93:18.93:18.93, 19.49:19.49:19.49);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (19.79:19.79:19.79, 15.36:15.36:15.36);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (20.37:20.37:20.37, 20.56:20.56:20.56);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (16.25:16.25:16.25, 21.48:21.48:21.48);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (13.08:13.08:13.08, 10.82:10.82:10.82);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (13.28:13.28:13.28, 15.50:15.50:15.50);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (13.29:13.29:13.29, 15.49:15.49:15.49);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (13.08:13.08:13.08, 10.82:10.82:10.82);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (9.62:9.62:9.62, 12.48:12.48:12.48);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (14.39:14.39:14.39, 11.93:11.93:11.93);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (14.39:14.39:14.39, 11.92:11.92:11.92);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (9.62:9.62:9.62, 12.48:12.48:12.48);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (14.54:14.54:14.54, 13.73:13.73:13.73);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (15.86:15.86:15.86, 16.81:16.81:16.81);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (15.87:15.87:15.87, 16.81:16.81:16.81);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (14.54:14.54:14.54, 13.73:13.73:13.73);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (11.13:11.13:11.13, 14.14:14.14:14.14);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (16.52:16.52:16.52, 13.51:13.51:13.51);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (16.53:16.53:16.53, 13.50:13.50:13.50);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (11.13:11.13:11.13, 14.14:14.14:14.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR4P(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xnor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (18.80:18.80:18.80, 18.46:18.46:18.46);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (15.63:15.63:15.63, 19.77:19.77:19.77);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (16.69:16.69:16.69, 18.50:18.50:18.50);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (18.10:18.10:18.10, 15.39:15.39:15.39);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (16.69:16.69:16.69, 18.61:18.61:18.61);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (18.09:18.09:18.09, 15.50:15.50:15.50);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (18.75:18.75:18.75, 18.46:18.46:18.46);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (15.59:15.59:15.59, 19.78:19.78:19.78);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (22.09:22.09:22.09, 22.81:22.81:22.81);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (17.97:17.97:17.97, 23.89:23.89:23.89);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (21.17:21.17:21.17, 21.83:21.83:21.83);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (22.17:22.17:22.17, 17.70:17.70:17.70);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (21.17:21.17:21.17, 21.94:21.94:21.94);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (22.17:22.17:22.17, 17.81:17.81:17.81);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (22.04:22.04:22.04, 22.81:22.81:22.81);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (17.92:17.92:17.92, 23.90:23.90:23.90);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (15.02:15.02:15.02, 13.25:13.25:13.25);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (15.24:15.24:15.24, 17.92:17.92:17.92);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (15.24:15.24:15.24, 17.91:17.91:17.91);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (15.02:15.02:15.02, 13.25:13.25:13.25);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (11.58:11.58:11.58, 14.88:14.88:14.88);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (16.29:16.29:16.29, 14.36:14.36:14.36);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (16.29:16.29:16.29, 14.36:14.36:14.36);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (11.58:11.58:11.58, 14.88:14.88:14.88);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (16.51:16.51:16.51, 16.16:16.16:16.16);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (17.79:17.79:17.79, 19.24:19.24:19.24);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (17.79:17.79:17.79, 19.24:19.24:19.24);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (16.51:16.51:16.51, 16.16:16.16:16.16);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (13.07:13.07:13.07, 16.60:16.60:16.60);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (18.52:18.52:18.52, 15.95:15.95:15.95);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (18.52:18.52:18.52, 15.94:15.94:15.94);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (13.07:13.07:13.07, 16.60:16.60:16.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR4S(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xnor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (16.50:16.50:16.50, 14.67:14.67:14.67);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (13.31:13.31:13.31, 16.24:16.24:16.24);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (13.02:13.02:13.02, 14.42:14.42:14.42);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (14.67:14.67:14.67, 11.28:11.28:11.28);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (13.02:13.02:13.02, 14.50:14.50:14.50);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (14.67:14.67:14.67, 11.36:11.36:11.36);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (16.48:16.48:16.48, 14.67:14.67:14.67);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (13.29:13.29:13.29, 16.25:16.25:16.25);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (19.81:19.81:19.81, 19.24:19.24:19.24);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (15.67:15.67:15.67, 20.04:20.04:20.04);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (17.71:17.71:17.71, 17.77:17.77:17.77);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (18.46:18.46:18.46, 13.61:13.61:13.61);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (17.71:17.71:17.71, 17.84:17.84:17.84);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (18.45:18.45:18.45, 13.69:13.69:13.69);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (19.79:19.79:19.79, 19.25:19.25:19.25);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (15.64:15.64:15.64, 20.04:20.04:20.04);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (12.37:12.37:12.37, 9.55:9.55:9.55);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (12.46:12.46:12.46, 14.24:14.24:14.24);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (12.46:12.46:12.46, 14.23:14.23:14.23);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (12.37:12.37:12.37, 9.55:9.55:9.55);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (8.89:8.89:8.89, 11.20:11.20:11.20);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (13.58:13.58:13.58, 10.66:10.66:10.66);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (13.58:13.58:13.58, 10.65:10.65:10.65);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (8.89:8.89:8.89, 11.20:11.20:11.20);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (13.80:13.80:13.80, 12.45:12.45:12.45);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (15.05:15.05:15.05, 15.55:15.55:15.55);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (15.06:15.06:15.06, 15.54:15.54:15.54);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (13.80:13.80:13.80, 12.45:12.45:12.45);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (10.40:10.40:10.40, 12.79:12.79:12.79);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (15.66:15.66:15.66, 12.24:12.24:12.24);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (15.67:15.67:15.67, 12.24:12.24:12.24);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (10.40:10.40:10.40, 12.79:12.79:12.79);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR4T(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xnor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (21.19:21.19:21.19, 21.45:21.45:21.45);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (18.01:18.01:18.01, 22.73:22.73:22.73);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (19.43:19.43:19.43, 21.58:21.58:21.58);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (20.79:20.79:20.79, 18.47:18.47:18.47);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (19.43:19.43:19.43, 21.75:21.75:21.75);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (20.79:20.79:20.79, 18.64:18.64:18.64);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (21.13:21.13:21.13, 21.46:21.46:21.46);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (17.95:17.95:17.95, 22.74:22.74:22.74);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (24.50:24.50:24.50, 25.77:25.77:25.77);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (20.36:20.36:20.36, 26.95:26.95:26.95);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (23.87:23.87:23.87, 24.93:24.93:24.93);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (24.98:24.98:24.98, 20.78:20.78:20.78);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (23.87:23.87:23.87, 25.10:25.10:25.10);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (24.97:24.97:24.97, 20.95:20.95:20.95);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (24.43:24.43:24.43, 25.78:25.78:25.78);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (20.29:20.29:20.29, 26.95:26.95:26.95);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (17.53:17.53:17.53, 16.33:16.33:16.33);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (17.66:17.66:17.66, 20.87:20.87:20.87);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (17.67:17.67:17.67, 20.87:20.87:20.87);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (17.53:17.53:17.53, 16.33:16.33:16.33);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (14.08:14.08:14.08, 17.92:17.92:17.92);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (18.69:18.69:18.69, 17.31:17.31:17.31);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (18.70:18.70:18.70, 17.30:17.30:17.30);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (14.08:14.08:14.08, 17.92:17.92:17.92);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (19.05:19.05:19.05, 19.21:19.21:19.21);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (20.19:20.19:20.19, 22.20:22.20:22.20);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (20.20:20.20:20.20, 22.19:22.19:22.19);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (19.05:19.05:19.05, 19.21:19.21:19.21);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (15.57:15.57:15.57, 19.67:19.67:19.67);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (20.97:20.97:20.97, 18.90:18.90:18.90);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (20.98:20.98:20.98, 18.89:18.89:18.89);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (15.57:15.57:15.57, 19.67:19.67:19.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2H(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (3.45:3.45:3.45, 5.05:5.05:5.05);
      if (I1 == 1) (I2 *> O) = (2.93:2.93:2.93, 1.53:1.53:1.53);
      if (I2 == 0) (I1 *> O) = (5.52:5.52:5.52, 6.11:6.11:6.11);
      if (I2 == 1) (I1 *> O) = (5.07:5.07:5.07, 3.18:3.18:3.18);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2HP(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (3.27:3.27:3.27, 4.81:4.81:4.81);
      if (I1 == 1) (I2 *> O) = (2.65:2.65:2.65, 1.42:1.42:1.42);
      if (I2 == 0) (I1 *> O) = (5.30:5.30:5.30, 5.94:5.94:5.94);
      if (I2 == 1) (I1 *> O) = (4.84:4.84:4.84, 3.05:3.05:3.05);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2HS(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (3.43:3.43:3.43, 4.62:4.62:4.62);
      if (I1 == 1) (I2 *> O) = (2.86:2.86:2.86, 1.53:1.53:1.53);
      if (I2 == 0) (I1 *> O) = (6.22:6.22:6.22, 6.86:6.86:6.86);
      if (I2 == 1) (I1 *> O) = (5.47:5.47:5.47, 3.41:3.41:3.41);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2HT(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0) (I2 *> O) = (3.28:3.28:3.28, 4.84:4.84:4.84);
      if (I1 == 1) (I2 *> O) = (2.64:2.64:2.64, 1.42:1.42:1.42);
      if (I2 == 0) (I1 *> O) = (5.29:5.29:5.29, 5.93:5.93:5.93);
      if (I2 == 1) (I1 *> O) = (4.83:4.83:4.83, 3.04:3.04:3.04);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR3(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (5.96:5.96:5.96, 8.57:8.57:8.57);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (8.65:8.65:8.65, 7.28:7.28:7.28);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (8.63:8.63:8.63, 7.39:7.39:7.39);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (5.96:5.96:5.96, 8.58:8.58:8.58);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (8.61:8.61:8.61, 13.10:13.10:13.10);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (12.23:12.23:12.23, 9.22:9.22:9.22);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (12.61:12.61:12.61, 9.61:9.61:9.61);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (7.94:7.94:7.94, 12.71:12.71:12.71);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (10.33:10.33:10.33, 12.08:12.08:12.08);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (14.29:14.29:14.29, 12.95:12.95:12.95);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (14.50:14.50:14.50, 13.28:13.28:13.28);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (9.75:9.75:9.75, 11.59:11.59:11.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR3P(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (7.92:7.92:7.92, 11.34:11.34:11.34);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (10.45:10.45:10.45, 9.86:9.86:9.86);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (10.43:10.43:10.43, 10.01:10.01:10.01);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (7.92:7.92:7.92, 11.34:11.34:11.34);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (10.58:10.58:10.58, 15.76:15.76:15.76);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (14.21:14.21:14.21, 11.80:11.80:11.80);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (14.60:14.60:14.60, 12.17:12.17:12.17);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (9.89:9.89:9.89, 15.45:15.45:15.45);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (12.26:12.26:12.26, 14.86:14.86:14.86);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (16.24:16.24:16.24, 15.56:15.56:15.56);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (16.45:16.45:16.45, 15.89:15.89:15.89);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (11.70:11.70:11.70, 14.28:14.28:14.28);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR3S(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (5.35:5.35:5.35, 7.29:7.29:7.29);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (8.13:8.13:8.13, 6.22:6.22:6.22);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (8.10:8.10:8.10, 6.32:6.32:6.32);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (5.33:5.33:5.33, 7.31:7.31:7.31);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (9.08:9.08:9.08, 12.67:12.67:12.67);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (12.10:12.10:12.10, 8.41:8.41:8.41);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (12.39:12.39:12.39, 9.22:9.22:9.22);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (7.91:7.91:7.91, 12.22:12.22:12.22);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (11.25:11.25:11.25, 13.09:13.09:13.09);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (17.79:17.79:17.79, 15.70:15.70:15.70);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (17.83:17.83:17.83, 16.09:16.09:16.09);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (10.57:10.57:10.57, 12.55:12.55:12.55);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR3T(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0) (I3 *> O) = (10.61:10.61:10.61, 14.83:14.83:14.83);
      if (I1 == 0 && I2 == 1) (I3 *> O) = (13.02:13.02:13.02, 13.23:13.23:13.23);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (12.99:12.99:12.99, 13.36:13.36:13.36);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (10.62:10.62:10.62, 14.83:14.83:14.83);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (13.28:13.28:13.28, 19.07:19.07:19.07);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (16.91:16.91:16.91, 15.13:15.13:15.13);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (17.31:17.31:17.31, 15.48:15.48:15.48);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (12.58:12.58:12.58, 18.78:18.78:18.78);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (14.93:14.93:14.93, 18.21:18.21:18.21);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (18.93:18.93:18.93, 18.89:18.89:18.89);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (19.15:19.15:19.15, 19.22:19.22:19.22);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (14.38:14.38:14.38, 17.63:17.63:17.63);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR4(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (15.25:15.25:15.25, 16.19:16.19:16.19);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (16.84:16.84:16.84, 13.03:13.03:13.03);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (16.90:16.90:16.90, 17.24:17.24:17.24);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (13.70:13.70:13.70, 18.72:18.72:18.72);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (16.89:16.89:16.89, 17.36:17.36:17.36);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (13.70:13.70:13.70, 18.83:18.83:18.83);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (15.20:15.20:15.20, 16.18:16.18:16.18);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (16.80:16.80:16.80, 13.03:13.03:13.03);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (19.93:19.93:19.93, 19.50:19.50:19.50);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (20.81:20.81:20.81, 15.34:15.34:15.34);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (20.18:20.18:20.18, 21.79:21.79:21.79);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (16.03:16.03:16.03, 22.79:22.79:22.79);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (20.17:20.17:20.17, 21.90:21.90:21.90);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (16.02:16.02:16.02, 22.90:22.90:22.90);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (19.89:19.89:19.89, 19.50:19.50:19.50);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (20.77:20.77:20.77, 15.33:15.33:15.33);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (13.20:13.20:13.20, 15.42:15.42:15.42);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (13.03:13.03:13.03, 10.69:10.69:10.69);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (13.04:13.04:13.04, 10.68:10.68:10.68);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (13.20:13.20:13.20, 15.43:15.43:15.43);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (14.28:14.28:14.28, 11.84:11.84:11.84);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (9.57:9.57:9.57, 12.34:12.34:12.34);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (9.57:9.57:9.57, 12.33:12.33:12.33);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (14.28:14.28:14.28, 11.84:11.84:11.84);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (15.77:15.77:15.77, 16.73:16.73:16.73);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (14.48:14.48:14.48, 13.59:13.59:13.59);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (14.48:14.48:14.48, 13.59:13.59:13.59);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (15.77:15.77:15.77, 16.73:16.73:16.73);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (16.42:16.42:16.42, 13.43:13.43:13.43);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (11.07:11.07:11.07, 14.00:14.00:14.00);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (11.08:11.08:11.08, 13.99:13.99:13.99);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (16.42:16.42:16.42, 13.43:13.43:13.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR4P(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (17.95:17.95:17.95, 18.34:18.34:18.34);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (19.39:19.39:19.39, 15.21:15.21:15.21);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (18.47:18.47:18.47, 20.08:20.08:20.08);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (15.29:15.29:15.29, 21.30:21.30:21.30);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (18.47:18.47:18.47, 20.20:20.20:20.20);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (15.29:15.29:15.29, 21.42:21.42:21.42);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (17.89:17.89:17.89, 18.34:18.34:18.34);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (19.33:19.33:19.33, 15.21:15.21:15.21);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (22.48:22.48:22.48, 21.62:21.62:21.62);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (23.47:23.47:23.47, 17.49:17.49:17.49);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (21.72:21.72:21.72, 24.38:24.38:24.38);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (17.60:17.60:17.60, 25.63:25.63:25.63);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (21.72:21.72:21.72, 24.50:24.50:24.50);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (17.60:17.60:17.60, 25.74:25.74:25.74);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (22.42:22.42:22.42, 21.62:21.62:21.62);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (23.41:23.41:23.41, 17.49:17.49:17.49);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (15.36:15.36:15.36, 17.91:17.91:17.91);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (15.22:15.22:15.22, 13.09:13.09:13.09);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (15.22:15.22:15.22, 13.09:13.09:13.09);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (15.36:15.36:15.36, 17.92:17.92:17.92);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (16.40:16.40:16.40, 14.35:14.35:14.35);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (11.77:11.77:11.77, 14.72:14.72:14.72);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (11.78:11.78:11.78, 14.72:14.72:14.72);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (16.40:16.40:16.40, 14.35:14.35:14.35);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (17.90:17.90:17.90, 19.23:19.23:19.23);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (16.71:16.71:16.71, 16.00:16.00:16.00);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (16.71:16.71:16.71, 16.00:16.00:16.00);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (17.90:17.90:17.90, 19.23:19.23:19.23);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (18.63:18.63:18.63, 15.94:15.94:15.94);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (13.26:13.26:13.26, 16.43:16.43:16.43);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (13.27:13.27:13.27, 16.43:16.43:16.43);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (18.63:18.63:18.63, 15.94:15.94:15.94);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR4S(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (13.94:13.94:13.94, 14.88:14.88:14.88);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (15.62:15.62:15.62, 11.73:11.73:11.73);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (16.33:16.33:16.33, 15.44:15.44:15.44);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (13.13:13.13:13.13, 17.09:17.09:17.09);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (16.33:16.33:16.33, 15.54:15.54:15.54);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (13.13:13.13:13.13, 17.19:17.19:17.19);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (13.91:13.91:13.91, 14.87:14.87:14.87);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (15.58:15.58:15.58, 11.72:11.72:11.72);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (18.70:18.70:18.70, 18.19:18.19:18.19);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (19.48:19.48:19.48, 14.02:14.02:14.02);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (19.61:19.61:19.61, 20.13:20.13:20.13);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (15.46:15.46:15.46, 20.91:20.91:20.91);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (19.61:19.61:19.61, 20.23:20.23:20.23);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (15.46:15.46:15.46, 21.01:21.01:21.01);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (18.66:18.66:18.66, 18.19:18.19:18.19);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (19.44:19.44:19.44, 14.02:14.02:14.02);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (12.42:12.42:12.42, 14.20:14.20:14.20);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (12.35:12.35:12.35, 9.48:9.48:9.48);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (12.35:12.35:12.35, 9.47:9.47:9.47);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (12.42:12.42:12.42, 14.20:14.20:14.20);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (13.53:13.53:13.53, 10.60:10.60:10.60);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (8.87:8.87:8.87, 11.12:11.12:11.12);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (8.87:8.87:8.87, 11.12:11.12:11.12);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (13.53:13.53:13.53, 10.60:10.60:10.60);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (15.01:15.01:15.01, 15.49:15.49:15.49);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (13.77:13.77:13.77, 12.37:12.37:12.37);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (13.78:13.78:13.78, 12.36:12.36:12.36);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (15.01:15.01:15.01, 15.50:15.50:15.50);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (15.62:15.62:15.62, 12.20:12.20:12.20);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (10.38:10.38:10.38, 12.70:12.70:12.70);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (10.39:10.39:10.39, 12.70:12.70:12.70);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (15.62:15.62:15.62, 12.20:12.20:12.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR4T(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (20.84:20.84:20.84, 21.30:21.30:21.30);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (22.25:22.25:22.25, 18.16:18.16:18.16);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (20.55:20.55:20.55, 23.70:23.70:23.70);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (17.36:17.36:17.36, 24.85:24.85:24.85);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (20.55:20.55:20.55, 23.82:23.82:23.82);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (17.36:17.36:17.36, 24.98:24.98:24.98);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (20.77:20.77:20.77, 21.30:21.30:21.30);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (22.18:22.18:22.18, 18.16:18.16:18.16);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (25.35:25.35:25.35, 24.60:24.60:24.60);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (26.42:26.42:26.42, 20.45:20.45:20.45);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (23.82:23.82:23.82, 27.95:27.95:27.95);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (19.68:19.68:19.68, 29.33:29.33:29.33);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (23.81:23.81:23.81, 28.07:28.07:28.07);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (19.67:19.67:19.67, 29.44:29.44:29.44);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (25.28:25.28:25.28, 24.60:24.60:24.60);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (26.34:26.34:26.34, 20.45:20.45:20.45);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (17.58:17.58:17.58, 20.88:20.88:20.88);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (17.55:17.55:17.55, 16.20:16.20:16.20);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (17.56:17.56:17.56, 16.20:16.20:16.20);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (17.58:17.58:17.58, 20.88:20.88:20.88);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (18.58:18.58:18.58, 17.31:17.31:17.31);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (14.10:14.10:14.10, 17.79:17.79:17.79);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (14.10:14.10:14.10, 17.79:17.79:17.79);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (18.58:18.58:18.58, 17.31:17.31:17.31);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (20.10:20.10:20.10, 22.19:22.19:22.19);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (19.07:19.07:19.07, 19.08:19.08:19.08);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (19.07:19.07:19.07, 19.08:19.08:19.08);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (20.10:20.10:20.10, 22.19:22.19:22.19);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (20.88:20.88:20.88, 18.90:18.90:18.90);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (15.59:15.59:15.59, 19.55:19.55:19.55);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (15.59:15.59:15.59, 19.55:19.55:19.55);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (20.88:20.88:20.88, 18.90:18.90:18.90);
   endspecify
`endprotect
endmodule
`endcelldefine



// END_OF_CELL

///////////////////////////////////////////////
// Cell Name : dffrsb_udp
// Cell Type : Primitive
// Revised on: 11/02 2001
// Version   : 1.5
///////////////////////////////////////////////

primitive   dffrsb_udp(q, d, ck, rb, sb, flag);
   output q;
   input d, ck, rb, sb, flag;
   reg q;


`protect
   table
//     D    CK    RB    SB  FLAG :    Qt :  Qt+1
       1  (01)     1     1     ? :     ? :     1;// clocked  data
       1  (01)     1     x     ? :     ? :     1;// pessimism

       1     ?     1     x     ? :     1 :     1;// pessimism
       0     x     1     x     ? :     1 :     x;// pessimism
       0     b     1     x     ? :     1 :     1;// pessimism
       x     ?     1     x     ? :     1 :     x;// pessimism
       x     ?     1     x     ? :     0 :     x;// pessimism
       x     ?     1     x     ? :     x :     x;// pessimism


       0  (01)     1     1     ? :     ? :     0;
       0  (01)     x     1     ? :     ? :     0;// pessimism

       1     x     x     1     ? :     0 :     x;// pessimism
       1     b     x     1     ? :     0 :     0;// pessimism
       0     ?     x     1     ? :     0 :     0;// pessimism
       x     ?     x     1     ? :     0 :     x;// pessimism
       x     ?     x     1     ? :     1 :     x;// pessimism
       x     ?     x     1     ? :     x :     x;// pessimism

       1  (x1)     1     ?     ? :     1 :     1;// reducing pessimism
       0  (x1)     ?     1     ? :     0 :     0;
       1  (0x)     1     ?     ? :     1 :     1;
       0  (0x)     ?     1     ? :     0 :     0;
       ?     ?     0     1     ? :     ? :     0;// asynchronous clear
       ?     ?     1     0     ? :     ? :     1;// asynchronous   set
       ?     ?     0     0     ? :     ? :     0;// preset override
       ?     ?     0     x     ? :     ? :     0;// pessimism
       ?  (?0)     1     1     ? :     ? :     -;// ignore falling clock

       // deal with clk "x"
       1  (1x)     1     ?     ? :     1 :     1;
       0  (1x)     ?     1     ? :     0 :     0;
       *     b     1     1     ? :     ? :     -;// ignore  data edges

       ?     b  (?1)     1     ? :     ? :     -;// ignore   the edges    on
       ?     b     1  (?1)     ? :     ? :     -;//   set   and clear
       0     x  (?1)     1     ? :     ? :     -;
       1     x     1  (?1)     ? :     ? :     -;
       ?     ?     ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : dffsb_pri
// Cell Type : Primitive
// Revised on: Fri May 6 17:03:26 1998
///////////////////////////////////////////////
module dffsb_pri (out,d,sb,clk);
 output out;
 input d,clk,sb;

`protect
  not  a1 (p1_s, d);
  pmos #1 p1 (n1_s, p1_s, clk);
  nand  a2 (n2_s, n1_s, sb);
  not  a3 (n1_d, n2_s);
  nmos n1 (n1_tmp, n1_d, clk);
  buf  (pull1, pull0)  b1 (n1_s, n1_tmp);
  nmos n2 (out, n2_s, clk);
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : dlhrb_udp
// Cell Type : Primitive
// Version   : 1.1
// Date      : 10/02 2001
// Reason    :
//      1.1  : Initial.
///////////////////////////////////////////////

primitive   dlhrb_udp (q, d, ck, rb, flag);

   output q;
   reg q;
   input d, ck, rb, flag;

`protect
   table
//     D    CK    RB  FLAG :   Qtn : Qtn+1

       ?   (?0)    ?    ?  :    ?  :   -; // Latch state
       *    0      1    ?  :    ?  :   -; 

      (?0)  1      1    ?  :    ?  :   0; // Latch data
       0   (?1)    1    ?  :    ?  :   0;
       0    1     (?1)  ?  :    ?  :   0;

      (?1)  1      1    ?  :    ?  :   1; // Latch data
       1   (?1)    1    ?  :    ?  :   1;
       1    1     (?1)  ?  :    ?  :   1;

     (?1)   x      1    ?  :    1  :   1;
       1   (?x)    1    ?  :    1  :   1;
 
     (?0)   x      1    ?  :    0  :   0;
       0   (?x)    1    ?  :    0  :   0;

       ?    ?      0    ?  :    ?  :   0; // Asyn. reset

      (?0)  1      x    ?  :    ?  :   0;
       0  (?1)     x    ?  :    ?  :   0;
       0    1     (?x)  ?  :    ?  :   0;

      (?0)  ?      x    ?  :    0  :   0;
       0    *      x    ?  :    0  :   0;
       0    ?      *    ?  :    0  :   0;
       *    0      x    ?  :    0  :   0;
       ?    0     (?x)  ?  :    0  :   0;

       ?    0     (?1)  ?  :    ?  :   -;

       ?    ?      ?     * :    ? :    x; // Timing violation toggle
   endtable
`endprotect
endprimitive

///////////////////////////////////////////////
// Cell Name : dlhrsb_udp
// Cell Type : Primitive
// Version   : 1.1
// Date      : 10/02 2001
// Reason    :
//      1.1  : Initial.
///////////////////////////////////////////////

primitive dlhrsb_udp (q, d, ck, rb, sb, flag);
   output q;
   reg q;
   input d, ck, rb, sb, flag;

`protect
   table
//     D    CK    RB   SB   FLAG :   Qtn : Qtn+1

       ?   (?0)    1    1     ?  :    ?  :   -; //Latch state
       *    0      1    1     ?  :    ?  :   -;

      (?0)  1      1    1     ?  :    ?  :   0; //Latch data
       0   (?1)    1    1     ?  :    ?  :   0;
       0    1     (?1)  1     ?  :    ?  :   0;
       0    1      1  (?1)    ?  :    ?  :   0;

      (?1)  1      1    1     ?  :    ?  :   1; //Latch data
       1   (?1)    1    1     ?  :    ?  :   1;
       1    1     (?1)  1     ?  :    ?  :   1;
       1    1      1  (?1)    ?  :    ?  :   1;
 
     (?1)   x      1    1     ?  :    1  :   1;
       1   (?x)    1    1     ?  :    1  :   1;

     (?0)   x      1    1     ?  :    0  :   0;
       0   (?x)    1    1     ?  :    0  :   0;

       ?    ?      0    ?     ?  :    ?  :   0; //Asyn. reset
       ?    ?      1    0     ?  :    ?  :   1; //Asyn. preset

      (?0)  1      x    1     ?  :    ?  :   0;
       0  (?1)     x    1     ?  :    ?  :   0;
       0    1     (?x)  1     ?  :    ?  :   0;
       0    1      x   (?1)   ?  :    ?  :   0;

      (?0)  ?      x    1     ?  :    0  :   0;
       0    *      x    1     ?  :    0  :   0;
       0    ?      *    1     ?  :    0  :   0;
       0    x      x   (?1)   ?  :    0  :   0;
       *    0      x    1     ?  :    0  :   0;

      (?1)  1      1    x     ?  :    ?  :   1;
       1  (?1)     1    x     ?  :    ?  :   1;
       1    1      1   (?x)   ?  :    ?  :   1;
       1    1     (?1)  x     ?  :    ?  :   1;

      (?1)  ?      1    x     ?  :    1  :   1;
       1    *      1    x     ?  :    1  :   1;
       1    ?      1    *     ?  :    1  :   1;
       1    x     (?1)  x     ?  :    1  :   1;
       *    0      1    x     ?  :    1  :   1;

       ?    0     (?1)  1     ?  :    ?  :   -;
       ?    0      1   (?1)   ?  :    ?  :   -;
       
       ?    ?      ?    ?     *  :    ?  :   x; //Timing violation toggle
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : dlhsb_udp
// Cell Type : Primitive
// Version   : 1.1
// Date      : 10/02 2001
// Reason    :
//      1.1  : Initial.
///////////////////////////////////////////////

primitive   dlhsb_udp (q, d, ck, sb, flag);

   output q;
   reg q;
   input d, ck, sb, flag;
`protect
   table
//     D    CK    SB  FLAG :   Qtn : Qtn+1

       ?   (?0)    ?    ?  :    ?  :   -; // Latch state
       *    0      1    ?  :    ?  :   -; 

      (?0)  1      1    ?  :    ?  :   0; // Latch data
       0   (?1)    1    ?  :    ?  :   0;
       0    1     (?1)  ?  :    ?  :   0;

      (?1)  1      1    ?  :    ?  :   1; // Latch data
       1   (?1)    1    ?  :    ?  :   1;
       1    1     (?1)  ?  :    ?  :   1;

     (?1)   x      1    ?  :    1  :   1;
       1   (?x)    1    ?  :    1  :   1;

     (?0)   x      1    ?  :    0  :   0;
       0   (?x)    1    ?  :    0  :   0;

       ?    ?      0    ?  :    ?  :   1; // Asyn. preset
 
      (?1)  1      x    ?  :    ?  :   1;
       1  (?1)     x    ?  :    ?  :   1;
       1    1     (?x)  ?  :    ?  :   1;

      (?1)  ?      x    ?  :    1  :   1;
       1    *      x    ?  :    1  :   1;
       1    ?      *    ?  :    1  :   1;
       *    0      x    ?  :    1  :   1;
       ?    0     (?x)  ?  :    1  :   1;

       ?    0     (?1)  ?  :    ?  :   -;

       ?    ?      ?     * :    ? :    x; // Timing violation toggle

   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : jkffrsb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : modify protection method.
//      1.2  : Deal with unknown ck.
//      1.1  : Initial.
///////////////////////////////////////////////

primitive   jkffrsb_udp (q, j, k, ck, rb, sb, flag);

// JK FLIP FLOP, WITH RB/SB /STANDARD DRIVE
   output q;
   reg q;
   input j,k,ck,rb,sb,flag;


`protect
   table
//     J     K    CK    RB    SB  FLAG :   Qtn : Qtn+1
       0     0     r     1     1     ? :     ? :     -;// Output retains the
                                                       // current state if both
                                                       // J and K are 0.
       0     1     r     ?     1     ? :     ? :     0;// Clocked J & K.
       1     0     r     1     ?     ? :     ? :     1;
       1     1     r     1     ?     ? :     0 :     1;// Clocked toggle.
       1     1     r     ?     1     ? :     1 :     0;

       1     x     r     1     1     ? :     0 :     1;// toggle previous one
       x     1     r     1     1     ? :     1 :     0;// toggle previous one
       ?     1     r     x     1     ? :     1 :     0;//pessimism
       1     ?     r     1     x     ? :     0 :     1;

       ?     0     r     1     ?     ? :     1 :     1;// conflict statements
       0     ?     r     ?     1     ? :     0 :     0;// conflict statement

       ?     ?     f     ?     ?     ? :     ? :     -;// Output state is
						       // insensitive to the
						       // falling edge of
						       // the clock.
       0     0  (x1)     1     1     ? :     ? :     -;// possible clocked JK
       0     ?  (x1)     ?     1     ? :     0 :     0;
       ?     0  (x1)     1     ?     ? :     1 :     1;

       0     0  (?x)     1     1     ? :     ? :     -;
       0     ?  (?x)     ?     1     ? :     0 :     0;
       ?     0  (?x)     1     ?     ? :     1 :     1;

       0     ?     ?     x     1     ? :     0 :     0;//pessimism
       ?     0     ?     1     x     ? :     1 :     1;//pessimism

       // deal with clk "x"
       *     ?     b     1     1     ? :     ? :     -;
       *     0     x     1     1     ? :     1 :     1;
       ?     *     b     1     1     ? :     ? :     -;
       0     *     x     1     1     ? :     0 :     0;
						       
       ?     ?     ?     0     ?     ? :     ? :     0;// Clear.
       ?     ?     ?     1     0     ? :     ? :     1;// Set.

       ?     ?  (?0)     1     1     ? :     ? :     -;// ignore falling clock.

       // deal with clk "x"
       ?     ?     b  (?1)     1     ? :     ? :     -;
       0     0     x  (?1)     1     ? :     ? :     -;
       0     ?     x  (?1)     1     ? :     0 :     0;
       ?     ?     b     1  (?1)     ? :     ? :     -;
       0     0     x     1  (?1)     ? :     ? :     -;
       ?     0     x     1  (?1)     ? :     1 :     1;

       ?     ?     ?     ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : mux2_udp
// Cell Type : Primitive
// Revised on: Wed Feb 26 17:03:31 1992
///////////////////////////////////////////////
primitive   mux2_udp (q, a, b, sl);
   output q;
   input a, b, sl;
   // FUNCTION : TWO TO ONE MULTIPLEXER
`protect
   table
   // A B SL : Q
      0 0 ?  : 0 ;
      1 1 ?  : 1 ;
      0 ? 0  : 0 ;
      1 ? 0  : 1 ;
      ? 0 1  : 0 ;
      ? 1 1  : 1 ;
   endtable
`endprotect
endprimitive


///////////////////////////////////////////////
// Cell Name : mux3_udp
// Cell Type : Primitive
// Revised on: Wed Feb 26 17:03:31 1992
///////////////////////////////////////////////
primitive   mux3_udp (Y, D0, D1, D2, S0, S1);
   input D0, D1, D2, S0, S1;
   output Y;
   // FUNCTION : THREE TO ONE MULTIPLEXER WITH 2 SELECT CONTROLS
`protect
   table
   // D0 D1 D2 S0 S1 : Y
       0  ?  ?  0  0 : 0 ;
       1  ?  ?  0  0 : 1 ;
       ?  0  ?  1  0 : 0 ;
       ?  1  ?  1  0 : 1 ;
       ?  ?  0  ?  1 : 0 ;
       ?  ?  1  ?  1 : 1 ;
       0  0  0  ?  ? : 0 ; //pessimism
       1  1  1  ?  ? : 1 ;
       0  0  ?  ?  0 : 0 ; //pessimism
       1  1  ?  ?  0 : 1 ; //pessimism
       0  ?  0  0  ? : 0 ;
       1  ?  1  0  ? : 1 ;
       ?  0  0  1  ? : 0 ;
       ?  1  1  1  ? : 1 ;
   endtable
`endprotect
endprimitive


///////////////////////////////////////////////
// Cell Name : mux4_udp
// Cell Type : Primitive
// Revised on: Wed Feb 26 17:03:35 1992
///////////////////////////////////////////////
primitive   mux4_udp (y, d0, d1, d2, d3, s0, s1);
   input d0, d1, d2, d3, s0, s1;
   output y;
   // FUNCTION : FOUR TO ONE MULTIPLEXER WITH 2 SELECT CONTROLS
`protect
   table
   // D0 D1 D2 D3 S0 S1 : Y
      0   ?  ?  ?  0  0 : 0 ;
      1   ?  ?  ?  0  0 : 1 ;
      ?   0  ?  ?  1  0 : 0 ;
      ?   1  ?  ?  1  0 : 1 ;
      ?   ?  0  ?  0  1 : 0 ;
      ?   ?  1  ?  0  1 : 1 ;
      ?   ?  ?  0  1  1 : 0 ;
      ?   ?  ?  1  1  1 : 1 ;
      0   0  0  0  ?  ? : 0 ;
      1   1  1  1  ?  ? : 1 ;
      0   0  ?  ?  ?  0 : 0 ;
      1   1  ?  ?  ?  0 : 1 ;
      ?   ?  0  0  ?  1 : 0 ;
      ?   ?  1  1  ?  1 : 1 ;
      0   ?  0  ?  0  ? : 0 ;
      1   ?  1  ?  0  ? : 1 ;
      ?   0  ?  0  1  ? : 0 ;
      ?   1  ?  1  1  ? : 1 ;
   endtable
`endprotect
endprimitive


///////////////////////////////////////////////
// Cell Name : pulldown_IO
// Cell Type : Primitive
// Version   : 1.3
// Revised on: 8/20 '02
///////////////////////////////////////////////
module  pulldown_IO (io, i, e);

  input i, e;
  inout io;

`protect
`ifdef ftc_gatelevel
  tri0 io;

  bufif1 (io, i, e);
`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 400000;
  `endif

   supply1 vcc;
   reg  io_e, pre;
   wire e_tmp, io_i, ne;
   wire io_i_tmp;

   event EventTHZ;

// Function

   buf    g1 (e_tmp, e);
   bufif1 g2 (io_i, i, e_tmp);
   not    g3 (ne,   e_tmp);
   rnmos  g4 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos  g5 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos   g6 (io,   io_i, vcc);

   always @(e_tmp)
   begin
     if (e_tmp == 1'b1)
     begin
       disable BlockTHZ;
     end
     else if (e_tmp == 1'b0)
     begin
       if (io == 1'b0)
         io_e <= 1'b0;
       else
       begin
         io_e <= 1'bz;
       end
     end
   end

   always @(io)
   begin
     if (e_tmp ==1'b0)
     begin
       if (io===1'b0)
       begin
         disable BlockTHZ;
         io_e = 1'b0;
       end
       else if (io===1'b1)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
       end
       else if (io===1'bz)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
         #0 ->EventTHZ;
       end
     end
   end

   always @(EventTHZ)
   begin:BlockTHZ
     io_e = #THZ 1'b0;
   end
`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO
// Cell Type : Primitive
// Version   : 1.4
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup2_down_IO (io, i, e, pu1, pu2, pd);

   input i, e, pu1, pu2, pd;
   inout io;
   wire io1_tmp;
   
`protect

`ifdef ftc_gatelevel

`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp, pu1_tmp, pu2_tmp, pd_tmp;
   wire io_i_pull, io_i_weak, io_i_med;
   wire str_ctl, io_i_tmp;

   reg io_pre, ioe_ok;

   event Event_PU,
         Event_PD,
         Event_DisableAll;

   buf  g1 (pu1_tmp, pu1);
   buf  g2 (pu2_tmp, pu2);
   buf  g3 (pd_tmp, pd);
   buf  g4 (e_tmp, e);

   bufif1 g5 (io_i, i, e_tmp);
   not    g6 (ne, e_tmp);
   rnmos  g7 (io_i_pull, io_e, ne);  //-- pull level
   rnmos  g8 (io_i_weak, io_i_pull, vcc);  //-- weak level
   rnmos  g9 (io_i_med, io_i_weak, vcc);  //-- medium level
   nmos   ga (io_i, io_i_tmp, vcc);     
   nmos #0.1 gb (io,   io_i, vcc);

   // assign str_ctl = (!pd_tmp) & (!pu1_tmp) & pu2_tmp;
   not 	  ga1 (pd_tmp_bar, pd_tmp);
   not    ga2(pu1_tmp_bar, pu1_tmp);
   and    ga3 (str_ctl, pd_tmp_bar, pu1_tmp_bar, pu2_tmp);
   not    ga4 (str_ctl_bar, str_ctl);
   // assign io_i_tmp = (str_ctl)? io_i_med : io_i_pull;
   nmos   ga5 (io_i_tmp, io_i_pull, str_ctl_bar);     
   nmos   ga6 (io_i_tmp, io_i_med, str_ctl);        
   // assign pu_tmp = pu1_tmp & pu2_tmp;
   or     ga7 (pu_tmp, pu1_tmp, pu2_tmp);
      
   always @(e_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
	       #0 ->Event_PU;
             end 
           end
         end
         2'b01 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
             io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         2'b00,
         2'b11 :
         begin
           io_e <= 1'bz; 
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         2'b01 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         2'b00,
         2'b11 :
         begin
           // do nothing;
         end
         default : 
         begin
	   io_e = 1'bx; 	 
         end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_IO
// Cell Type : Primitive
// Version   : 1.3
// Revised on: 8/20 '02
///////////////////////////////////////////////
module  pullup_IO (io, i, e);

  input i, e;
  inout io;

`protect

`ifdef ftc_gatelevel
  tri1 io;

  bufif1 (io, i, e);
`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 400000;
  `endif

   supply1 vcc;
   reg  io_e, pre;
   wire e_tmp, io_i, ne;
   wire io_i_tmp;

   event EventTHZ;

// Function

   buf      g1 (e_tmp, e);
   bufif1   g2 (io_i, i, e_tmp);
   not      g3 (ne,   e_tmp);
   rnmos    g4 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos    g5 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos     g6 (io,   io_i, vcc);

   always @(e_tmp)
   begin
     if (e_tmp == 1'b1)
     begin
       disable BlockTHZ;
     end
     else if (e_tmp == 1'b0)
     begin
       if (io == 1'b1)
         io_e <= 1'b1;
       else
       begin
         io_e <= 1'bz;
       end
     end
   end

   always @(io)
   begin
     if (e_tmp==1'b0)
     begin
       if (io===1'b1)
       begin
         disable BlockTHZ;
         io_e = 1'b1;
       end
       else if (io===1'b0)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
       end
       else if (io===1'bz)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
         #0 ->EventTHZ;
       end
     end
   end

   always @(EventTHZ)
   begin:BlockTHZ
     io_e = #THZ 1'b1;
   end
`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO
// Cell Type : Primitive
// Version   : 1.4
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup_down_IO (io, i, e, pu, pd);

   input i, e, pu, pd;
   inout io;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   bufif1 g1(io1, i, e);
   not    g2(pub, pu);
   not    g3(pdb, pd);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   
   nmos   ga(io,io1,vcc);
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

  supply1 vcc;
  reg  io_e;
  wire io_i, ne;
  wire e_tmp,pu_tmp,pd_tmp;
  wire io_i_tmp;

  event Event_PU,
        Event_PD,
        Event_DisableAll;

  buf  g1 (pu_tmp, pu);
  buf  g2 (pd_tmp, pd);
  buf  g3 (e_tmp, e);

  bufif1  g4 (io_i, i, e_tmp);
  not     g5 (ne, e_tmp);
  rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
  rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
  nmos #0.1 g8 (io,   io_i, vcc);

  always @(e_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll;
    if (e_tmp == 1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io == 1'b1)
            io_e <= 1'b1;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
	      #0 ->Event_PU;
            end 
          end
        end
        2'b01 :
        begin
          if (io == 1'b0)
            io_e <= 1'b0;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
              #0 ->Event_PD;
            end
          end
        end
        2'b00,
        2'b11 :
        begin
          io_e <= 1'bz; 
        end
        default : 
	begin
          io_e <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(io)
  begin 
    if (e_tmp==1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io===1'b1)
          begin
            disable BlockPU;
            io_e = 1'b1;
          end
          else if (io===1'b0)
          begin
            disable BlockPU;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPU;
            io_e = 1'bz;
            #0 ->Event_PU;
          end
        end
        2'b01 :
        begin
          if (io===1'b0)
          begin
            disable BlockPD;
            io_e = 1'b0;
          end
          else if (io===1'b1)
          begin
            disable BlockPD;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPD;
            io_e = 1'bz;
            #0 ->Event_PD;
          end
        end
        2'b00,
        2'b11 :
        begin
          // do nothing;
        end
        default : 
        begin
	  io_e = 1'bx; 	 
        end
      endcase
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO_IEO
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 11/18 '03
///////////////////////////////////////////////
module  pullup_down_IO_IEO (io, o, i, e, ie, pu, pd);

   input i, e, ie, pu, pd;
   inout io; 
   output o;
   wire io1_tmp;

`protect
`ifdef ftc_gatelevel
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

  supply1 vcc;
  reg  io_e, io_e1;
  wire io_i, ne, nie;
  wire e_tmp, ie_tmp, pu_tmp, pd_tmp;
  wire i0, i1;
  wire io_i_tmp;

  event Event_PU,
        Event_PD,
        Event_DisableAll,
        Event_PU1,
        Event_PD1,
        Event_DisableAll1;

  buf  b1 (pu_tmp, pu);
  buf  b2 (pd_tmp, pd);
  buf  b3 (e_tmp, e);
  buf  b4 (ie_tmp, ie);
  and  g4 (pu_tmp1, ie, pu_tmp);

  bufif1  g5 (io_i, i, e_tmp);
  not     g6 (ne, e_tmp);
  not     g7 (nie, ie_tmp);
  rnmos   g8 (io_i_tmp, io_e, ne);  //-- pull level
  rnmos   g9 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
  nmos #0.1 ga (io,   io_i, vcc);
  //--- mux2 ----
  and gb (i0, io_e1, nie);
  and gc (i1, io, ie_tmp);
  or #0.1 gd (o, i0, i1);

  always @(ie_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll1;
    if (ie_tmp === 1'b0)
    begin
     case (pu_tmp)
        1'b1:
        begin
          if (pd_tmp === 1'b0)
          begin
            if (o === 1'b1)
              io_e1 <= 1'b1;
            else
            begin
              if (io_e1 !== 1'bz)
              begin
                io_e1 <= 1'bz;
              end 
              else
              begin
	        #0 ->Event_PU1;
              end 
            end
          end
	  else if (pd_tmp === 1'b1)
            io_e1 <= 1'bz; 
	  else
            io_e1 <= 1'bx; 
        end
        1'b0:
        begin
          io_e1 <= 1'bz; 
        end
        default : 
	begin
          io_e1 <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(e_tmp or ie_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll;
    if (e_tmp === 1'b0)
    begin
      case ({pu_tmp1,pd_tmp})
        2'b10 :
        begin
          if (io === 1'b1)
            io_e <= 1'b1;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
	      #0 ->Event_PU;
            end 
          end
        end
        2'b01 :
        begin
          if (pu_tmp === 1'b0)
          begin
            if (io === 1'b0)
              io_e <= 1'b0;
            else
            begin
              if (io_e !== 1'bz)
                io_e <= 1'bz;
              else
              begin
                #0 ->Event_PD;
              end
            end
          end
	  else if (pu_tmp === 1'b1)
            io_e <= 1'bz; 
	  else
            io_e <= 1'bx; 
	end
        2'b00,
        2'b11 :
        begin
          io_e <= 1'bz; 
        end
        default : 
	begin
          io_e <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(io)
  begin 
    if (e_tmp===1'b0)
    begin
      case ({pu_tmp1,pd_tmp})
        2'b10 :
        begin
          if (io===1'b1)
          begin
            disable BlockPU;
            io_e = 1'b1;
          end
          else if (io===1'b0)
          begin
            disable BlockPU;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPU;
            io_e = 1'bz;
            #0 ->Event_PU;
          end
        end
        2'b01 :
        begin
          if (pu_tmp === 1'b0)
          begin
            if (io===1'b0)
            begin
              disable BlockPD;
              io_e = 1'b0;
            end
            else if (io===1'b1)
            begin
              disable BlockPD;
              io_e = 1'bz;
            end
            else if (io===1'bz)
            begin
              disable BlockPD;
              io_e = 1'bz;
              #0 ->Event_PD;
            end
          end
	  else if (pu_tmp === 1'b1) 
            io_e <= 1'bz; 
	  else
            io_e <= 1'bx; 
        end
        2'b00,
        2'b11 :
        begin
          // do nothing;
        end
        default : 
        begin
	  io_e = 1'bx; 	 
        end
      endcase
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_DisableAll1)
  begin:BlockDisableAll1
    disable BlockPU1;
    disable BlockPD1;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PU1)
  begin:BlockPU1
   io_e1 = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

  always @(Event_PD1)
  begin:BlockPD1
    io_e1 = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO_PSCN
// Cell Type : Primitive
// Version   : 1.4
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup_down_IO_PSCN (o, io, i, e, pu, pd, pscn, ieb);

   input i, e, pu, pd, pscn, ieb;
   inout io;
   output o;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   buf    gb(e_tmp, e);
   buf    gc(pscn_tmp, pscn);
   and    gd(e_pscn, e_tmp, pscn_tmp);
   bufif1 g1(io1, i, e_pscn);
   not    ge(pscnb, pscn_tmp);
   or     gf(pu_tmp, pu, pscnb);
   and    gg(pd_tmp, pd, pscn_tmp);
   not    g2(pub, pu_tmp);
   not    g3(pdb, pd_tmp);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   
   nmos   ga(io,io1,vcc);
   or     gh(o_tmp, io, ieb);
   and    gi(o, o_tmp, pscn_tmp);
   
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

  supply1 vcc;
  reg  io_e;
  reg o;
  wire io_i, ne;
  wire e_tmp,pu_tmp,pd_tmp;
  wire io_i_tmp;

  event Event_PU,
        Event_PD,
        Event_DisableAll;

  buf  g1 (pu_tmp, pu);
  buf  g2 (pd_tmp, pd);
  buf  g3 (e_tmp, e);
  buf  g4 (pscn_tmp, pscn);
  and  b1 (e_pscn, e_tmp, pscn_tmp);

  bufif1  g5 (io_i, i, e_pscn); //-- when e=0; io_i=HiZ
  not     g6 (ne, e_pscn);
  rnmos   g7 (io_i_tmp, io_e, ne);  //-- pull level;pass io_e to io_i when e=0
  rnmos   g8 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level; i has higher priority than io_e
  nmos #0.1 g9 (io, io_i, vcc);

  always @(io or e_tmp or pu_tmp or pd_tmp or pscn_tmp or ieb)
  begin
    if (pscn_tmp == 1'b0)
      o <= 1'bx;
    else
      o = io | ieb; 
  end

  always @(e_tmp or pu_tmp or pd_tmp or pscn_tmp)
  begin
    ->Event_DisableAll;
    if (pscn_tmp == 1'b0)
    begin
      if (io == 1'b1)
        io_e <= 1'b1;
      else
      begin
        if (io_e !== 1'bz)
          io_e <= 1'bz;
        else
        begin
          #0 ->Event_PU;
        end 
      end
    end
    else
    begin
      if (e_tmp == 1'b0)
      begin
        case ({pu_tmp,pd_tmp,pscn_tmp})
          3'b101 :
          begin
            if (io == 1'b1)
              io_e <= 1'b1;
            else
            begin
              if (io_e !== 1'bz)
                io_e <= 1'bz;
              else
              begin
  	      #0 ->Event_PU;
              end 
            end
          end
          3'b011 :
          begin
            if (io == 1'b0)
              io_e <= 1'b0;
            else
            begin
              if (io_e !== 1'bz)
                io_e <= 1'bz;
              else
              begin
                #0 ->Event_PD;
              end
            end
          end
          3'b001,
          3'b111 :
          begin
            io_e <= 1'bz; 
          end
          default : 
  	  begin
            io_e <= 1'bx; 	 
  	  end
        endcase 
      end
    end
  end

  always @(io)
  begin
    if (pscn_tmp == 1'b0)
    begin
      if (io == 1'b1)
      begin
        disable BlockPU;
        io_e = 1'b1;
      end
      else if (io == 1'b0)
      begin
        disable BlockPU;
        io_e = 1'bz;
      end
      else if (io===1'bz)
      begin
        disable BlockPU;
        io_e = 1'bz;
        #0 ->Event_PU;
      end
    end
    else
    begin
      if (e_tmp==1'b0)
      begin
        case ({pu_tmp,pd_tmp,pscn_tmp})
          3'b101 :
          begin
            if (io===1'b1)
            begin
              disable BlockPU;
              io_e = 1'b1;
            end
            else if (io===1'b0)
            begin
              disable BlockPU;
              io_e = 1'bz;
            end
            else if (io===1'bz)
            begin
              disable BlockPU;
              io_e = 1'bz;
              #0 ->Event_PU;
            end
          end
          3'b011 :
          begin
            if (io===1'b0)
            begin
              disable BlockPD;
              io_e = 1'b0;
            end
            else if (io===1'b1)
            begin
              disable BlockPD;
              io_e = 1'bz;
            end
            else if (io===1'bz)
            begin
              disable BlockPD;
              io_e = 1'bz;
              #0 ->Event_PD;
            end
          end
          3'b001,
          3'b111 :
          begin
            // do nothing;
          end
          default : 
          begin
  	  io_e = 1'bx; 	 
          end
        endcase
      end
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_ene_IO
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup_down_ene_IO (io, i, e, ne, pu, pd);

   input i, e, ne, pu, pd;
   inout io;

`protect

`ifdef ftc_gatelevel

`else
  `ifdef ftc_verify
    parameter THZ   = 4;
  `else
    parameter THZ   = 399999.9;
  `endif
 
  supply1 vcc;
  reg  io_e;
  wire io_i;
  wire e_tmp,ne_tmp,pu_tmp,pd_tmp;
  wire io_i_tmp;
 
  event Event_PU,
        Event_PD,
        Event_DisableAll;
 
  buf  g1 (pu_tmp, pu);
  buf  g2 (pd_tmp, pd);
  buf  g3 (e_tmp, e);
  buf  g4 (ne_tmp, ne);
 
  bufif1 g5 (io_i, i, e_tmp);
  rnmos  g6 (io_i_tmp, io_e, ne_tmp);  //-- pull level
  rnmos  g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
  nmos #0.1 g8 (io,   io_i, vcc);
 
  always @(e_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll;
    if (e_tmp == 1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io == 1'b1)
            io_e <= 1'b1;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
	      #0 ->Event_PU;
            end 
          end
        end
        2'b01 :
        begin
          if (io == 1'b0)
            io_e <= 1'b0;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
              #0 ->Event_PD;
            end
          end
        end
        2'b00,
        2'b11 :
        begin
          io_e <= 1'bz; 
        end
        default : 
	begin
          io_e <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(io)
  begin 
    if (e_tmp==1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io===1'b1)
          begin
            disable BlockPU;
            io_e = 1'b1;
          end
          else if (io===1'b0)
          begin
            disable BlockPU;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPU;
            io_e = 1'bz;
            #0 ->Event_PU;
          end
        end
        2'b01 :
        begin
          if (io===1'b0)
          begin
            disable BlockPD;
            io_e = 1'b0;
          end
          else if (io===1'b1)
          begin
            disable BlockPD;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPD;
            io_e = 1'bz;
            #0 ->Event_PD;
          end
        end
        2'b00,
        2'b11 :
        begin
          // do nothing;
        end
        default : 
        begin
	  io_e = 1'bx; 	 
        end
      endcase
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO
// Cell Type : Primitive
// Version   : 1.5
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO (io, i, e, pu, pd);

   input i, e, pu, pd;
   inout io;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   bufif1 g1(io1, i, e);
   not    g2(pub, pu);
   not    g3(pdb, pd);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   

   //-- bus holder for keep function --//
   buf    g10 (z,io1);
   buf    g11 (H,z);
   rnmos  g12 (io1, H, pupd);

   nmos   g13(io,io1,vcc);
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  g1 (pu_tmp, pu);
   buf  g2 (pd_tmp, pd);
   buf  g3 (e_tmp, e);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         2'b01 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         2'b01 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO
// Cell Type : Primitive
// Version   : 1.5
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO_03us (io, i, e, pu, pd);

   input i, e, pu, pd;
   inout io;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   bufif1 g1(io1, i, e);
   not    g2(pub, pu);
   not    g3(pdb, pd);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   

   //-- bus holder for keep function --//
   buf    g10 (z,io1);
   buf    g11 (H,z);
   rnmos  g12 (io1, H, pupd);

   nmos   g13(io,io1,vcc);
`else

`ifdef ftc_verify
   parameter THZ   = 4;
   parameter THZ_PD   = 4;
`else
   parameter THZ   = 399999.9;
   parameter THZ_PD   = 30000.0;
`endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  g1 (pu_tmp, pu);
   buf  g2 (pd_tmp, pd);
   buf  g3 (e_tmp, e);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         2'b01 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         2'b01 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ_PD 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO_IE
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO_IE (io, i, e, ie, pu, pd);

   input i, e, ie, pu, pd;
   inout io;

`protect

`ifdef ftc_gatelevel

`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 399999.9;
  `endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  b1 (pu_tmp, pu);
   buf  b2 (pd_tmp, pd);
   buf  b3 (e_tmp, e);
   buf  b4 (ie_tmp, ie);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or ie_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp,ie_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
	 begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b110 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b111 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp,ie_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b110 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b111 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif   
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO_IE
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO_IG (io, i, e, ig, pu, pd);

   input i, e, ig, pu, pd;
   inout io;

`protect

`ifdef ftc_gatelevel

`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 399999.9;
  `endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  b1 (pu_tmp, pu);
   buf  b2 (pd_tmp, pd);
   buf  b3 (e_tmp, e);
   buf  b4 (ig_tmp, ig);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or ig_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp,ig_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
	 begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b111 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b110 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp,ig_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b111 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b110 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif   
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_inv_IO
// Cell Type : Primitive
// Version   : 1.3
// Revised on: 8/20 '02
///////////////////////////////////////////////
module  pullup_inv_IO (io, i, e);

  input i, e;
  inout io;

`protect

`ifdef ftc_gatelevel
  tri1 io;

  notif1 (io, i, e);
`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 400000;
  `endif

   supply1 vcc;
   reg  io_e, pre;
   wire e_tmp, io_i, ne;
   wire io_i_tmp;

   event EventTHZ;

// Function

   buf      g1 (e_tmp, e);
   notif1   g2 (io_i, i, e_tmp);
   not      g3 (ne,   e_tmp);
   rnmos    g4 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos    g5 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos     g6 (io,   io_i, vcc);

   always @(e_tmp)
   begin
     if (e_tmp == 1'b1)
     begin
       disable BlockTHZ;
     end
     else if (e_tmp == 1'b0)
     begin
       if (io == 1'b1)
         io_e <= 1'b1;
       else
       begin
         io_e <= 1'bz;
       end
     end
   end

   always @(io)
   begin
     if (e_tmp==1'b0)
     begin
       if (io===1'b1)
       begin
         disable BlockTHZ;
         io_e = 1'b1;
       end
       else if (io===1'b0)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
       end
       else if (io===1'bz)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
         #0 ->EventTHZ;
       end
     end
   end

   always @(EventTHZ)
   begin:BlockTHZ
     io_e = #THZ 1'b1;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : tffrb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : Modify protection method 
//      1.2  : Deal with unknown ck.
//      1.1  : Initial
///////////////////////////////////////////////

primitive   tffrb_udp (q, ck, rb, flag);
//
// TOGGLE FLIP FLOP WITH CLEAR/STANDARD DRIVE
   output q;
   reg q;
   input ck, rb, flag;// Clock.


`protect
   table
//    CK    RB  FLAG :   Qt : Qt+1
       r     1     ? :     0 :     1;// Toggle condition.
       r     1     ? :     1 :     0;
       r     x     ? :     1 :     0;
    (?0)     1     ? :     ? :     -;

       // deal with clk "x"
       b  (?1)     ? :     ? :     -;

       ?     0     ? :     ? :     0;
       ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive

///////////////////////////////////////////////
// Cell Name : tffrsb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : Modify protection method
//      1.2  : Deal with unknown ck.
//      1.1  : Initial
///////////////////////////////////////////////

primitive   tffrsb_udp(q, ck, rb, sb, flag);

// TOGGLE FLIP FLOP WITH SB & RB
   output q;
   reg q;
   input ck, sb, rb, flag;

`protect
   table
//    CK    RB    SB  FLAG :   Qt : Qt+1
       r     1     1     ? :     0 :     1;
       r     1     1     ? :     1 :     0;
       r     1     x     ? :     0 :     1;
       r     x     1     ? :     1 :     0;
    (?0)     1     1     ? :     ? :     -;

       ?     0     0     ? :     ? :     0;
       ?     0     1     ? :     ? :     0;
       ?     1     0     ? :     ? :     1;
       ?     0     x     ? :     ? :     0;

     // deal with clk "x"
       b  (?1)     1     ? :     ? :     -;
       b     1  (?1)     ? :     ? :     -;

       ?     ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : tffsb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : Modify protection method
//      1.2  : Deal with unknown ck.
//      1.1  : Initial
///////////////////////////////////////////////

primitive   tffsb_udp(q, ck, sb, flag);
//
// TOGGLE FLIP FLOP WITH SB
   output q;
   reg q;
   input ck, sb, flag;// Clock.

`protect
   table
//    CK    SB  FLAG :   Qt : Qt+1
       r     1     ? :     0 :     1;// Toggle condition.
       r     1     ? :     1 :     0;
       r     x     ? :     0 :     1;
    (?0)     1     ? :     ? :     -;

     // deal with clk "x"
       b  (?1)     ? :     ? :     -;

       ?     0     ? :     ? :     1;
       ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
