<stg><name>matrix_mult</name>


<trans_list>

<trans id="5585" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="2" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5791" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5810" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5824" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="52" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5639" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="54" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5843" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5857" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5868" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5872" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5874" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5876" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5879" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5880" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5881" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="105" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5694" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5918" from="107" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5919" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5890" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5896" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5909" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5910" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5911" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5912" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5913" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5914" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5915" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5916" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5917" from="136" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5727" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5971" from="138" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5972" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5921" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5922" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5923" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5924" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5925" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5926" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5927" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5928" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5929" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5930" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5931" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5932" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5933" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5934" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5935" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5936" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5937" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5938" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5939" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5940" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5941" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5942" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5943" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5944" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5945" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5946" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5947" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5948" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5949" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5950" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5951" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5952" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5953" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5954" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5955" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5956" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5957" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5958" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5959" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5960" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5961" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5962" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5963" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5964" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5965" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5966" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5967" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5968" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5969" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5970" from="188" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %c) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
:4  %a_buff_0 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
:5  %a_buff_1 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
:6  %a_buff_2 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_2"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
:7  %a_buff_3 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_3"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64">
<![CDATA[
:8  %a_buff_4 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_4"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
:9  %a_buff_5 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_5"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
:10  %a_buff_6 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_6"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64">
<![CDATA[
:11  %a_buff_7 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_7"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
:12  %a_buff_8 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_8"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
:13  %a_buff_9 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_9"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
:14  %a_buff_10 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_10"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
:15  %a_buff_11 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_11"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
:16  %a_buff_12 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_12"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
:17  %a_buff_13 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_13"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
:18  %a_buff_14 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_14"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
:19  %a_buff_15 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_15"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
:20  %a_buff_16 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_16"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
:21  %a_buff_17 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_17"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
:22  %a_buff_18 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_18"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
:23  %a_buff_19 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_19"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
:24  %a_buff_20 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_20"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64">
<![CDATA[
:25  %a_buff_21 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_21"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
:26  %a_buff_22 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_22"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64">
<![CDATA[
:27  %a_buff_23 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_23"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
:28  %a_buff_24 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_24"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64">
<![CDATA[
:29  %a_buff_25 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_25"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
:30  %a_buff_26 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_26"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
:31  %a_buff_27 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_27"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
:32  %a_buff_28 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_28"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
:33  %a_buff_29 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_29"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
:34  %a_buff_30 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_30"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
:35  %a_buff_31 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_31"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
:36  %a_buff_32 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_32"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
:37  %a_buff_33 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_33"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
:38  %a_buff_34 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_34"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
:39  %a_buff_35 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_35"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
:40  %a_buff_36 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_36"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
:41  %a_buff_37 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_37"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
:42  %a_buff_38 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_38"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
:43  %a_buff_39 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_39"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64">
<![CDATA[
:44  %a_buff_40 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_40"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
:45  %a_buff_41 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_41"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
:46  %a_buff_42 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_42"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
:47  %a_buff_43 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_43"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
:48  %a_buff_44 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_44"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
:49  %a_buff_45 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_45"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
:50  %a_buff_46 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_46"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
:51  %a_buff_47 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_47"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
:52  %a_buff_48 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_48"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
:53  %a_buff_49 = alloca [100 x i64], align 8

]]></Node>
<StgValue><ssdm name="a_buff_49"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
:54  %b_buff = alloca [5000 x i64], align 8

]]></Node>
<StgValue><ssdm name="b_buff"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:55  %c_buff = alloca [10000 x i32], align 4

]]></Node>
<StgValue><ssdm name="c_buff"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:56  br label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i14 [ 0, %0 ], [ %add_ln22_96, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln19 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln19, label %.preheader3.preheader, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:4  %zext_ln22_1 = zext i14 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:5  %a_addr = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:6  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:8  %or_ln22 = or i14 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:9  %zext_ln22_2 = zext i14 %or_ln22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:10  %a_addr_1 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:11  %a_load_1 = load i32* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:6  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:11  %a_load_1 = load i32* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:13  %or_ln22_1 = or i14 %phi_mul, 2

]]></Node>
<StgValue><ssdm name="or_ln22_1"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:14  %zext_ln22_3 = zext i14 %or_ln22_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:15  %a_addr_2 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_3

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:16  %a_load_2 = load i32* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:18  %or_ln22_2 = or i14 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="or_ln22_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:19  %zext_ln22_4 = zext i14 %or_ln22_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_4"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:20  %a_addr_3 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_4

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:21  %a_load_3 = load i32* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="270" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:16  %a_load_2 = load i32* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:21  %a_load_3 = load i32* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:23  %add_ln22 = add i14 %phi_mul, 4

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:24  %zext_ln22_5 = zext i14 %add_ln22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_5"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:25  %a_addr_4 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_5

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:26  %a_load_4 = load i32* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:28  %add_ln22_1 = add i14 %phi_mul, 5

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:29  %zext_ln22_6 = zext i14 %add_ln22_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_6"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:30  %a_addr_5 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_6

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:31  %a_load_5 = load i32* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="280" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:26  %a_load_4 = load i32* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:31  %a_load_5 = load i32* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:33  %add_ln22_2 = add i14 %phi_mul, 6

]]></Node>
<StgValue><ssdm name="add_ln22_2"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:34  %zext_ln22_7 = zext i14 %add_ln22_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_7"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:35  %a_addr_6 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_7

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:36  %a_load_6 = load i32* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:38  %add_ln22_3 = add i14 %phi_mul, 7

]]></Node>
<StgValue><ssdm name="add_ln22_3"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:39  %zext_ln22_8 = zext i14 %add_ln22_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_8"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:40  %a_addr_7 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_8

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:41  %a_load_7 = load i32* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="290" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:36  %a_load_6 = load i32* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:41  %a_load_7 = load i32* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:43  %add_ln22_4 = add i14 %phi_mul, 8

]]></Node>
<StgValue><ssdm name="add_ln22_4"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:44  %zext_ln22_9 = zext i14 %add_ln22_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_9"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:45  %a_addr_8 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_9

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:46  %a_load_8 = load i32* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:48  %add_ln22_5 = add i14 %phi_mul, 9

]]></Node>
<StgValue><ssdm name="add_ln22_5"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:49  %zext_ln22_10 = zext i14 %add_ln22_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_10"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:50  %a_addr_9 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_10

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:51  %a_load_9 = load i32* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="300" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:46  %a_load_8 = load i32* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:51  %a_load_9 = load i32* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:53  %add_ln22_6 = add i14 %phi_mul, 10

]]></Node>
<StgValue><ssdm name="add_ln22_6"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:54  %zext_ln22_11 = zext i14 %add_ln22_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_11"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:55  %a_addr_10 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_11

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:56  %a_load_10 = load i32* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:58  %add_ln22_7 = add i14 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="add_ln22_7"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:59  %zext_ln22_12 = zext i14 %add_ln22_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_12"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:60  %a_addr_11 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_12

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:61  %a_load_11 = load i32* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="310" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:56  %a_load_10 = load i32* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:61  %a_load_11 = load i32* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:63  %add_ln22_8 = add i14 %phi_mul, 12

]]></Node>
<StgValue><ssdm name="add_ln22_8"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:64  %zext_ln22_13 = zext i14 %add_ln22_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_13"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:65  %a_addr_12 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_13

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:66  %a_load_12 = load i32* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:68  %add_ln22_9 = add i14 %phi_mul, 13

]]></Node>
<StgValue><ssdm name="add_ln22_9"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:69  %zext_ln22_14 = zext i14 %add_ln22_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_14"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:70  %a_addr_13 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_14

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:71  %a_load_13 = load i32* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="320" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:66  %a_load_12 = load i32* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:71  %a_load_13 = load i32* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:73  %add_ln22_10 = add i14 %phi_mul, 14

]]></Node>
<StgValue><ssdm name="add_ln22_10"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:74  %zext_ln22_15 = zext i14 %add_ln22_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_15"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:75  %a_addr_14 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_15

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:76  %a_load_14 = load i32* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:78  %add_ln22_11 = add i14 %phi_mul, 15

]]></Node>
<StgValue><ssdm name="add_ln22_11"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:79  %zext_ln22_16 = zext i14 %add_ln22_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_16"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:80  %a_addr_15 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_16

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:81  %a_load_15 = load i32* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="330" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:76  %a_load_14 = load i32* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:81  %a_load_15 = load i32* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:83  %add_ln22_12 = add i14 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="add_ln22_12"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:84  %zext_ln22_17 = zext i14 %add_ln22_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_17"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:85  %a_addr_16 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_17

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:86  %a_load_16 = load i32* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:88  %add_ln22_13 = add i14 %phi_mul, 17

]]></Node>
<StgValue><ssdm name="add_ln22_13"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:89  %zext_ln22_18 = zext i14 %add_ln22_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_18"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:90  %a_addr_17 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_18

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:91  %a_load_17 = load i32* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="340" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:86  %a_load_16 = load i32* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:91  %a_load_17 = load i32* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:93  %add_ln22_14 = add i14 %phi_mul, 18

]]></Node>
<StgValue><ssdm name="add_ln22_14"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:94  %zext_ln22_19 = zext i14 %add_ln22_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_19"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:95  %a_addr_18 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_19

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:96  %a_load_18 = load i32* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:98  %add_ln22_15 = add i14 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="add_ln22_15"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:99  %zext_ln22_20 = zext i14 %add_ln22_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_20"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:100  %a_addr_19 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_20

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:101  %a_load_19 = load i32* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="350" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:96  %a_load_18 = load i32* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:101  %a_load_19 = load i32* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:103  %add_ln22_16 = add i14 %phi_mul, 20

]]></Node>
<StgValue><ssdm name="add_ln22_16"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:104  %zext_ln22_21 = zext i14 %add_ln22_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_21"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:105  %a_addr_20 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_21

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:106  %a_load_20 = load i32* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:108  %add_ln22_17 = add i14 %phi_mul, 21

]]></Node>
<StgValue><ssdm name="add_ln22_17"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:109  %zext_ln22_22 = zext i14 %add_ln22_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_22"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:110  %a_addr_21 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_22

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:111  %a_load_21 = load i32* %a_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="360" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:106  %a_load_20 = load i32* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:111  %a_load_21 = load i32* %a_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:113  %add_ln22_18 = add i14 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="add_ln22_18"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:114  %zext_ln22_23 = zext i14 %add_ln22_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_23"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:115  %a_addr_22 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_23

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:116  %a_load_22 = load i32* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:118  %add_ln22_19 = add i14 %phi_mul, 23

]]></Node>
<StgValue><ssdm name="add_ln22_19"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:119  %zext_ln22_24 = zext i14 %add_ln22_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_24"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:120  %a_addr_23 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_24

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:121  %a_load_23 = load i32* %a_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="370" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:116  %a_load_22 = load i32* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:121  %a_load_23 = load i32* %a_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:123  %add_ln22_20 = add i14 %phi_mul, 24

]]></Node>
<StgValue><ssdm name="add_ln22_20"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:124  %zext_ln22_25 = zext i14 %add_ln22_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_25"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:125  %a_addr_24 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_25

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:126  %a_load_24 = load i32* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:128  %add_ln22_21 = add i14 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="add_ln22_21"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:129  %zext_ln22_26 = zext i14 %add_ln22_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_26"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:130  %a_addr_25 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_26

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:131  %a_load_25 = load i32* %a_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="380" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:126  %a_load_24 = load i32* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:131  %a_load_25 = load i32* %a_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:133  %add_ln22_22 = add i14 %phi_mul, 26

]]></Node>
<StgValue><ssdm name="add_ln22_22"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:134  %zext_ln22_27 = zext i14 %add_ln22_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_27"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:135  %a_addr_26 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_27

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:136  %a_load_26 = load i32* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:138  %add_ln22_23 = add i14 %phi_mul, 27

]]></Node>
<StgValue><ssdm name="add_ln22_23"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:139  %zext_ln22_28 = zext i14 %add_ln22_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_28"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:140  %a_addr_27 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_28

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:141  %a_load_27 = load i32* %a_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="390" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:136  %a_load_26 = load i32* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:141  %a_load_27 = load i32* %a_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:143  %add_ln22_24 = add i14 %phi_mul, 28

]]></Node>
<StgValue><ssdm name="add_ln22_24"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:144  %zext_ln22_29 = zext i14 %add_ln22_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_29"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:145  %a_addr_28 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_29

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:146  %a_load_28 = load i32* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:148  %add_ln22_25 = add i14 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="add_ln22_25"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:149  %zext_ln22_30 = zext i14 %add_ln22_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_30"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:150  %a_addr_29 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_30

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:151  %a_load_29 = load i32* %a_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="400" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:146  %a_load_28 = load i32* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:151  %a_load_29 = load i32* %a_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:153  %add_ln22_26 = add i14 %phi_mul, 30

]]></Node>
<StgValue><ssdm name="add_ln22_26"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:154  %zext_ln22_31 = zext i14 %add_ln22_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_31"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:155  %a_addr_30 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_31

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:156  %a_load_30 = load i32* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:158  %add_ln22_27 = add i14 %phi_mul, 31

]]></Node>
<StgValue><ssdm name="add_ln22_27"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:159  %zext_ln22_32 = zext i14 %add_ln22_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_32"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:160  %a_addr_31 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_32

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:161  %a_load_31 = load i32* %a_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="410" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:156  %a_load_30 = load i32* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:161  %a_load_31 = load i32* %a_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:163  %add_ln22_28 = add i14 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="add_ln22_28"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:164  %zext_ln22_33 = zext i14 %add_ln22_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_33"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:165  %a_addr_32 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_33

]]></Node>
<StgValue><ssdm name="a_addr_32"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:166  %a_load_32 = load i32* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:168  %add_ln22_29 = add i14 %phi_mul, 33

]]></Node>
<StgValue><ssdm name="add_ln22_29"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:169  %zext_ln22_34 = zext i14 %add_ln22_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_34"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:170  %a_addr_33 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_34

]]></Node>
<StgValue><ssdm name="a_addr_33"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:171  %a_load_33 = load i32* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="420" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:166  %a_load_32 = load i32* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:171  %a_load_33 = load i32* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:173  %add_ln22_30 = add i14 %phi_mul, 34

]]></Node>
<StgValue><ssdm name="add_ln22_30"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:174  %zext_ln22_35 = zext i14 %add_ln22_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_35"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:175  %a_addr_34 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_35

]]></Node>
<StgValue><ssdm name="a_addr_34"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:176  %a_load_34 = load i32* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:178  %add_ln22_31 = add i14 %phi_mul, 35

]]></Node>
<StgValue><ssdm name="add_ln22_31"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:179  %zext_ln22_36 = zext i14 %add_ln22_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_36"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:180  %a_addr_35 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_36

]]></Node>
<StgValue><ssdm name="a_addr_35"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:181  %a_load_35 = load i32* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="430" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:176  %a_load_34 = load i32* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:181  %a_load_35 = load i32* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:183  %add_ln22_32 = add i14 %phi_mul, 36

]]></Node>
<StgValue><ssdm name="add_ln22_32"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:184  %zext_ln22_37 = zext i14 %add_ln22_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_37"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:185  %a_addr_36 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_37

]]></Node>
<StgValue><ssdm name="a_addr_36"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:186  %a_load_36 = load i32* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:188  %add_ln22_33 = add i14 %phi_mul, 37

]]></Node>
<StgValue><ssdm name="add_ln22_33"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:189  %zext_ln22_38 = zext i14 %add_ln22_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_38"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:190  %a_addr_37 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_38

]]></Node>
<StgValue><ssdm name="a_addr_37"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:191  %a_load_37 = load i32* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="440" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:186  %a_load_36 = load i32* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:191  %a_load_37 = load i32* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:193  %add_ln22_34 = add i14 %phi_mul, 38

]]></Node>
<StgValue><ssdm name="add_ln22_34"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:194  %zext_ln22_39 = zext i14 %add_ln22_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_39"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:195  %a_addr_38 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_39

]]></Node>
<StgValue><ssdm name="a_addr_38"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:196  %a_load_38 = load i32* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:198  %add_ln22_35 = add i14 %phi_mul, 39

]]></Node>
<StgValue><ssdm name="add_ln22_35"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:199  %zext_ln22_40 = zext i14 %add_ln22_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_40"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:200  %a_addr_39 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_40

]]></Node>
<StgValue><ssdm name="a_addr_39"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:201  %a_load_39 = load i32* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="450" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:196  %a_load_38 = load i32* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:201  %a_load_39 = load i32* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:203  %add_ln22_36 = add i14 %phi_mul, 40

]]></Node>
<StgValue><ssdm name="add_ln22_36"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:204  %zext_ln22_41 = zext i14 %add_ln22_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_41"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:205  %a_addr_40 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_41

]]></Node>
<StgValue><ssdm name="a_addr_40"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:206  %a_load_40 = load i32* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:208  %add_ln22_37 = add i14 %phi_mul, 41

]]></Node>
<StgValue><ssdm name="add_ln22_37"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:209  %zext_ln22_42 = zext i14 %add_ln22_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_42"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:210  %a_addr_41 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_42

]]></Node>
<StgValue><ssdm name="a_addr_41"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:211  %a_load_41 = load i32* %a_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="460" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:206  %a_load_40 = load i32* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:211  %a_load_41 = load i32* %a_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:213  %add_ln22_38 = add i14 %phi_mul, 42

]]></Node>
<StgValue><ssdm name="add_ln22_38"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:214  %zext_ln22_43 = zext i14 %add_ln22_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_43"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:215  %a_addr_42 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_43

]]></Node>
<StgValue><ssdm name="a_addr_42"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:216  %a_load_42 = load i32* %a_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:218  %add_ln22_39 = add i14 %phi_mul, 43

]]></Node>
<StgValue><ssdm name="add_ln22_39"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:219  %zext_ln22_44 = zext i14 %add_ln22_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_44"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:220  %a_addr_43 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_44

]]></Node>
<StgValue><ssdm name="a_addr_43"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:221  %a_load_43 = load i32* %a_addr_43, align 4

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="470" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:216  %a_load_42 = load i32* %a_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_load_42"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:221  %a_load_43 = load i32* %a_addr_43, align 4

]]></Node>
<StgValue><ssdm name="a_load_43"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:223  %add_ln22_40 = add i14 %phi_mul, 44

]]></Node>
<StgValue><ssdm name="add_ln22_40"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:224  %zext_ln22_45 = zext i14 %add_ln22_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_45"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:225  %a_addr_44 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_45

]]></Node>
<StgValue><ssdm name="a_addr_44"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:226  %a_load_44 = load i32* %a_addr_44, align 4

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:228  %add_ln22_41 = add i14 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="add_ln22_41"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:229  %zext_ln22_46 = zext i14 %add_ln22_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_46"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:230  %a_addr_45 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_46

]]></Node>
<StgValue><ssdm name="a_addr_45"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:231  %a_load_45 = load i32* %a_addr_45, align 4

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="480" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:226  %a_load_44 = load i32* %a_addr_44, align 4

]]></Node>
<StgValue><ssdm name="a_load_44"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:231  %a_load_45 = load i32* %a_addr_45, align 4

]]></Node>
<StgValue><ssdm name="a_load_45"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:233  %add_ln22_42 = add i14 %phi_mul, 46

]]></Node>
<StgValue><ssdm name="add_ln22_42"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:234  %zext_ln22_47 = zext i14 %add_ln22_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_47"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:235  %a_addr_46 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_47

]]></Node>
<StgValue><ssdm name="a_addr_46"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:236  %a_load_46 = load i32* %a_addr_46, align 4

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:238  %add_ln22_43 = add i14 %phi_mul, 47

]]></Node>
<StgValue><ssdm name="add_ln22_43"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:239  %zext_ln22_48 = zext i14 %add_ln22_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_48"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:240  %a_addr_47 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_48

]]></Node>
<StgValue><ssdm name="a_addr_47"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:241  %a_load_47 = load i32* %a_addr_47, align 4

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="490" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:236  %a_load_46 = load i32* %a_addr_46, align 4

]]></Node>
<StgValue><ssdm name="a_load_46"/></StgValue>
</operation>

<operation id="491" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:241  %a_load_47 = load i32* %a_addr_47, align 4

]]></Node>
<StgValue><ssdm name="a_load_47"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:243  %add_ln22_44 = add i14 %phi_mul, 48

]]></Node>
<StgValue><ssdm name="add_ln22_44"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:244  %zext_ln22_49 = zext i14 %add_ln22_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_49"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:245  %a_addr_48 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_49

]]></Node>
<StgValue><ssdm name="a_addr_48"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:246  %a_load_48 = load i32* %a_addr_48, align 4

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:248  %add_ln22_45 = add i14 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="add_ln22_45"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:249  %zext_ln22_50 = zext i14 %add_ln22_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_50"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:250  %a_addr_49 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_50

]]></Node>
<StgValue><ssdm name="a_addr_49"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:251  %a_load_49 = load i32* %a_addr_49, align 4

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="500" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:246  %a_load_48 = load i32* %a_addr_48, align 4

]]></Node>
<StgValue><ssdm name="a_load_48"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:251  %a_load_49 = load i32* %a_addr_49, align 4

]]></Node>
<StgValue><ssdm name="a_load_49"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:253  %add_ln22_46 = add i14 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="add_ln22_46"/></StgValue>
</operation>

<operation id="503" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:254  %zext_ln22_51 = zext i14 %add_ln22_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_51"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:255  %a_addr_50 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_51

]]></Node>
<StgValue><ssdm name="a_addr_50"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:256  %a_load_50 = load i32* %a_addr_50, align 4

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:259  %add_ln22_47 = add i14 %phi_mul, 51

]]></Node>
<StgValue><ssdm name="add_ln22_47"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:260  %zext_ln22_52 = zext i14 %add_ln22_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_52"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:261  %a_addr_51 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_52

]]></Node>
<StgValue><ssdm name="a_addr_51"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:262  %a_load_51 = load i32* %a_addr_51, align 4

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="510" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="7">
<![CDATA[
hls_label_0:3  %zext_ln22 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="511" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:7  %a_buff_0_addr = getelementptr [100 x i64]* %a_buff_0, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_0_addr"/></StgValue>
</operation>

<operation id="512" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:12  %a_buff_1_addr = getelementptr [100 x i64]* %a_buff_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_1_addr"/></StgValue>
</operation>

<operation id="513" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:256  %a_load_50 = load i32* %a_addr_50, align 4

]]></Node>
<StgValue><ssdm name="a_load_50"/></StgValue>
</operation>

<operation id="514" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:257  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_50, i32 %a_load)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="515" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:258  store i64 %tmp_s, i64* %a_buff_0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="516" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:262  %a_load_51 = load i32* %a_addr_51, align 4

]]></Node>
<StgValue><ssdm name="a_load_51"/></StgValue>
</operation>

<operation id="517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:263  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_51, i32 %a_load_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="518" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:264  store i64 %tmp_1, i64* %a_buff_1_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="519" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:265  %add_ln22_48 = add i14 %phi_mul, 52

]]></Node>
<StgValue><ssdm name="add_ln22_48"/></StgValue>
</operation>

<operation id="520" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:266  %zext_ln22_53 = zext i14 %add_ln22_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_53"/></StgValue>
</operation>

<operation id="521" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:267  %a_addr_52 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_53

]]></Node>
<StgValue><ssdm name="a_addr_52"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:268  %a_load_52 = load i32* %a_addr_52, align 4

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:271  %add_ln22_49 = add i14 %phi_mul, 53

]]></Node>
<StgValue><ssdm name="add_ln22_49"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:272  %zext_ln22_54 = zext i14 %add_ln22_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_54"/></StgValue>
</operation>

<operation id="525" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:273  %a_addr_53 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_54

]]></Node>
<StgValue><ssdm name="a_addr_53"/></StgValue>
</operation>

<operation id="526" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:274  %a_load_53 = load i32* %a_addr_53, align 4

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="527" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:17  %a_buff_2_addr = getelementptr [100 x i64]* %a_buff_2, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_2_addr"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:22  %a_buff_3_addr = getelementptr [100 x i64]* %a_buff_3, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_3_addr"/></StgValue>
</operation>

<operation id="529" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:268  %a_load_52 = load i32* %a_addr_52, align 4

]]></Node>
<StgValue><ssdm name="a_load_52"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:269  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_52, i32 %a_load_2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:270  store i64 %tmp_2, i64* %a_buff_2_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:274  %a_load_53 = load i32* %a_addr_53, align 4

]]></Node>
<StgValue><ssdm name="a_load_53"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:275  %tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_53, i32 %a_load_3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:276  store i64 %tmp_3, i64* %a_buff_3_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="535" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:277  %add_ln22_50 = add i14 %phi_mul, 54

]]></Node>
<StgValue><ssdm name="add_ln22_50"/></StgValue>
</operation>

<operation id="536" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:278  %zext_ln22_55 = zext i14 %add_ln22_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_55"/></StgValue>
</operation>

<operation id="537" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:279  %a_addr_54 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_55

]]></Node>
<StgValue><ssdm name="a_addr_54"/></StgValue>
</operation>

<operation id="538" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:280  %a_load_54 = load i32* %a_addr_54, align 4

]]></Node>
<StgValue><ssdm name="a_load_54"/></StgValue>
</operation>

<operation id="539" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:283  %add_ln22_51 = add i14 %phi_mul, 55

]]></Node>
<StgValue><ssdm name="add_ln22_51"/></StgValue>
</operation>

<operation id="540" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:284  %zext_ln22_56 = zext i14 %add_ln22_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_56"/></StgValue>
</operation>

<operation id="541" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:285  %a_addr_55 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_56

]]></Node>
<StgValue><ssdm name="a_addr_55"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:286  %a_load_55 = load i32* %a_addr_55, align 4

]]></Node>
<StgValue><ssdm name="a_load_55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="543" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:27  %a_buff_4_addr = getelementptr [100 x i64]* %a_buff_4, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_4_addr"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:32  %a_buff_5_addr = getelementptr [100 x i64]* %a_buff_5, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_5_addr"/></StgValue>
</operation>

<operation id="545" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:280  %a_load_54 = load i32* %a_addr_54, align 4

]]></Node>
<StgValue><ssdm name="a_load_54"/></StgValue>
</operation>

<operation id="546" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:281  %tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_54, i32 %a_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="547" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:282  store i64 %tmp_4, i64* %a_buff_4_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="548" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:286  %a_load_55 = load i32* %a_addr_55, align 4

]]></Node>
<StgValue><ssdm name="a_load_55"/></StgValue>
</operation>

<operation id="549" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:287  %tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_55, i32 %a_load_5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="550" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:288  store i64 %tmp_5, i64* %a_buff_5_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="551" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:289  %add_ln22_52 = add i14 %phi_mul, 56

]]></Node>
<StgValue><ssdm name="add_ln22_52"/></StgValue>
</operation>

<operation id="552" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:290  %zext_ln22_57 = zext i14 %add_ln22_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_57"/></StgValue>
</operation>

<operation id="553" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:291  %a_addr_56 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_57

]]></Node>
<StgValue><ssdm name="a_addr_56"/></StgValue>
</operation>

<operation id="554" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:292  %a_load_56 = load i32* %a_addr_56, align 4

]]></Node>
<StgValue><ssdm name="a_load_56"/></StgValue>
</operation>

<operation id="555" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:295  %add_ln22_53 = add i14 %phi_mul, 57

]]></Node>
<StgValue><ssdm name="add_ln22_53"/></StgValue>
</operation>

<operation id="556" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:296  %zext_ln22_58 = zext i14 %add_ln22_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_58"/></StgValue>
</operation>

<operation id="557" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:297  %a_addr_57 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_58

]]></Node>
<StgValue><ssdm name="a_addr_57"/></StgValue>
</operation>

<operation id="558" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:298  %a_load_57 = load i32* %a_addr_57, align 4

]]></Node>
<StgValue><ssdm name="a_load_57"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:37  %a_buff_6_addr = getelementptr [100 x i64]* %a_buff_6, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_6_addr"/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:42  %a_buff_7_addr = getelementptr [100 x i64]* %a_buff_7, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_7_addr"/></StgValue>
</operation>

<operation id="561" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:292  %a_load_56 = load i32* %a_addr_56, align 4

]]></Node>
<StgValue><ssdm name="a_load_56"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:293  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_56, i32 %a_load_6)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:294  store i64 %tmp_6, i64* %a_buff_6_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:298  %a_load_57 = load i32* %a_addr_57, align 4

]]></Node>
<StgValue><ssdm name="a_load_57"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:299  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_57, i32 %a_load_7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:300  store i64 %tmp_7, i64* %a_buff_7_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:301  %add_ln22_54 = add i14 %phi_mul, 58

]]></Node>
<StgValue><ssdm name="add_ln22_54"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:302  %zext_ln22_59 = zext i14 %add_ln22_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_59"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:303  %a_addr_58 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_59

]]></Node>
<StgValue><ssdm name="a_addr_58"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:304  %a_load_58 = load i32* %a_addr_58, align 4

]]></Node>
<StgValue><ssdm name="a_load_58"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:307  %add_ln22_55 = add i14 %phi_mul, 59

]]></Node>
<StgValue><ssdm name="add_ln22_55"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:308  %zext_ln22_60 = zext i14 %add_ln22_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_60"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:309  %a_addr_59 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_60

]]></Node>
<StgValue><ssdm name="a_addr_59"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:310  %a_load_59 = load i32* %a_addr_59, align 4

]]></Node>
<StgValue><ssdm name="a_load_59"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="575" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:47  %a_buff_8_addr = getelementptr [100 x i64]* %a_buff_8, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_8_addr"/></StgValue>
</operation>

<operation id="576" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:52  %a_buff_9_addr = getelementptr [100 x i64]* %a_buff_9, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_9_addr"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:304  %a_load_58 = load i32* %a_addr_58, align 4

]]></Node>
<StgValue><ssdm name="a_load_58"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:305  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_58, i32 %a_load_8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:306  store i64 %tmp_8, i64* %a_buff_8_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:310  %a_load_59 = load i32* %a_addr_59, align 4

]]></Node>
<StgValue><ssdm name="a_load_59"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:311  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_59, i32 %a_load_9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="582" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:312  store i64 %tmp_9, i64* %a_buff_9_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="583" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:313  %add_ln22_56 = add i14 %phi_mul, 60

]]></Node>
<StgValue><ssdm name="add_ln22_56"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:314  %zext_ln22_61 = zext i14 %add_ln22_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_61"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:315  %a_addr_60 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_61

]]></Node>
<StgValue><ssdm name="a_addr_60"/></StgValue>
</operation>

<operation id="586" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:316  %a_load_60 = load i32* %a_addr_60, align 4

]]></Node>
<StgValue><ssdm name="a_load_60"/></StgValue>
</operation>

<operation id="587" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:319  %add_ln22_57 = add i14 %phi_mul, 61

]]></Node>
<StgValue><ssdm name="add_ln22_57"/></StgValue>
</operation>

<operation id="588" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:320  %zext_ln22_62 = zext i14 %add_ln22_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_62"/></StgValue>
</operation>

<operation id="589" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:321  %a_addr_61 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_62

]]></Node>
<StgValue><ssdm name="a_addr_61"/></StgValue>
</operation>

<operation id="590" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:322  %a_load_61 = load i32* %a_addr_61, align 4

]]></Node>
<StgValue><ssdm name="a_load_61"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="591" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:57  %a_buff_10_addr = getelementptr [100 x i64]* %a_buff_10, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_10_addr"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:62  %a_buff_11_addr = getelementptr [100 x i64]* %a_buff_11, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_11_addr"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:316  %a_load_60 = load i32* %a_addr_60, align 4

]]></Node>
<StgValue><ssdm name="a_load_60"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:317  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_60, i32 %a_load_10)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:318  store i64 %tmp_10, i64* %a_buff_10_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="596" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:322  %a_load_61 = load i32* %a_addr_61, align 4

]]></Node>
<StgValue><ssdm name="a_load_61"/></StgValue>
</operation>

<operation id="597" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:323  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_61, i32 %a_load_11)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="598" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:324  store i64 %tmp_11, i64* %a_buff_11_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="599" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:325  %add_ln22_58 = add i14 %phi_mul, 62

]]></Node>
<StgValue><ssdm name="add_ln22_58"/></StgValue>
</operation>

<operation id="600" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:326  %zext_ln22_63 = zext i14 %add_ln22_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_63"/></StgValue>
</operation>

<operation id="601" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:327  %a_addr_62 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_63

]]></Node>
<StgValue><ssdm name="a_addr_62"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:328  %a_load_62 = load i32* %a_addr_62, align 4

]]></Node>
<StgValue><ssdm name="a_load_62"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:331  %add_ln22_59 = add i14 %phi_mul, 63

]]></Node>
<StgValue><ssdm name="add_ln22_59"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:332  %zext_ln22_64 = zext i14 %add_ln22_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_64"/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:333  %a_addr_63 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_64

]]></Node>
<StgValue><ssdm name="a_addr_63"/></StgValue>
</operation>

<operation id="606" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:334  %a_load_63 = load i32* %a_addr_63, align 4

]]></Node>
<StgValue><ssdm name="a_load_63"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="607" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:67  %a_buff_12_addr = getelementptr [100 x i64]* %a_buff_12, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_12_addr"/></StgValue>
</operation>

<operation id="608" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:72  %a_buff_13_addr = getelementptr [100 x i64]* %a_buff_13, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_13_addr"/></StgValue>
</operation>

<operation id="609" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:328  %a_load_62 = load i32* %a_addr_62, align 4

]]></Node>
<StgValue><ssdm name="a_load_62"/></StgValue>
</operation>

<operation id="610" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:329  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_62, i32 %a_load_12)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="611" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:330  store i64 %tmp_12, i64* %a_buff_12_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="612" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:334  %a_load_63 = load i32* %a_addr_63, align 4

]]></Node>
<StgValue><ssdm name="a_load_63"/></StgValue>
</operation>

<operation id="613" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:335  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_63, i32 %a_load_13)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="614" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:336  store i64 %tmp_13, i64* %a_buff_13_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="615" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:337  %add_ln22_60 = add i14 %phi_mul, 64

]]></Node>
<StgValue><ssdm name="add_ln22_60"/></StgValue>
</operation>

<operation id="616" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:338  %zext_ln22_65 = zext i14 %add_ln22_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_65"/></StgValue>
</operation>

<operation id="617" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:339  %a_addr_64 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_65

]]></Node>
<StgValue><ssdm name="a_addr_64"/></StgValue>
</operation>

<operation id="618" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:340  %a_load_64 = load i32* %a_addr_64, align 4

]]></Node>
<StgValue><ssdm name="a_load_64"/></StgValue>
</operation>

<operation id="619" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:343  %add_ln22_61 = add i14 %phi_mul, 65

]]></Node>
<StgValue><ssdm name="add_ln22_61"/></StgValue>
</operation>

<operation id="620" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:344  %zext_ln22_66 = zext i14 %add_ln22_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_66"/></StgValue>
</operation>

<operation id="621" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:345  %a_addr_65 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_66

]]></Node>
<StgValue><ssdm name="a_addr_65"/></StgValue>
</operation>

<operation id="622" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:346  %a_load_65 = load i32* %a_addr_65, align 4

]]></Node>
<StgValue><ssdm name="a_load_65"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="623" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:77  %a_buff_14_addr = getelementptr [100 x i64]* %a_buff_14, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_14_addr"/></StgValue>
</operation>

<operation id="624" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:82  %a_buff_15_addr = getelementptr [100 x i64]* %a_buff_15, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_15_addr"/></StgValue>
</operation>

<operation id="625" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:340  %a_load_64 = load i32* %a_addr_64, align 4

]]></Node>
<StgValue><ssdm name="a_load_64"/></StgValue>
</operation>

<operation id="626" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:341  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_64, i32 %a_load_14)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="627" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:342  store i64 %tmp_14, i64* %a_buff_14_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="628" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:346  %a_load_65 = load i32* %a_addr_65, align 4

]]></Node>
<StgValue><ssdm name="a_load_65"/></StgValue>
</operation>

<operation id="629" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:347  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_65, i32 %a_load_15)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="630" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:348  store i64 %tmp_15, i64* %a_buff_15_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="631" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:349  %add_ln22_62 = add i14 %phi_mul, 66

]]></Node>
<StgValue><ssdm name="add_ln22_62"/></StgValue>
</operation>

<operation id="632" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:350  %zext_ln22_67 = zext i14 %add_ln22_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_67"/></StgValue>
</operation>

<operation id="633" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:351  %a_addr_66 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_67

]]></Node>
<StgValue><ssdm name="a_addr_66"/></StgValue>
</operation>

<operation id="634" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:352  %a_load_66 = load i32* %a_addr_66, align 4

]]></Node>
<StgValue><ssdm name="a_load_66"/></StgValue>
</operation>

<operation id="635" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:355  %add_ln22_63 = add i14 %phi_mul, 67

]]></Node>
<StgValue><ssdm name="add_ln22_63"/></StgValue>
</operation>

<operation id="636" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:356  %zext_ln22_68 = zext i14 %add_ln22_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_68"/></StgValue>
</operation>

<operation id="637" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:357  %a_addr_67 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_68

]]></Node>
<StgValue><ssdm name="a_addr_67"/></StgValue>
</operation>

<operation id="638" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:358  %a_load_67 = load i32* %a_addr_67, align 4

]]></Node>
<StgValue><ssdm name="a_load_67"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="639" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:87  %a_buff_16_addr = getelementptr [100 x i64]* %a_buff_16, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_16_addr"/></StgValue>
</operation>

<operation id="640" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:92  %a_buff_17_addr = getelementptr [100 x i64]* %a_buff_17, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_17_addr"/></StgValue>
</operation>

<operation id="641" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:352  %a_load_66 = load i32* %a_addr_66, align 4

]]></Node>
<StgValue><ssdm name="a_load_66"/></StgValue>
</operation>

<operation id="642" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:353  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_66, i32 %a_load_16)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="643" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:354  store i64 %tmp_16, i64* %a_buff_16_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="644" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:358  %a_load_67 = load i32* %a_addr_67, align 4

]]></Node>
<StgValue><ssdm name="a_load_67"/></StgValue>
</operation>

<operation id="645" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:359  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_67, i32 %a_load_17)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="646" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:360  store i64 %tmp_17, i64* %a_buff_17_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="647" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:361  %add_ln22_64 = add i14 %phi_mul, 68

]]></Node>
<StgValue><ssdm name="add_ln22_64"/></StgValue>
</operation>

<operation id="648" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:362  %zext_ln22_69 = zext i14 %add_ln22_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_69"/></StgValue>
</operation>

<operation id="649" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:363  %a_addr_68 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_69

]]></Node>
<StgValue><ssdm name="a_addr_68"/></StgValue>
</operation>

<operation id="650" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:364  %a_load_68 = load i32* %a_addr_68, align 4

]]></Node>
<StgValue><ssdm name="a_load_68"/></StgValue>
</operation>

<operation id="651" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:367  %add_ln22_65 = add i14 %phi_mul, 69

]]></Node>
<StgValue><ssdm name="add_ln22_65"/></StgValue>
</operation>

<operation id="652" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:368  %zext_ln22_70 = zext i14 %add_ln22_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_70"/></StgValue>
</operation>

<operation id="653" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:369  %a_addr_69 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_70

]]></Node>
<StgValue><ssdm name="a_addr_69"/></StgValue>
</operation>

<operation id="654" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:370  %a_load_69 = load i32* %a_addr_69, align 4

]]></Node>
<StgValue><ssdm name="a_load_69"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="655" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:97  %a_buff_18_addr = getelementptr [100 x i64]* %a_buff_18, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_18_addr"/></StgValue>
</operation>

<operation id="656" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:102  %a_buff_19_addr = getelementptr [100 x i64]* %a_buff_19, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_19_addr"/></StgValue>
</operation>

<operation id="657" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:364  %a_load_68 = load i32* %a_addr_68, align 4

]]></Node>
<StgValue><ssdm name="a_load_68"/></StgValue>
</operation>

<operation id="658" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:365  %tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_68, i32 %a_load_18)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="659" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:366  store i64 %tmp_18, i64* %a_buff_18_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="660" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:370  %a_load_69 = load i32* %a_addr_69, align 4

]]></Node>
<StgValue><ssdm name="a_load_69"/></StgValue>
</operation>

<operation id="661" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:371  %tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_69, i32 %a_load_19)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="662" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:372  store i64 %tmp_19, i64* %a_buff_19_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="663" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:373  %add_ln22_66 = add i14 %phi_mul, 70

]]></Node>
<StgValue><ssdm name="add_ln22_66"/></StgValue>
</operation>

<operation id="664" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:374  %zext_ln22_71 = zext i14 %add_ln22_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_71"/></StgValue>
</operation>

<operation id="665" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:375  %a_addr_70 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_71

]]></Node>
<StgValue><ssdm name="a_addr_70"/></StgValue>
</operation>

<operation id="666" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:376  %a_load_70 = load i32* %a_addr_70, align 4

]]></Node>
<StgValue><ssdm name="a_load_70"/></StgValue>
</operation>

<operation id="667" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:379  %add_ln22_67 = add i14 %phi_mul, 71

]]></Node>
<StgValue><ssdm name="add_ln22_67"/></StgValue>
</operation>

<operation id="668" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:380  %zext_ln22_72 = zext i14 %add_ln22_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_72"/></StgValue>
</operation>

<operation id="669" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:381  %a_addr_71 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_72

]]></Node>
<StgValue><ssdm name="a_addr_71"/></StgValue>
</operation>

<operation id="670" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:382  %a_load_71 = load i32* %a_addr_71, align 4

]]></Node>
<StgValue><ssdm name="a_load_71"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="671" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:107  %a_buff_20_addr = getelementptr [100 x i64]* %a_buff_20, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_20_addr"/></StgValue>
</operation>

<operation id="672" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:112  %a_buff_21_addr = getelementptr [100 x i64]* %a_buff_21, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_21_addr"/></StgValue>
</operation>

<operation id="673" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:376  %a_load_70 = load i32* %a_addr_70, align 4

]]></Node>
<StgValue><ssdm name="a_load_70"/></StgValue>
</operation>

<operation id="674" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:377  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_70, i32 %a_load_20)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="675" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:378  store i64 %tmp_20, i64* %a_buff_20_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="676" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:382  %a_load_71 = load i32* %a_addr_71, align 4

]]></Node>
<StgValue><ssdm name="a_load_71"/></StgValue>
</operation>

<operation id="677" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:383  %tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_71, i32 %a_load_21)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="678" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:384  store i64 %tmp_21, i64* %a_buff_21_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="679" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:385  %add_ln22_68 = add i14 %phi_mul, 72

]]></Node>
<StgValue><ssdm name="add_ln22_68"/></StgValue>
</operation>

<operation id="680" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:386  %zext_ln22_73 = zext i14 %add_ln22_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_73"/></StgValue>
</operation>

<operation id="681" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:387  %a_addr_72 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_73

]]></Node>
<StgValue><ssdm name="a_addr_72"/></StgValue>
</operation>

<operation id="682" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:388  %a_load_72 = load i32* %a_addr_72, align 4

]]></Node>
<StgValue><ssdm name="a_load_72"/></StgValue>
</operation>

<operation id="683" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:391  %add_ln22_69 = add i14 %phi_mul, 73

]]></Node>
<StgValue><ssdm name="add_ln22_69"/></StgValue>
</operation>

<operation id="684" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:392  %zext_ln22_74 = zext i14 %add_ln22_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_74"/></StgValue>
</operation>

<operation id="685" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:393  %a_addr_73 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_74

]]></Node>
<StgValue><ssdm name="a_addr_73"/></StgValue>
</operation>

<operation id="686" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:394  %a_load_73 = load i32* %a_addr_73, align 4

]]></Node>
<StgValue><ssdm name="a_load_73"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="687" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:117  %a_buff_22_addr = getelementptr [100 x i64]* %a_buff_22, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_22_addr"/></StgValue>
</operation>

<operation id="688" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:122  %a_buff_23_addr = getelementptr [100 x i64]* %a_buff_23, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_23_addr"/></StgValue>
</operation>

<operation id="689" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:388  %a_load_72 = load i32* %a_addr_72, align 4

]]></Node>
<StgValue><ssdm name="a_load_72"/></StgValue>
</operation>

<operation id="690" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:389  %tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_72, i32 %a_load_22)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="691" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:390  store i64 %tmp_22, i64* %a_buff_22_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="692" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:394  %a_load_73 = load i32* %a_addr_73, align 4

]]></Node>
<StgValue><ssdm name="a_load_73"/></StgValue>
</operation>

<operation id="693" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:395  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_73, i32 %a_load_23)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="694" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:396  store i64 %tmp_23, i64* %a_buff_23_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="695" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:397  %add_ln22_70 = add i14 %phi_mul, 74

]]></Node>
<StgValue><ssdm name="add_ln22_70"/></StgValue>
</operation>

<operation id="696" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:398  %zext_ln22_75 = zext i14 %add_ln22_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_75"/></StgValue>
</operation>

<operation id="697" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:399  %a_addr_74 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_75

]]></Node>
<StgValue><ssdm name="a_addr_74"/></StgValue>
</operation>

<operation id="698" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:400  %a_load_74 = load i32* %a_addr_74, align 4

]]></Node>
<StgValue><ssdm name="a_load_74"/></StgValue>
</operation>

<operation id="699" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:403  %add_ln22_71 = add i14 %phi_mul, 75

]]></Node>
<StgValue><ssdm name="add_ln22_71"/></StgValue>
</operation>

<operation id="700" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:404  %zext_ln22_76 = zext i14 %add_ln22_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_76"/></StgValue>
</operation>

<operation id="701" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:405  %a_addr_75 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_76

]]></Node>
<StgValue><ssdm name="a_addr_75"/></StgValue>
</operation>

<operation id="702" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:406  %a_load_75 = load i32* %a_addr_75, align 4

]]></Node>
<StgValue><ssdm name="a_load_75"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="703" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:127  %a_buff_24_addr = getelementptr [100 x i64]* %a_buff_24, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_24_addr"/></StgValue>
</operation>

<operation id="704" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:132  %a_buff_25_addr = getelementptr [100 x i64]* %a_buff_25, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_25_addr"/></StgValue>
</operation>

<operation id="705" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:400  %a_load_74 = load i32* %a_addr_74, align 4

]]></Node>
<StgValue><ssdm name="a_load_74"/></StgValue>
</operation>

<operation id="706" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:401  %tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_74, i32 %a_load_24)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="707" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:402  store i64 %tmp_24, i64* %a_buff_24_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="708" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:406  %a_load_75 = load i32* %a_addr_75, align 4

]]></Node>
<StgValue><ssdm name="a_load_75"/></StgValue>
</operation>

<operation id="709" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:407  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_75, i32 %a_load_25)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="710" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:408  store i64 %tmp_25, i64* %a_buff_25_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="711" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:409  %add_ln22_72 = add i14 %phi_mul, 76

]]></Node>
<StgValue><ssdm name="add_ln22_72"/></StgValue>
</operation>

<operation id="712" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:410  %zext_ln22_77 = zext i14 %add_ln22_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_77"/></StgValue>
</operation>

<operation id="713" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:411  %a_addr_76 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_77

]]></Node>
<StgValue><ssdm name="a_addr_76"/></StgValue>
</operation>

<operation id="714" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:412  %a_load_76 = load i32* %a_addr_76, align 4

]]></Node>
<StgValue><ssdm name="a_load_76"/></StgValue>
</operation>

<operation id="715" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:415  %add_ln22_73 = add i14 %phi_mul, 77

]]></Node>
<StgValue><ssdm name="add_ln22_73"/></StgValue>
</operation>

<operation id="716" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:416  %zext_ln22_78 = zext i14 %add_ln22_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_78"/></StgValue>
</operation>

<operation id="717" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:417  %a_addr_77 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_78

]]></Node>
<StgValue><ssdm name="a_addr_77"/></StgValue>
</operation>

<operation id="718" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:418  %a_load_77 = load i32* %a_addr_77, align 4

]]></Node>
<StgValue><ssdm name="a_load_77"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="719" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:137  %a_buff_26_addr = getelementptr [100 x i64]* %a_buff_26, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_26_addr"/></StgValue>
</operation>

<operation id="720" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:142  %a_buff_27_addr = getelementptr [100 x i64]* %a_buff_27, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_27_addr"/></StgValue>
</operation>

<operation id="721" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:412  %a_load_76 = load i32* %a_addr_76, align 4

]]></Node>
<StgValue><ssdm name="a_load_76"/></StgValue>
</operation>

<operation id="722" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:413  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_76, i32 %a_load_26)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="723" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:414  store i64 %tmp_26, i64* %a_buff_26_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="724" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:418  %a_load_77 = load i32* %a_addr_77, align 4

]]></Node>
<StgValue><ssdm name="a_load_77"/></StgValue>
</operation>

<operation id="725" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:419  %tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_77, i32 %a_load_27)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="726" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:420  store i64 %tmp_27, i64* %a_buff_27_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="727" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:421  %add_ln22_74 = add i14 %phi_mul, 78

]]></Node>
<StgValue><ssdm name="add_ln22_74"/></StgValue>
</operation>

<operation id="728" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:422  %zext_ln22_79 = zext i14 %add_ln22_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_79"/></StgValue>
</operation>

<operation id="729" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:423  %a_addr_78 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_79

]]></Node>
<StgValue><ssdm name="a_addr_78"/></StgValue>
</operation>

<operation id="730" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:424  %a_load_78 = load i32* %a_addr_78, align 4

]]></Node>
<StgValue><ssdm name="a_load_78"/></StgValue>
</operation>

<operation id="731" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:427  %add_ln22_75 = add i14 %phi_mul, 79

]]></Node>
<StgValue><ssdm name="add_ln22_75"/></StgValue>
</operation>

<operation id="732" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:428  %zext_ln22_80 = zext i14 %add_ln22_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_80"/></StgValue>
</operation>

<operation id="733" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:429  %a_addr_79 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_80

]]></Node>
<StgValue><ssdm name="a_addr_79"/></StgValue>
</operation>

<operation id="734" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:430  %a_load_79 = load i32* %a_addr_79, align 4

]]></Node>
<StgValue><ssdm name="a_load_79"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="735" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:147  %a_buff_28_addr = getelementptr [100 x i64]* %a_buff_28, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_28_addr"/></StgValue>
</operation>

<operation id="736" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:152  %a_buff_29_addr = getelementptr [100 x i64]* %a_buff_29, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_29_addr"/></StgValue>
</operation>

<operation id="737" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:424  %a_load_78 = load i32* %a_addr_78, align 4

]]></Node>
<StgValue><ssdm name="a_load_78"/></StgValue>
</operation>

<operation id="738" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:425  %tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_78, i32 %a_load_28)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="739" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:426  store i64 %tmp_28, i64* %a_buff_28_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="740" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:430  %a_load_79 = load i32* %a_addr_79, align 4

]]></Node>
<StgValue><ssdm name="a_load_79"/></StgValue>
</operation>

<operation id="741" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:431  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_79, i32 %a_load_29)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="742" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:432  store i64 %tmp_29, i64* %a_buff_29_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="743" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:433  %add_ln22_76 = add i14 %phi_mul, 80

]]></Node>
<StgValue><ssdm name="add_ln22_76"/></StgValue>
</operation>

<operation id="744" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:434  %zext_ln22_81 = zext i14 %add_ln22_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_81"/></StgValue>
</operation>

<operation id="745" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:435  %a_addr_80 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_81

]]></Node>
<StgValue><ssdm name="a_addr_80"/></StgValue>
</operation>

<operation id="746" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:436  %a_load_80 = load i32* %a_addr_80, align 4

]]></Node>
<StgValue><ssdm name="a_load_80"/></StgValue>
</operation>

<operation id="747" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:439  %add_ln22_77 = add i14 %phi_mul, 81

]]></Node>
<StgValue><ssdm name="add_ln22_77"/></StgValue>
</operation>

<operation id="748" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:440  %zext_ln22_82 = zext i14 %add_ln22_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_82"/></StgValue>
</operation>

<operation id="749" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:441  %a_addr_81 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_82

]]></Node>
<StgValue><ssdm name="a_addr_81"/></StgValue>
</operation>

<operation id="750" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:442  %a_load_81 = load i32* %a_addr_81, align 4

]]></Node>
<StgValue><ssdm name="a_load_81"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="751" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:157  %a_buff_30_addr = getelementptr [100 x i64]* %a_buff_30, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_30_addr"/></StgValue>
</operation>

<operation id="752" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:162  %a_buff_31_addr = getelementptr [100 x i64]* %a_buff_31, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_31_addr"/></StgValue>
</operation>

<operation id="753" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:436  %a_load_80 = load i32* %a_addr_80, align 4

]]></Node>
<StgValue><ssdm name="a_load_80"/></StgValue>
</operation>

<operation id="754" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:437  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_80, i32 %a_load_30)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="755" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:438  store i64 %tmp_30, i64* %a_buff_30_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="756" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:442  %a_load_81 = load i32* %a_addr_81, align 4

]]></Node>
<StgValue><ssdm name="a_load_81"/></StgValue>
</operation>

<operation id="757" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:443  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_81, i32 %a_load_31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="758" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:444  store i64 %tmp_31, i64* %a_buff_31_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="759" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:445  %add_ln22_78 = add i14 %phi_mul, 82

]]></Node>
<StgValue><ssdm name="add_ln22_78"/></StgValue>
</operation>

<operation id="760" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:446  %zext_ln22_83 = zext i14 %add_ln22_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_83"/></StgValue>
</operation>

<operation id="761" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:447  %a_addr_82 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_83

]]></Node>
<StgValue><ssdm name="a_addr_82"/></StgValue>
</operation>

<operation id="762" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:448  %a_load_82 = load i32* %a_addr_82, align 4

]]></Node>
<StgValue><ssdm name="a_load_82"/></StgValue>
</operation>

<operation id="763" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:451  %add_ln22_79 = add i14 %phi_mul, 83

]]></Node>
<StgValue><ssdm name="add_ln22_79"/></StgValue>
</operation>

<operation id="764" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:452  %zext_ln22_84 = zext i14 %add_ln22_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_84"/></StgValue>
</operation>

<operation id="765" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:453  %a_addr_83 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_84

]]></Node>
<StgValue><ssdm name="a_addr_83"/></StgValue>
</operation>

<operation id="766" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:454  %a_load_83 = load i32* %a_addr_83, align 4

]]></Node>
<StgValue><ssdm name="a_load_83"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="767" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:167  %a_buff_32_addr = getelementptr [100 x i64]* %a_buff_32, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_32_addr"/></StgValue>
</operation>

<operation id="768" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:172  %a_buff_33_addr = getelementptr [100 x i64]* %a_buff_33, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_33_addr"/></StgValue>
</operation>

<operation id="769" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:448  %a_load_82 = load i32* %a_addr_82, align 4

]]></Node>
<StgValue><ssdm name="a_load_82"/></StgValue>
</operation>

<operation id="770" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:449  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_82, i32 %a_load_32)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="771" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:450  store i64 %tmp_32, i64* %a_buff_32_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="772" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:454  %a_load_83 = load i32* %a_addr_83, align 4

]]></Node>
<StgValue><ssdm name="a_load_83"/></StgValue>
</operation>

<operation id="773" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:455  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_83, i32 %a_load_33)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="774" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:456  store i64 %tmp_33, i64* %a_buff_33_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="775" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:457  %add_ln22_80 = add i14 %phi_mul, 84

]]></Node>
<StgValue><ssdm name="add_ln22_80"/></StgValue>
</operation>

<operation id="776" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:458  %zext_ln22_85 = zext i14 %add_ln22_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_85"/></StgValue>
</operation>

<operation id="777" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:459  %a_addr_84 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_85

]]></Node>
<StgValue><ssdm name="a_addr_84"/></StgValue>
</operation>

<operation id="778" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:460  %a_load_84 = load i32* %a_addr_84, align 4

]]></Node>
<StgValue><ssdm name="a_load_84"/></StgValue>
</operation>

<operation id="779" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:463  %add_ln22_81 = add i14 %phi_mul, 85

]]></Node>
<StgValue><ssdm name="add_ln22_81"/></StgValue>
</operation>

<operation id="780" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:464  %zext_ln22_86 = zext i14 %add_ln22_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_86"/></StgValue>
</operation>

<operation id="781" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:465  %a_addr_85 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_86

]]></Node>
<StgValue><ssdm name="a_addr_85"/></StgValue>
</operation>

<operation id="782" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:466  %a_load_85 = load i32* %a_addr_85, align 4

]]></Node>
<StgValue><ssdm name="a_load_85"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="783" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:177  %a_buff_34_addr = getelementptr [100 x i64]* %a_buff_34, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_34_addr"/></StgValue>
</operation>

<operation id="784" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:182  %a_buff_35_addr = getelementptr [100 x i64]* %a_buff_35, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_35_addr"/></StgValue>
</operation>

<operation id="785" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:460  %a_load_84 = load i32* %a_addr_84, align 4

]]></Node>
<StgValue><ssdm name="a_load_84"/></StgValue>
</operation>

<operation id="786" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:461  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_84, i32 %a_load_34)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:462  store i64 %tmp_34, i64* %a_buff_34_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="788" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:466  %a_load_85 = load i32* %a_addr_85, align 4

]]></Node>
<StgValue><ssdm name="a_load_85"/></StgValue>
</operation>

<operation id="789" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:467  %tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_85, i32 %a_load_35)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="790" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:468  store i64 %tmp_35, i64* %a_buff_35_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:469  %add_ln22_82 = add i14 %phi_mul, 86

]]></Node>
<StgValue><ssdm name="add_ln22_82"/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:470  %zext_ln22_87 = zext i14 %add_ln22_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_87"/></StgValue>
</operation>

<operation id="793" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:471  %a_addr_86 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_87

]]></Node>
<StgValue><ssdm name="a_addr_86"/></StgValue>
</operation>

<operation id="794" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:472  %a_load_86 = load i32* %a_addr_86, align 4

]]></Node>
<StgValue><ssdm name="a_load_86"/></StgValue>
</operation>

<operation id="795" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:475  %add_ln22_83 = add i14 %phi_mul, 87

]]></Node>
<StgValue><ssdm name="add_ln22_83"/></StgValue>
</operation>

<operation id="796" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:476  %zext_ln22_88 = zext i14 %add_ln22_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_88"/></StgValue>
</operation>

<operation id="797" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:477  %a_addr_87 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_88

]]></Node>
<StgValue><ssdm name="a_addr_87"/></StgValue>
</operation>

<operation id="798" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:478  %a_load_87 = load i32* %a_addr_87, align 4

]]></Node>
<StgValue><ssdm name="a_load_87"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="799" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:187  %a_buff_36_addr = getelementptr [100 x i64]* %a_buff_36, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_36_addr"/></StgValue>
</operation>

<operation id="800" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:192  %a_buff_37_addr = getelementptr [100 x i64]* %a_buff_37, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_37_addr"/></StgValue>
</operation>

<operation id="801" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:472  %a_load_86 = load i32* %a_addr_86, align 4

]]></Node>
<StgValue><ssdm name="a_load_86"/></StgValue>
</operation>

<operation id="802" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:473  %tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_86, i32 %a_load_36)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="803" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:474  store i64 %tmp_36, i64* %a_buff_36_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="804" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:478  %a_load_87 = load i32* %a_addr_87, align 4

]]></Node>
<StgValue><ssdm name="a_load_87"/></StgValue>
</operation>

<operation id="805" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:479  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_87, i32 %a_load_37)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="806" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:480  store i64 %tmp_37, i64* %a_buff_37_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="807" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:481  %add_ln22_84 = add i14 %phi_mul, 88

]]></Node>
<StgValue><ssdm name="add_ln22_84"/></StgValue>
</operation>

<operation id="808" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:482  %zext_ln22_89 = zext i14 %add_ln22_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_89"/></StgValue>
</operation>

<operation id="809" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:483  %a_addr_88 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_89

]]></Node>
<StgValue><ssdm name="a_addr_88"/></StgValue>
</operation>

<operation id="810" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:484  %a_load_88 = load i32* %a_addr_88, align 4

]]></Node>
<StgValue><ssdm name="a_load_88"/></StgValue>
</operation>

<operation id="811" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:487  %add_ln22_85 = add i14 %phi_mul, 89

]]></Node>
<StgValue><ssdm name="add_ln22_85"/></StgValue>
</operation>

<operation id="812" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:488  %zext_ln22_90 = zext i14 %add_ln22_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_90"/></StgValue>
</operation>

<operation id="813" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:489  %a_addr_89 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_90

]]></Node>
<StgValue><ssdm name="a_addr_89"/></StgValue>
</operation>

<operation id="814" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:490  %a_load_89 = load i32* %a_addr_89, align 4

]]></Node>
<StgValue><ssdm name="a_load_89"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="815" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:197  %a_buff_38_addr = getelementptr [100 x i64]* %a_buff_38, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_38_addr"/></StgValue>
</operation>

<operation id="816" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:202  %a_buff_39_addr = getelementptr [100 x i64]* %a_buff_39, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_39_addr"/></StgValue>
</operation>

<operation id="817" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:484  %a_load_88 = load i32* %a_addr_88, align 4

]]></Node>
<StgValue><ssdm name="a_load_88"/></StgValue>
</operation>

<operation id="818" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:485  %tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_88, i32 %a_load_38)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="819" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:486  store i64 %tmp_38, i64* %a_buff_38_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="820" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:490  %a_load_89 = load i32* %a_addr_89, align 4

]]></Node>
<StgValue><ssdm name="a_load_89"/></StgValue>
</operation>

<operation id="821" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:491  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_89, i32 %a_load_39)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="822" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:492  store i64 %tmp_39, i64* %a_buff_39_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="823" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:493  %add_ln22_86 = add i14 %phi_mul, 90

]]></Node>
<StgValue><ssdm name="add_ln22_86"/></StgValue>
</operation>

<operation id="824" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:494  %zext_ln22_91 = zext i14 %add_ln22_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_91"/></StgValue>
</operation>

<operation id="825" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:495  %a_addr_90 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_91

]]></Node>
<StgValue><ssdm name="a_addr_90"/></StgValue>
</operation>

<operation id="826" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:496  %a_load_90 = load i32* %a_addr_90, align 4

]]></Node>
<StgValue><ssdm name="a_load_90"/></StgValue>
</operation>

<operation id="827" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:499  %add_ln22_87 = add i14 %phi_mul, 91

]]></Node>
<StgValue><ssdm name="add_ln22_87"/></StgValue>
</operation>

<operation id="828" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:500  %zext_ln22_92 = zext i14 %add_ln22_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_92"/></StgValue>
</operation>

<operation id="829" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:501  %a_addr_91 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_92

]]></Node>
<StgValue><ssdm name="a_addr_91"/></StgValue>
</operation>

<operation id="830" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:502  %a_load_91 = load i32* %a_addr_91, align 4

]]></Node>
<StgValue><ssdm name="a_load_91"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="831" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:207  %a_buff_40_addr = getelementptr [100 x i64]* %a_buff_40, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_40_addr"/></StgValue>
</operation>

<operation id="832" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:212  %a_buff_41_addr = getelementptr [100 x i64]* %a_buff_41, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_41_addr"/></StgValue>
</operation>

<operation id="833" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:496  %a_load_90 = load i32* %a_addr_90, align 4

]]></Node>
<StgValue><ssdm name="a_load_90"/></StgValue>
</operation>

<operation id="834" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:497  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_90, i32 %a_load_40)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="835" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:498  store i64 %tmp_40, i64* %a_buff_40_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="836" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:502  %a_load_91 = load i32* %a_addr_91, align 4

]]></Node>
<StgValue><ssdm name="a_load_91"/></StgValue>
</operation>

<operation id="837" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:503  %tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_91, i32 %a_load_41)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="838" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:504  store i64 %tmp_41, i64* %a_buff_41_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="839" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:505  %add_ln22_88 = add i14 %phi_mul, 92

]]></Node>
<StgValue><ssdm name="add_ln22_88"/></StgValue>
</operation>

<operation id="840" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:506  %zext_ln22_93 = zext i14 %add_ln22_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_93"/></StgValue>
</operation>

<operation id="841" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:507  %a_addr_92 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_93

]]></Node>
<StgValue><ssdm name="a_addr_92"/></StgValue>
</operation>

<operation id="842" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:508  %a_load_92 = load i32* %a_addr_92, align 4

]]></Node>
<StgValue><ssdm name="a_load_92"/></StgValue>
</operation>

<operation id="843" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:511  %add_ln22_89 = add i14 %phi_mul, 93

]]></Node>
<StgValue><ssdm name="add_ln22_89"/></StgValue>
</operation>

<operation id="844" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:512  %zext_ln22_94 = zext i14 %add_ln22_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_94"/></StgValue>
</operation>

<operation id="845" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:513  %a_addr_93 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_94

]]></Node>
<StgValue><ssdm name="a_addr_93"/></StgValue>
</operation>

<operation id="846" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:514  %a_load_93 = load i32* %a_addr_93, align 4

]]></Node>
<StgValue><ssdm name="a_load_93"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="847" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:217  %a_buff_42_addr = getelementptr [100 x i64]* %a_buff_42, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_42_addr"/></StgValue>
</operation>

<operation id="848" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:222  %a_buff_43_addr = getelementptr [100 x i64]* %a_buff_43, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_43_addr"/></StgValue>
</operation>

<operation id="849" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:508  %a_load_92 = load i32* %a_addr_92, align 4

]]></Node>
<StgValue><ssdm name="a_load_92"/></StgValue>
</operation>

<operation id="850" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:509  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_92, i32 %a_load_42)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="851" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:510  store i64 %tmp_42, i64* %a_buff_42_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="852" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:514  %a_load_93 = load i32* %a_addr_93, align 4

]]></Node>
<StgValue><ssdm name="a_load_93"/></StgValue>
</operation>

<operation id="853" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:515  %tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_93, i32 %a_load_43)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="854" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:516  store i64 %tmp_43, i64* %a_buff_43_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="855" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:517  %add_ln22_90 = add i14 %phi_mul, 94

]]></Node>
<StgValue><ssdm name="add_ln22_90"/></StgValue>
</operation>

<operation id="856" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:518  %zext_ln22_95 = zext i14 %add_ln22_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_95"/></StgValue>
</operation>

<operation id="857" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:519  %a_addr_94 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_95

]]></Node>
<StgValue><ssdm name="a_addr_94"/></StgValue>
</operation>

<operation id="858" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:520  %a_load_94 = load i32* %a_addr_94, align 4

]]></Node>
<StgValue><ssdm name="a_load_94"/></StgValue>
</operation>

<operation id="859" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:523  %add_ln22_91 = add i14 %phi_mul, 95

]]></Node>
<StgValue><ssdm name="add_ln22_91"/></StgValue>
</operation>

<operation id="860" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:524  %zext_ln22_96 = zext i14 %add_ln22_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_96"/></StgValue>
</operation>

<operation id="861" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:525  %a_addr_95 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_96

]]></Node>
<StgValue><ssdm name="a_addr_95"/></StgValue>
</operation>

<operation id="862" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:526  %a_load_95 = load i32* %a_addr_95, align 4

]]></Node>
<StgValue><ssdm name="a_load_95"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="863" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:227  %a_buff_44_addr = getelementptr [100 x i64]* %a_buff_44, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_44_addr"/></StgValue>
</operation>

<operation id="864" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:232  %a_buff_45_addr = getelementptr [100 x i64]* %a_buff_45, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_45_addr"/></StgValue>
</operation>

<operation id="865" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:520  %a_load_94 = load i32* %a_addr_94, align 4

]]></Node>
<StgValue><ssdm name="a_load_94"/></StgValue>
</operation>

<operation id="866" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:521  %tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_94, i32 %a_load_44)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="867" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:522  store i64 %tmp_44, i64* %a_buff_44_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="868" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:526  %a_load_95 = load i32* %a_addr_95, align 4

]]></Node>
<StgValue><ssdm name="a_load_95"/></StgValue>
</operation>

<operation id="869" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:527  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_95, i32 %a_load_45)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="870" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:528  store i64 %tmp_45, i64* %a_buff_45_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="871" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:529  %add_ln22_92 = add i14 %phi_mul, 96

]]></Node>
<StgValue><ssdm name="add_ln22_92"/></StgValue>
</operation>

<operation id="872" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:530  %zext_ln22_97 = zext i14 %add_ln22_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_97"/></StgValue>
</operation>

<operation id="873" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:531  %a_addr_96 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_97

]]></Node>
<StgValue><ssdm name="a_addr_96"/></StgValue>
</operation>

<operation id="874" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:532  %a_load_96 = load i32* %a_addr_96, align 4

]]></Node>
<StgValue><ssdm name="a_load_96"/></StgValue>
</operation>

<operation id="875" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:535  %add_ln22_93 = add i14 %phi_mul, 97

]]></Node>
<StgValue><ssdm name="add_ln22_93"/></StgValue>
</operation>

<operation id="876" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:536  %zext_ln22_98 = zext i14 %add_ln22_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_98"/></StgValue>
</operation>

<operation id="877" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:537  %a_addr_97 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_98

]]></Node>
<StgValue><ssdm name="a_addr_97"/></StgValue>
</operation>

<operation id="878" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:538  %a_load_97 = load i32* %a_addr_97, align 4

]]></Node>
<StgValue><ssdm name="a_load_97"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="879" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:2  %add_ln22_96 = add i14 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="add_ln22_96"/></StgValue>
</operation>

<operation id="880" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:237  %a_buff_46_addr = getelementptr [100 x i64]* %a_buff_46, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_46_addr"/></StgValue>
</operation>

<operation id="881" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:242  %a_buff_47_addr = getelementptr [100 x i64]* %a_buff_47, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_47_addr"/></StgValue>
</operation>

<operation id="882" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:532  %a_load_96 = load i32* %a_addr_96, align 4

]]></Node>
<StgValue><ssdm name="a_load_96"/></StgValue>
</operation>

<operation id="883" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:533  %tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_96, i32 %a_load_46)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="884" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:534  store i64 %tmp_46, i64* %a_buff_46_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="885" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:538  %a_load_97 = load i32* %a_addr_97, align 4

]]></Node>
<StgValue><ssdm name="a_load_97"/></StgValue>
</operation>

<operation id="886" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:539  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_97, i32 %a_load_47)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="887" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:540  store i64 %tmp_47, i64* %a_buff_47_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="888" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:541  %add_ln22_94 = add i14 %phi_mul, 98

]]></Node>
<StgValue><ssdm name="add_ln22_94"/></StgValue>
</operation>

<operation id="889" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:542  %zext_ln22_99 = zext i14 %add_ln22_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_99"/></StgValue>
</operation>

<operation id="890" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:543  %a_addr_98 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_99

]]></Node>
<StgValue><ssdm name="a_addr_98"/></StgValue>
</operation>

<operation id="891" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:544  %a_load_98 = load i32* %a_addr_98, align 4

]]></Node>
<StgValue><ssdm name="a_load_98"/></StgValue>
</operation>

<operation id="892" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0:547  %add_ln22_95 = add i14 %phi_mul, 99

]]></Node>
<StgValue><ssdm name="add_ln22_95"/></StgValue>
</operation>

<operation id="893" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0:548  %zext_ln22_100 = zext i14 %add_ln22_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22_100"/></StgValue>
</operation>

<operation id="894" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:549  %a_addr_99 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln22_100

]]></Node>
<StgValue><ssdm name="a_addr_99"/></StgValue>
</operation>

<operation id="895" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:550  %a_load_99 = load i32* %a_addr_99, align 4

]]></Node>
<StgValue><ssdm name="a_load_99"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="896" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="897" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="898" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:247  %a_buff_48_addr = getelementptr [100 x i64]* %a_buff_48, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_48_addr"/></StgValue>
</operation>

<operation id="899" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:252  %a_buff_49_addr = getelementptr [100 x i64]* %a_buff_49, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="a_buff_49_addr"/></StgValue>
</operation>

<operation id="900" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:544  %a_load_98 = load i32* %a_addr_98, align 4

]]></Node>
<StgValue><ssdm name="a_load_98"/></StgValue>
</operation>

<operation id="901" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:545  %tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_98, i32 %a_load_48)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="902" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:546  store i64 %tmp_48, i64* %a_buff_48_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="903" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="14">
<![CDATA[
hls_label_0:550  %a_load_99 = load i32* %a_addr_99, align 4

]]></Node>
<StgValue><ssdm name="a_load_99"/></StgValue>
</operation>

<operation id="904" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:551  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %a_load_99, i32 %a_load_49)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="905" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
hls_label_0:552  store i64 %tmp_49, i64* %a_buff_49_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="906" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:553  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="907" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:554  br label %1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="908" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="909" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3:0  %i1_0 = phi i7 [ %i_1, %hls_label_1 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="910" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader3:1  %phi_mul101 = phi i14 [ %add_ln29_193, %hls_label_1 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul101"/></StgValue>
</operation>

<operation id="911" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader3:2  %phi_mul103 = phi i15 [ %add_ln29_194, %hls_label_1 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul103"/></StgValue>
</operation>

<operation id="912" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:3  %icmp_ln26 = icmp eq i7 %i1_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="913" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="914" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:5  %i_1 = add i7 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="915" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:6  br i1 %icmp_ln26, label %.preheader1.preheader, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="916" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:3  %zext_ln29 = zext i14 %phi_mul101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="917" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:4  %b_addr = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="918" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:5  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="919" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:6  %icmp_ln29 = icmp ult i7 %i1_0, 50

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="920" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:7  %add_ln29_96 = add i7 %i1_0, -50

]]></Node>
<StgValue><ssdm name="add_ln29_96"/></StgValue>
</operation>

<operation id="921" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:9  %select_ln29 = select i1 %icmp_ln29, i7 %i1_0, i7 %add_ln29_96

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="922" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
hls_label_1:311  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %phi_mul103, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="923" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
hls_label_1:312  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_51, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="924" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:313  %empty_10 = or i6 %shl_ln, 31

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="925" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:314  %icmp_ln29_1 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="926" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:315  %zext_ln29_102 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_102"/></StgValue>
</operation>

<operation id="927" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:316  %zext_ln29_103 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_103"/></StgValue>
</operation>

<operation id="928" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:319  %select_ln29_1 = select i1 %icmp_ln29_1, i7 %zext_ln29_102, i7 %zext_ln29_103

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="929" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:320  %select_ln29_2 = select i1 %icmp_ln29_1, i7 %zext_ln29_103, i7 %zext_ln29_102

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="930" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:322  %xor_ln29_1 = xor i7 %select_ln29_1, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_1"/></StgValue>
</operation>

<operation id="931" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:324  %zext_ln29_106 = zext i7 %select_ln29_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_106"/></StgValue>
</operation>

<operation id="932" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:325  %zext_ln29_107 = zext i7 %xor_ln29_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_107"/></StgValue>
</operation>

<operation id="933" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:329  %shl_ln29_1 = shl i64 -1, %zext_ln29_106

]]></Node>
<StgValue><ssdm name="shl_ln29_1"/></StgValue>
</operation>

<operation id="934" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:330  %lshr_ln29 = lshr i64 -1, %zext_ln29_107

]]></Node>
<StgValue><ssdm name="lshr_ln29"/></StgValue>
</operation>

<operation id="935" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:331  %and_ln29 = and i64 %shl_ln29_1, %lshr_ln29

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="936" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
hls_label_1:334  %tmp_53 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_51, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="937" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="3">
<![CDATA[
hls_label_1:335  %zext_ln29_108 = zext i3 %tmp_53 to i8

]]></Node>
<StgValue><ssdm name="zext_ln29_108"/></StgValue>
</operation>

<operation id="938" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:336  %shl_ln29_2 = shl i8 15, %zext_ln29_108

]]></Node>
<StgValue><ssdm name="shl_ln29_2"/></StgValue>
</operation>

<operation id="939" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:338  %or_ln29 = or i14 %phi_mul101, 1

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="940" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:339  %zext_ln29_2 = zext i14 %or_ln29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_2"/></StgValue>
</operation>

<operation id="941" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:340  %b_addr_1 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_2

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="942" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:341  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="943" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:342  %icmp_ln29_2 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="944" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:343  %zext_ln29_109 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_109"/></StgValue>
</operation>

<operation id="945" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:344  %zext_ln29_110 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_110"/></StgValue>
</operation>

<operation id="946" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:347  %select_ln29_5 = select i1 %icmp_ln29_2, i7 %zext_ln29_109, i7 %zext_ln29_110

]]></Node>
<StgValue><ssdm name="select_ln29_5"/></StgValue>
</operation>

<operation id="947" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:348  %select_ln29_6 = select i1 %icmp_ln29_2, i7 %zext_ln29_110, i7 %zext_ln29_109

]]></Node>
<StgValue><ssdm name="select_ln29_6"/></StgValue>
</operation>

<operation id="948" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:350  %xor_ln29_3 = xor i7 %select_ln29_5, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_3"/></StgValue>
</operation>

<operation id="949" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:352  %zext_ln29_113 = zext i7 %select_ln29_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_113"/></StgValue>
</operation>

<operation id="950" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:353  %zext_ln29_114 = zext i7 %xor_ln29_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_114"/></StgValue>
</operation>

<operation id="951" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:357  %shl_ln29_4 = shl i64 -1, %zext_ln29_113

]]></Node>
<StgValue><ssdm name="shl_ln29_4"/></StgValue>
</operation>

<operation id="952" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:358  %lshr_ln29_1 = lshr i64 -1, %zext_ln29_114

]]></Node>
<StgValue><ssdm name="lshr_ln29_1"/></StgValue>
</operation>

<operation id="953" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:359  %and_ln29_2 = and i64 %shl_ln29_4, %lshr_ln29_1

]]></Node>
<StgValue><ssdm name="and_ln29_2"/></StgValue>
</operation>

<operation id="954" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:367  %icmp_ln29_3 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_3"/></StgValue>
</operation>

<operation id="955" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:368  %zext_ln29_115 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_115"/></StgValue>
</operation>

<operation id="956" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:369  %zext_ln29_116 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_116"/></StgValue>
</operation>

<operation id="957" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:372  %select_ln29_9 = select i1 %icmp_ln29_3, i7 %zext_ln29_115, i7 %zext_ln29_116

]]></Node>
<StgValue><ssdm name="select_ln29_9"/></StgValue>
</operation>

<operation id="958" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:373  %select_ln29_10 = select i1 %icmp_ln29_3, i7 %zext_ln29_116, i7 %zext_ln29_115

]]></Node>
<StgValue><ssdm name="select_ln29_10"/></StgValue>
</operation>

<operation id="959" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:375  %xor_ln29_5 = xor i7 %select_ln29_9, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_5"/></StgValue>
</operation>

<operation id="960" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:377  %zext_ln29_119 = zext i7 %select_ln29_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_119"/></StgValue>
</operation>

<operation id="961" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:378  %zext_ln29_120 = zext i7 %xor_ln29_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_120"/></StgValue>
</operation>

<operation id="962" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:382  %shl_ln29_6 = shl i64 -1, %zext_ln29_119

]]></Node>
<StgValue><ssdm name="shl_ln29_6"/></StgValue>
</operation>

<operation id="963" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:383  %lshr_ln29_2 = lshr i64 -1, %zext_ln29_120

]]></Node>
<StgValue><ssdm name="lshr_ln29_2"/></StgValue>
</operation>

<operation id="964" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:384  %and_ln29_4 = and i64 %shl_ln29_6, %lshr_ln29_2

]]></Node>
<StgValue><ssdm name="and_ln29_4"/></StgValue>
</operation>

<operation id="965" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:392  %icmp_ln29_4 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_4"/></StgValue>
</operation>

<operation id="966" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:393  %zext_ln29_121 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_121"/></StgValue>
</operation>

<operation id="967" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:394  %zext_ln29_122 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_122"/></StgValue>
</operation>

<operation id="968" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:397  %select_ln29_13 = select i1 %icmp_ln29_4, i7 %zext_ln29_121, i7 %zext_ln29_122

]]></Node>
<StgValue><ssdm name="select_ln29_13"/></StgValue>
</operation>

<operation id="969" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:398  %select_ln29_14 = select i1 %icmp_ln29_4, i7 %zext_ln29_122, i7 %zext_ln29_121

]]></Node>
<StgValue><ssdm name="select_ln29_14"/></StgValue>
</operation>

<operation id="970" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:400  %xor_ln29_7 = xor i7 %select_ln29_13, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_7"/></StgValue>
</operation>

<operation id="971" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:402  %zext_ln29_125 = zext i7 %select_ln29_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_125"/></StgValue>
</operation>

<operation id="972" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:403  %zext_ln29_126 = zext i7 %xor_ln29_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_126"/></StgValue>
</operation>

<operation id="973" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:407  %shl_ln29_8 = shl i64 -1, %zext_ln29_125

]]></Node>
<StgValue><ssdm name="shl_ln29_8"/></StgValue>
</operation>

<operation id="974" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:408  %lshr_ln29_3 = lshr i64 -1, %zext_ln29_126

]]></Node>
<StgValue><ssdm name="lshr_ln29_3"/></StgValue>
</operation>

<operation id="975" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:409  %and_ln29_6 = and i64 %shl_ln29_8, %lshr_ln29_3

]]></Node>
<StgValue><ssdm name="and_ln29_6"/></StgValue>
</operation>

<operation id="976" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:417  %icmp_ln29_5 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_5"/></StgValue>
</operation>

<operation id="977" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:418  %zext_ln29_127 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_127"/></StgValue>
</operation>

<operation id="978" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:419  %zext_ln29_128 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_128"/></StgValue>
</operation>

<operation id="979" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:422  %select_ln29_17 = select i1 %icmp_ln29_5, i7 %zext_ln29_127, i7 %zext_ln29_128

]]></Node>
<StgValue><ssdm name="select_ln29_17"/></StgValue>
</operation>

<operation id="980" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:423  %select_ln29_18 = select i1 %icmp_ln29_5, i7 %zext_ln29_128, i7 %zext_ln29_127

]]></Node>
<StgValue><ssdm name="select_ln29_18"/></StgValue>
</operation>

<operation id="981" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:425  %xor_ln29_9 = xor i7 %select_ln29_17, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_9"/></StgValue>
</operation>

<operation id="982" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:427  %zext_ln29_131 = zext i7 %select_ln29_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_131"/></StgValue>
</operation>

<operation id="983" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:428  %zext_ln29_132 = zext i7 %xor_ln29_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_132"/></StgValue>
</operation>

<operation id="984" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:432  %shl_ln29_10 = shl i64 -1, %zext_ln29_131

]]></Node>
<StgValue><ssdm name="shl_ln29_10"/></StgValue>
</operation>

<operation id="985" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:433  %lshr_ln29_4 = lshr i64 -1, %zext_ln29_132

]]></Node>
<StgValue><ssdm name="lshr_ln29_4"/></StgValue>
</operation>

<operation id="986" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:434  %and_ln29_8 = and i64 %shl_ln29_10, %lshr_ln29_4

]]></Node>
<StgValue><ssdm name="and_ln29_8"/></StgValue>
</operation>

<operation id="987" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:442  %icmp_ln29_6 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="988" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:443  %zext_ln29_133 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_133"/></StgValue>
</operation>

<operation id="989" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:444  %zext_ln29_134 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_134"/></StgValue>
</operation>

<operation id="990" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:447  %select_ln29_21 = select i1 %icmp_ln29_6, i7 %zext_ln29_133, i7 %zext_ln29_134

]]></Node>
<StgValue><ssdm name="select_ln29_21"/></StgValue>
</operation>

<operation id="991" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:448  %select_ln29_22 = select i1 %icmp_ln29_6, i7 %zext_ln29_134, i7 %zext_ln29_133

]]></Node>
<StgValue><ssdm name="select_ln29_22"/></StgValue>
</operation>

<operation id="992" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:450  %xor_ln29_11 = xor i7 %select_ln29_21, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_11"/></StgValue>
</operation>

<operation id="993" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:452  %zext_ln29_137 = zext i7 %select_ln29_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_137"/></StgValue>
</operation>

<operation id="994" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:453  %zext_ln29_138 = zext i7 %xor_ln29_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_138"/></StgValue>
</operation>

<operation id="995" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:457  %shl_ln29_12 = shl i64 -1, %zext_ln29_137

]]></Node>
<StgValue><ssdm name="shl_ln29_12"/></StgValue>
</operation>

<operation id="996" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:458  %lshr_ln29_5 = lshr i64 -1, %zext_ln29_138

]]></Node>
<StgValue><ssdm name="lshr_ln29_5"/></StgValue>
</operation>

<operation id="997" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:459  %and_ln29_10 = and i64 %shl_ln29_12, %lshr_ln29_5

]]></Node>
<StgValue><ssdm name="and_ln29_10"/></StgValue>
</operation>

<operation id="998" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:467  %icmp_ln29_7 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="999" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:468  %zext_ln29_139 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_139"/></StgValue>
</operation>

<operation id="1000" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:469  %zext_ln29_140 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_140"/></StgValue>
</operation>

<operation id="1001" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:472  %select_ln29_25 = select i1 %icmp_ln29_7, i7 %zext_ln29_139, i7 %zext_ln29_140

]]></Node>
<StgValue><ssdm name="select_ln29_25"/></StgValue>
</operation>

<operation id="1002" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:473  %select_ln29_26 = select i1 %icmp_ln29_7, i7 %zext_ln29_140, i7 %zext_ln29_139

]]></Node>
<StgValue><ssdm name="select_ln29_26"/></StgValue>
</operation>

<operation id="1003" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:475  %xor_ln29_13 = xor i7 %select_ln29_25, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_13"/></StgValue>
</operation>

<operation id="1004" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:477  %zext_ln29_143 = zext i7 %select_ln29_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_143"/></StgValue>
</operation>

<operation id="1005" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:478  %zext_ln29_144 = zext i7 %xor_ln29_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_144"/></StgValue>
</operation>

<operation id="1006" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:482  %shl_ln29_14 = shl i64 -1, %zext_ln29_143

]]></Node>
<StgValue><ssdm name="shl_ln29_14"/></StgValue>
</operation>

<operation id="1007" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:483  %lshr_ln29_6 = lshr i64 -1, %zext_ln29_144

]]></Node>
<StgValue><ssdm name="lshr_ln29_6"/></StgValue>
</operation>

<operation id="1008" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:484  %and_ln29_12 = and i64 %shl_ln29_14, %lshr_ln29_6

]]></Node>
<StgValue><ssdm name="and_ln29_12"/></StgValue>
</operation>

<operation id="1009" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:492  %icmp_ln29_8 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="1010" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:493  %zext_ln29_145 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_145"/></StgValue>
</operation>

<operation id="1011" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:494  %zext_ln29_146 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_146"/></StgValue>
</operation>

<operation id="1012" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:497  %select_ln29_29 = select i1 %icmp_ln29_8, i7 %zext_ln29_145, i7 %zext_ln29_146

]]></Node>
<StgValue><ssdm name="select_ln29_29"/></StgValue>
</operation>

<operation id="1013" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:498  %select_ln29_30 = select i1 %icmp_ln29_8, i7 %zext_ln29_146, i7 %zext_ln29_145

]]></Node>
<StgValue><ssdm name="select_ln29_30"/></StgValue>
</operation>

<operation id="1014" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:500  %xor_ln29_15 = xor i7 %select_ln29_29, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_15"/></StgValue>
</operation>

<operation id="1015" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:502  %zext_ln29_149 = zext i7 %select_ln29_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_149"/></StgValue>
</operation>

<operation id="1016" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:503  %zext_ln29_150 = zext i7 %xor_ln29_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_150"/></StgValue>
</operation>

<operation id="1017" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:507  %shl_ln29_16 = shl i64 -1, %zext_ln29_149

]]></Node>
<StgValue><ssdm name="shl_ln29_16"/></StgValue>
</operation>

<operation id="1018" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:508  %lshr_ln29_7 = lshr i64 -1, %zext_ln29_150

]]></Node>
<StgValue><ssdm name="lshr_ln29_7"/></StgValue>
</operation>

<operation id="1019" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:509  %and_ln29_14 = and i64 %shl_ln29_16, %lshr_ln29_7

]]></Node>
<StgValue><ssdm name="and_ln29_14"/></StgValue>
</operation>

<operation id="1020" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:517  %icmp_ln29_9 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="1021" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:518  %zext_ln29_151 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_151"/></StgValue>
</operation>

<operation id="1022" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:519  %zext_ln29_152 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_152"/></StgValue>
</operation>

<operation id="1023" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:522  %select_ln29_33 = select i1 %icmp_ln29_9, i7 %zext_ln29_151, i7 %zext_ln29_152

]]></Node>
<StgValue><ssdm name="select_ln29_33"/></StgValue>
</operation>

<operation id="1024" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:523  %select_ln29_34 = select i1 %icmp_ln29_9, i7 %zext_ln29_152, i7 %zext_ln29_151

]]></Node>
<StgValue><ssdm name="select_ln29_34"/></StgValue>
</operation>

<operation id="1025" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:525  %xor_ln29_17 = xor i7 %select_ln29_33, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_17"/></StgValue>
</operation>

<operation id="1026" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:527  %zext_ln29_155 = zext i7 %select_ln29_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_155"/></StgValue>
</operation>

<operation id="1027" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:528  %zext_ln29_156 = zext i7 %xor_ln29_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_156"/></StgValue>
</operation>

<operation id="1028" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:532  %shl_ln29_18 = shl i64 -1, %zext_ln29_155

]]></Node>
<StgValue><ssdm name="shl_ln29_18"/></StgValue>
</operation>

<operation id="1029" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:533  %lshr_ln29_8 = lshr i64 -1, %zext_ln29_156

]]></Node>
<StgValue><ssdm name="lshr_ln29_8"/></StgValue>
</operation>

<operation id="1030" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:534  %and_ln29_16 = and i64 %shl_ln29_18, %lshr_ln29_8

]]></Node>
<StgValue><ssdm name="and_ln29_16"/></StgValue>
</operation>

<operation id="1031" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:542  %icmp_ln29_10 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_10"/></StgValue>
</operation>

<operation id="1032" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:543  %zext_ln29_157 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_157"/></StgValue>
</operation>

<operation id="1033" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:544  %zext_ln29_158 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_158"/></StgValue>
</operation>

<operation id="1034" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:547  %select_ln29_37 = select i1 %icmp_ln29_10, i7 %zext_ln29_157, i7 %zext_ln29_158

]]></Node>
<StgValue><ssdm name="select_ln29_37"/></StgValue>
</operation>

<operation id="1035" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:548  %select_ln29_38 = select i1 %icmp_ln29_10, i7 %zext_ln29_158, i7 %zext_ln29_157

]]></Node>
<StgValue><ssdm name="select_ln29_38"/></StgValue>
</operation>

<operation id="1036" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:550  %xor_ln29_19 = xor i7 %select_ln29_37, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_19"/></StgValue>
</operation>

<operation id="1037" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:552  %zext_ln29_161 = zext i7 %select_ln29_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_161"/></StgValue>
</operation>

<operation id="1038" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:553  %zext_ln29_162 = zext i7 %xor_ln29_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_162"/></StgValue>
</operation>

<operation id="1039" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:557  %shl_ln29_20 = shl i64 -1, %zext_ln29_161

]]></Node>
<StgValue><ssdm name="shl_ln29_20"/></StgValue>
</operation>

<operation id="1040" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:558  %lshr_ln29_9 = lshr i64 -1, %zext_ln29_162

]]></Node>
<StgValue><ssdm name="lshr_ln29_9"/></StgValue>
</operation>

<operation id="1041" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:559  %and_ln29_18 = and i64 %shl_ln29_20, %lshr_ln29_9

]]></Node>
<StgValue><ssdm name="and_ln29_18"/></StgValue>
</operation>

<operation id="1042" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:567  %icmp_ln29_11 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_11"/></StgValue>
</operation>

<operation id="1043" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:568  %zext_ln29_163 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_163"/></StgValue>
</operation>

<operation id="1044" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:569  %zext_ln29_164 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_164"/></StgValue>
</operation>

<operation id="1045" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:572  %select_ln29_41 = select i1 %icmp_ln29_11, i7 %zext_ln29_163, i7 %zext_ln29_164

]]></Node>
<StgValue><ssdm name="select_ln29_41"/></StgValue>
</operation>

<operation id="1046" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:573  %select_ln29_42 = select i1 %icmp_ln29_11, i7 %zext_ln29_164, i7 %zext_ln29_163

]]></Node>
<StgValue><ssdm name="select_ln29_42"/></StgValue>
</operation>

<operation id="1047" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:575  %xor_ln29_21 = xor i7 %select_ln29_41, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_21"/></StgValue>
</operation>

<operation id="1048" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:577  %zext_ln29_167 = zext i7 %select_ln29_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_167"/></StgValue>
</operation>

<operation id="1049" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:578  %zext_ln29_168 = zext i7 %xor_ln29_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_168"/></StgValue>
</operation>

<operation id="1050" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:582  %shl_ln29_22 = shl i64 -1, %zext_ln29_167

]]></Node>
<StgValue><ssdm name="shl_ln29_22"/></StgValue>
</operation>

<operation id="1051" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:583  %lshr_ln29_10 = lshr i64 -1, %zext_ln29_168

]]></Node>
<StgValue><ssdm name="lshr_ln29_10"/></StgValue>
</operation>

<operation id="1052" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:584  %and_ln29_20 = and i64 %shl_ln29_22, %lshr_ln29_10

]]></Node>
<StgValue><ssdm name="and_ln29_20"/></StgValue>
</operation>

<operation id="1053" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:592  %icmp_ln29_12 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_12"/></StgValue>
</operation>

<operation id="1054" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:593  %zext_ln29_169 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_169"/></StgValue>
</operation>

<operation id="1055" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:594  %zext_ln29_170 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_170"/></StgValue>
</operation>

<operation id="1056" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:597  %select_ln29_45 = select i1 %icmp_ln29_12, i7 %zext_ln29_169, i7 %zext_ln29_170

]]></Node>
<StgValue><ssdm name="select_ln29_45"/></StgValue>
</operation>

<operation id="1057" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:598  %select_ln29_46 = select i1 %icmp_ln29_12, i7 %zext_ln29_170, i7 %zext_ln29_169

]]></Node>
<StgValue><ssdm name="select_ln29_46"/></StgValue>
</operation>

<operation id="1058" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:600  %xor_ln29_23 = xor i7 %select_ln29_45, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_23"/></StgValue>
</operation>

<operation id="1059" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:602  %zext_ln29_173 = zext i7 %select_ln29_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_173"/></StgValue>
</operation>

<operation id="1060" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:603  %zext_ln29_174 = zext i7 %xor_ln29_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_174"/></StgValue>
</operation>

<operation id="1061" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:607  %shl_ln29_24 = shl i64 -1, %zext_ln29_173

]]></Node>
<StgValue><ssdm name="shl_ln29_24"/></StgValue>
</operation>

<operation id="1062" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:608  %lshr_ln29_11 = lshr i64 -1, %zext_ln29_174

]]></Node>
<StgValue><ssdm name="lshr_ln29_11"/></StgValue>
</operation>

<operation id="1063" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:609  %and_ln29_22 = and i64 %shl_ln29_24, %lshr_ln29_11

]]></Node>
<StgValue><ssdm name="and_ln29_22"/></StgValue>
</operation>

<operation id="1064" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:617  %icmp_ln29_13 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_13"/></StgValue>
</operation>

<operation id="1065" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:618  %zext_ln29_175 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_175"/></StgValue>
</operation>

<operation id="1066" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:619  %zext_ln29_176 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_176"/></StgValue>
</operation>

<operation id="1067" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:622  %select_ln29_49 = select i1 %icmp_ln29_13, i7 %zext_ln29_175, i7 %zext_ln29_176

]]></Node>
<StgValue><ssdm name="select_ln29_49"/></StgValue>
</operation>

<operation id="1068" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:623  %select_ln29_50 = select i1 %icmp_ln29_13, i7 %zext_ln29_176, i7 %zext_ln29_175

]]></Node>
<StgValue><ssdm name="select_ln29_50"/></StgValue>
</operation>

<operation id="1069" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:625  %xor_ln29_25 = xor i7 %select_ln29_49, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_25"/></StgValue>
</operation>

<operation id="1070" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:627  %zext_ln29_179 = zext i7 %select_ln29_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_179"/></StgValue>
</operation>

<operation id="1071" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:628  %zext_ln29_180 = zext i7 %xor_ln29_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_180"/></StgValue>
</operation>

<operation id="1072" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:632  %shl_ln29_26 = shl i64 -1, %zext_ln29_179

]]></Node>
<StgValue><ssdm name="shl_ln29_26"/></StgValue>
</operation>

<operation id="1073" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:633  %lshr_ln29_12 = lshr i64 -1, %zext_ln29_180

]]></Node>
<StgValue><ssdm name="lshr_ln29_12"/></StgValue>
</operation>

<operation id="1074" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:634  %and_ln29_24 = and i64 %shl_ln29_26, %lshr_ln29_12

]]></Node>
<StgValue><ssdm name="and_ln29_24"/></StgValue>
</operation>

<operation id="1075" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:642  %icmp_ln29_14 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_14"/></StgValue>
</operation>

<operation id="1076" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:643  %zext_ln29_181 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_181"/></StgValue>
</operation>

<operation id="1077" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:644  %zext_ln29_182 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_182"/></StgValue>
</operation>

<operation id="1078" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:647  %select_ln29_53 = select i1 %icmp_ln29_14, i7 %zext_ln29_181, i7 %zext_ln29_182

]]></Node>
<StgValue><ssdm name="select_ln29_53"/></StgValue>
</operation>

<operation id="1079" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:648  %select_ln29_54 = select i1 %icmp_ln29_14, i7 %zext_ln29_182, i7 %zext_ln29_181

]]></Node>
<StgValue><ssdm name="select_ln29_54"/></StgValue>
</operation>

<operation id="1080" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:650  %xor_ln29_27 = xor i7 %select_ln29_53, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_27"/></StgValue>
</operation>

<operation id="1081" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:652  %zext_ln29_185 = zext i7 %select_ln29_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_185"/></StgValue>
</operation>

<operation id="1082" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:653  %zext_ln29_186 = zext i7 %xor_ln29_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_186"/></StgValue>
</operation>

<operation id="1083" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:657  %shl_ln29_28 = shl i64 -1, %zext_ln29_185

]]></Node>
<StgValue><ssdm name="shl_ln29_28"/></StgValue>
</operation>

<operation id="1084" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:658  %lshr_ln29_13 = lshr i64 -1, %zext_ln29_186

]]></Node>
<StgValue><ssdm name="lshr_ln29_13"/></StgValue>
</operation>

<operation id="1085" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:659  %and_ln29_26 = and i64 %shl_ln29_28, %lshr_ln29_13

]]></Node>
<StgValue><ssdm name="and_ln29_26"/></StgValue>
</operation>

<operation id="1086" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:667  %icmp_ln29_15 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_15"/></StgValue>
</operation>

<operation id="1087" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:668  %zext_ln29_187 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_187"/></StgValue>
</operation>

<operation id="1088" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:669  %zext_ln29_188 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_188"/></StgValue>
</operation>

<operation id="1089" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:672  %select_ln29_57 = select i1 %icmp_ln29_15, i7 %zext_ln29_187, i7 %zext_ln29_188

]]></Node>
<StgValue><ssdm name="select_ln29_57"/></StgValue>
</operation>

<operation id="1090" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:673  %select_ln29_58 = select i1 %icmp_ln29_15, i7 %zext_ln29_188, i7 %zext_ln29_187

]]></Node>
<StgValue><ssdm name="select_ln29_58"/></StgValue>
</operation>

<operation id="1091" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:675  %xor_ln29_29 = xor i7 %select_ln29_57, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_29"/></StgValue>
</operation>

<operation id="1092" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:677  %zext_ln29_191 = zext i7 %select_ln29_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_191"/></StgValue>
</operation>

<operation id="1093" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:678  %zext_ln29_192 = zext i7 %xor_ln29_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_192"/></StgValue>
</operation>

<operation id="1094" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:682  %shl_ln29_30 = shl i64 -1, %zext_ln29_191

]]></Node>
<StgValue><ssdm name="shl_ln29_30"/></StgValue>
</operation>

<operation id="1095" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:683  %lshr_ln29_14 = lshr i64 -1, %zext_ln29_192

]]></Node>
<StgValue><ssdm name="lshr_ln29_14"/></StgValue>
</operation>

<operation id="1096" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:684  %and_ln29_28 = and i64 %shl_ln29_30, %lshr_ln29_14

]]></Node>
<StgValue><ssdm name="and_ln29_28"/></StgValue>
</operation>

<operation id="1097" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:692  %icmp_ln29_16 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_16"/></StgValue>
</operation>

<operation id="1098" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:693  %zext_ln29_193 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_193"/></StgValue>
</operation>

<operation id="1099" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:694  %zext_ln29_194 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_194"/></StgValue>
</operation>

<operation id="1100" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:697  %select_ln29_61 = select i1 %icmp_ln29_16, i7 %zext_ln29_193, i7 %zext_ln29_194

]]></Node>
<StgValue><ssdm name="select_ln29_61"/></StgValue>
</operation>

<operation id="1101" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:698  %select_ln29_62 = select i1 %icmp_ln29_16, i7 %zext_ln29_194, i7 %zext_ln29_193

]]></Node>
<StgValue><ssdm name="select_ln29_62"/></StgValue>
</operation>

<operation id="1102" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:700  %xor_ln29_31 = xor i7 %select_ln29_61, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_31"/></StgValue>
</operation>

<operation id="1103" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:702  %zext_ln29_197 = zext i7 %select_ln29_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_197"/></StgValue>
</operation>

<operation id="1104" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:703  %zext_ln29_198 = zext i7 %xor_ln29_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_198"/></StgValue>
</operation>

<operation id="1105" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:707  %shl_ln29_32 = shl i64 -1, %zext_ln29_197

]]></Node>
<StgValue><ssdm name="shl_ln29_32"/></StgValue>
</operation>

<operation id="1106" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:708  %lshr_ln29_15 = lshr i64 -1, %zext_ln29_198

]]></Node>
<StgValue><ssdm name="lshr_ln29_15"/></StgValue>
</operation>

<operation id="1107" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:709  %and_ln29_30 = and i64 %shl_ln29_32, %lshr_ln29_15

]]></Node>
<StgValue><ssdm name="and_ln29_30"/></StgValue>
</operation>

<operation id="1108" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:717  %icmp_ln29_17 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_17"/></StgValue>
</operation>

<operation id="1109" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:718  %zext_ln29_199 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_199"/></StgValue>
</operation>

<operation id="1110" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:719  %zext_ln29_200 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_200"/></StgValue>
</operation>

<operation id="1111" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:722  %select_ln29_65 = select i1 %icmp_ln29_17, i7 %zext_ln29_199, i7 %zext_ln29_200

]]></Node>
<StgValue><ssdm name="select_ln29_65"/></StgValue>
</operation>

<operation id="1112" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:723  %select_ln29_66 = select i1 %icmp_ln29_17, i7 %zext_ln29_200, i7 %zext_ln29_199

]]></Node>
<StgValue><ssdm name="select_ln29_66"/></StgValue>
</operation>

<operation id="1113" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:725  %xor_ln29_33 = xor i7 %select_ln29_65, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_33"/></StgValue>
</operation>

<operation id="1114" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:727  %zext_ln29_203 = zext i7 %select_ln29_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_203"/></StgValue>
</operation>

<operation id="1115" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:728  %zext_ln29_204 = zext i7 %xor_ln29_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_204"/></StgValue>
</operation>

<operation id="1116" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:732  %shl_ln29_34 = shl i64 -1, %zext_ln29_203

]]></Node>
<StgValue><ssdm name="shl_ln29_34"/></StgValue>
</operation>

<operation id="1117" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:733  %lshr_ln29_16 = lshr i64 -1, %zext_ln29_204

]]></Node>
<StgValue><ssdm name="lshr_ln29_16"/></StgValue>
</operation>

<operation id="1118" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:734  %and_ln29_32 = and i64 %shl_ln29_34, %lshr_ln29_16

]]></Node>
<StgValue><ssdm name="and_ln29_32"/></StgValue>
</operation>

<operation id="1119" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:742  %icmp_ln29_18 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_18"/></StgValue>
</operation>

<operation id="1120" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:743  %zext_ln29_205 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_205"/></StgValue>
</operation>

<operation id="1121" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:744  %zext_ln29_206 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_206"/></StgValue>
</operation>

<operation id="1122" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:747  %select_ln29_69 = select i1 %icmp_ln29_18, i7 %zext_ln29_205, i7 %zext_ln29_206

]]></Node>
<StgValue><ssdm name="select_ln29_69"/></StgValue>
</operation>

<operation id="1123" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:748  %select_ln29_70 = select i1 %icmp_ln29_18, i7 %zext_ln29_206, i7 %zext_ln29_205

]]></Node>
<StgValue><ssdm name="select_ln29_70"/></StgValue>
</operation>

<operation id="1124" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:750  %xor_ln29_35 = xor i7 %select_ln29_69, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_35"/></StgValue>
</operation>

<operation id="1125" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:752  %zext_ln29_209 = zext i7 %select_ln29_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_209"/></StgValue>
</operation>

<operation id="1126" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:753  %zext_ln29_210 = zext i7 %xor_ln29_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_210"/></StgValue>
</operation>

<operation id="1127" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:757  %shl_ln29_36 = shl i64 -1, %zext_ln29_209

]]></Node>
<StgValue><ssdm name="shl_ln29_36"/></StgValue>
</operation>

<operation id="1128" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:758  %lshr_ln29_17 = lshr i64 -1, %zext_ln29_210

]]></Node>
<StgValue><ssdm name="lshr_ln29_17"/></StgValue>
</operation>

<operation id="1129" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:759  %and_ln29_34 = and i64 %shl_ln29_36, %lshr_ln29_17

]]></Node>
<StgValue><ssdm name="and_ln29_34"/></StgValue>
</operation>

<operation id="1130" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:767  %icmp_ln29_19 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_19"/></StgValue>
</operation>

<operation id="1131" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:768  %zext_ln29_211 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_211"/></StgValue>
</operation>

<operation id="1132" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:769  %zext_ln29_212 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_212"/></StgValue>
</operation>

<operation id="1133" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:772  %select_ln29_73 = select i1 %icmp_ln29_19, i7 %zext_ln29_211, i7 %zext_ln29_212

]]></Node>
<StgValue><ssdm name="select_ln29_73"/></StgValue>
</operation>

<operation id="1134" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:773  %select_ln29_74 = select i1 %icmp_ln29_19, i7 %zext_ln29_212, i7 %zext_ln29_211

]]></Node>
<StgValue><ssdm name="select_ln29_74"/></StgValue>
</operation>

<operation id="1135" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:775  %xor_ln29_37 = xor i7 %select_ln29_73, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_37"/></StgValue>
</operation>

<operation id="1136" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:777  %zext_ln29_215 = zext i7 %select_ln29_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_215"/></StgValue>
</operation>

<operation id="1137" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:778  %zext_ln29_216 = zext i7 %xor_ln29_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_216"/></StgValue>
</operation>

<operation id="1138" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:782  %shl_ln29_38 = shl i64 -1, %zext_ln29_215

]]></Node>
<StgValue><ssdm name="shl_ln29_38"/></StgValue>
</operation>

<operation id="1139" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:783  %lshr_ln29_18 = lshr i64 -1, %zext_ln29_216

]]></Node>
<StgValue><ssdm name="lshr_ln29_18"/></StgValue>
</operation>

<operation id="1140" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:784  %and_ln29_36 = and i64 %shl_ln29_38, %lshr_ln29_18

]]></Node>
<StgValue><ssdm name="and_ln29_36"/></StgValue>
</operation>

<operation id="1141" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:792  %icmp_ln29_20 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_20"/></StgValue>
</operation>

<operation id="1142" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:793  %zext_ln29_217 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_217"/></StgValue>
</operation>

<operation id="1143" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:794  %zext_ln29_218 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_218"/></StgValue>
</operation>

<operation id="1144" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:797  %select_ln29_77 = select i1 %icmp_ln29_20, i7 %zext_ln29_217, i7 %zext_ln29_218

]]></Node>
<StgValue><ssdm name="select_ln29_77"/></StgValue>
</operation>

<operation id="1145" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:798  %select_ln29_78 = select i1 %icmp_ln29_20, i7 %zext_ln29_218, i7 %zext_ln29_217

]]></Node>
<StgValue><ssdm name="select_ln29_78"/></StgValue>
</operation>

<operation id="1146" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:800  %xor_ln29_39 = xor i7 %select_ln29_77, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_39"/></StgValue>
</operation>

<operation id="1147" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:802  %zext_ln29_221 = zext i7 %select_ln29_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_221"/></StgValue>
</operation>

<operation id="1148" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:803  %zext_ln29_222 = zext i7 %xor_ln29_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_222"/></StgValue>
</operation>

<operation id="1149" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:807  %shl_ln29_40 = shl i64 -1, %zext_ln29_221

]]></Node>
<StgValue><ssdm name="shl_ln29_40"/></StgValue>
</operation>

<operation id="1150" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:808  %lshr_ln29_19 = lshr i64 -1, %zext_ln29_222

]]></Node>
<StgValue><ssdm name="lshr_ln29_19"/></StgValue>
</operation>

<operation id="1151" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:809  %and_ln29_38 = and i64 %shl_ln29_40, %lshr_ln29_19

]]></Node>
<StgValue><ssdm name="and_ln29_38"/></StgValue>
</operation>

<operation id="1152" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:817  %icmp_ln29_21 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_21"/></StgValue>
</operation>

<operation id="1153" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:818  %zext_ln29_223 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_223"/></StgValue>
</operation>

<operation id="1154" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:819  %zext_ln29_224 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_224"/></StgValue>
</operation>

<operation id="1155" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:822  %select_ln29_81 = select i1 %icmp_ln29_21, i7 %zext_ln29_223, i7 %zext_ln29_224

]]></Node>
<StgValue><ssdm name="select_ln29_81"/></StgValue>
</operation>

<operation id="1156" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:823  %select_ln29_82 = select i1 %icmp_ln29_21, i7 %zext_ln29_224, i7 %zext_ln29_223

]]></Node>
<StgValue><ssdm name="select_ln29_82"/></StgValue>
</operation>

<operation id="1157" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:825  %xor_ln29_41 = xor i7 %select_ln29_81, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_41"/></StgValue>
</operation>

<operation id="1158" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:827  %zext_ln29_227 = zext i7 %select_ln29_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_227"/></StgValue>
</operation>

<operation id="1159" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:828  %zext_ln29_228 = zext i7 %xor_ln29_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_228"/></StgValue>
</operation>

<operation id="1160" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:832  %shl_ln29_42 = shl i64 -1, %zext_ln29_227

]]></Node>
<StgValue><ssdm name="shl_ln29_42"/></StgValue>
</operation>

<operation id="1161" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:833  %lshr_ln29_20 = lshr i64 -1, %zext_ln29_228

]]></Node>
<StgValue><ssdm name="lshr_ln29_20"/></StgValue>
</operation>

<operation id="1162" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:834  %and_ln29_40 = and i64 %shl_ln29_42, %lshr_ln29_20

]]></Node>
<StgValue><ssdm name="and_ln29_40"/></StgValue>
</operation>

<operation id="1163" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:842  %icmp_ln29_22 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_22"/></StgValue>
</operation>

<operation id="1164" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:843  %zext_ln29_229 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_229"/></StgValue>
</operation>

<operation id="1165" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:844  %zext_ln29_230 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_230"/></StgValue>
</operation>

<operation id="1166" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:847  %select_ln29_85 = select i1 %icmp_ln29_22, i7 %zext_ln29_229, i7 %zext_ln29_230

]]></Node>
<StgValue><ssdm name="select_ln29_85"/></StgValue>
</operation>

<operation id="1167" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:848  %select_ln29_86 = select i1 %icmp_ln29_22, i7 %zext_ln29_230, i7 %zext_ln29_229

]]></Node>
<StgValue><ssdm name="select_ln29_86"/></StgValue>
</operation>

<operation id="1168" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:850  %xor_ln29_43 = xor i7 %select_ln29_85, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_43"/></StgValue>
</operation>

<operation id="1169" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:852  %zext_ln29_233 = zext i7 %select_ln29_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_233"/></StgValue>
</operation>

<operation id="1170" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:853  %zext_ln29_234 = zext i7 %xor_ln29_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_234"/></StgValue>
</operation>

<operation id="1171" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:857  %shl_ln29_44 = shl i64 -1, %zext_ln29_233

]]></Node>
<StgValue><ssdm name="shl_ln29_44"/></StgValue>
</operation>

<operation id="1172" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:858  %lshr_ln29_21 = lshr i64 -1, %zext_ln29_234

]]></Node>
<StgValue><ssdm name="lshr_ln29_21"/></StgValue>
</operation>

<operation id="1173" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:859  %and_ln29_42 = and i64 %shl_ln29_44, %lshr_ln29_21

]]></Node>
<StgValue><ssdm name="and_ln29_42"/></StgValue>
</operation>

<operation id="1174" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:867  %icmp_ln29_23 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_23"/></StgValue>
</operation>

<operation id="1175" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:868  %zext_ln29_235 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_235"/></StgValue>
</operation>

<operation id="1176" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:869  %zext_ln29_236 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_236"/></StgValue>
</operation>

<operation id="1177" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:872  %select_ln29_89 = select i1 %icmp_ln29_23, i7 %zext_ln29_235, i7 %zext_ln29_236

]]></Node>
<StgValue><ssdm name="select_ln29_89"/></StgValue>
</operation>

<operation id="1178" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:873  %select_ln29_90 = select i1 %icmp_ln29_23, i7 %zext_ln29_236, i7 %zext_ln29_235

]]></Node>
<StgValue><ssdm name="select_ln29_90"/></StgValue>
</operation>

<operation id="1179" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:875  %xor_ln29_45 = xor i7 %select_ln29_89, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_45"/></StgValue>
</operation>

<operation id="1180" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:877  %zext_ln29_239 = zext i7 %select_ln29_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_239"/></StgValue>
</operation>

<operation id="1181" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:878  %zext_ln29_240 = zext i7 %xor_ln29_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_240"/></StgValue>
</operation>

<operation id="1182" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:882  %shl_ln29_46 = shl i64 -1, %zext_ln29_239

]]></Node>
<StgValue><ssdm name="shl_ln29_46"/></StgValue>
</operation>

<operation id="1183" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:883  %lshr_ln29_22 = lshr i64 -1, %zext_ln29_240

]]></Node>
<StgValue><ssdm name="lshr_ln29_22"/></StgValue>
</operation>

<operation id="1184" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:884  %and_ln29_44 = and i64 %shl_ln29_46, %lshr_ln29_22

]]></Node>
<StgValue><ssdm name="and_ln29_44"/></StgValue>
</operation>

<operation id="1185" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:892  %icmp_ln29_24 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_24"/></StgValue>
</operation>

<operation id="1186" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:893  %zext_ln29_241 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_241"/></StgValue>
</operation>

<operation id="1187" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:894  %zext_ln29_242 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_242"/></StgValue>
</operation>

<operation id="1188" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:897  %select_ln29_93 = select i1 %icmp_ln29_24, i7 %zext_ln29_241, i7 %zext_ln29_242

]]></Node>
<StgValue><ssdm name="select_ln29_93"/></StgValue>
</operation>

<operation id="1189" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:898  %select_ln29_94 = select i1 %icmp_ln29_24, i7 %zext_ln29_242, i7 %zext_ln29_241

]]></Node>
<StgValue><ssdm name="select_ln29_94"/></StgValue>
</operation>

<operation id="1190" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:900  %xor_ln29_47 = xor i7 %select_ln29_93, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_47"/></StgValue>
</operation>

<operation id="1191" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:902  %zext_ln29_245 = zext i7 %select_ln29_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_245"/></StgValue>
</operation>

<operation id="1192" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:903  %zext_ln29_246 = zext i7 %xor_ln29_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_246"/></StgValue>
</operation>

<operation id="1193" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:907  %shl_ln29_48 = shl i64 -1, %zext_ln29_245

]]></Node>
<StgValue><ssdm name="shl_ln29_48"/></StgValue>
</operation>

<operation id="1194" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:908  %lshr_ln29_23 = lshr i64 -1, %zext_ln29_246

]]></Node>
<StgValue><ssdm name="lshr_ln29_23"/></StgValue>
</operation>

<operation id="1195" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:909  %and_ln29_46 = and i64 %shl_ln29_48, %lshr_ln29_23

]]></Node>
<StgValue><ssdm name="and_ln29_46"/></StgValue>
</operation>

<operation id="1196" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:917  %icmp_ln29_25 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_25"/></StgValue>
</operation>

<operation id="1197" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:918  %zext_ln29_247 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_247"/></StgValue>
</operation>

<operation id="1198" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:919  %zext_ln29_248 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_248"/></StgValue>
</operation>

<operation id="1199" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:922  %select_ln29_97 = select i1 %icmp_ln29_25, i7 %zext_ln29_247, i7 %zext_ln29_248

]]></Node>
<StgValue><ssdm name="select_ln29_97"/></StgValue>
</operation>

<operation id="1200" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:923  %select_ln29_98 = select i1 %icmp_ln29_25, i7 %zext_ln29_248, i7 %zext_ln29_247

]]></Node>
<StgValue><ssdm name="select_ln29_98"/></StgValue>
</operation>

<operation id="1201" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:925  %xor_ln29_49 = xor i7 %select_ln29_97, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_49"/></StgValue>
</operation>

<operation id="1202" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:927  %zext_ln29_251 = zext i7 %select_ln29_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_251"/></StgValue>
</operation>

<operation id="1203" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:928  %zext_ln29_252 = zext i7 %xor_ln29_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_252"/></StgValue>
</operation>

<operation id="1204" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:932  %shl_ln29_50 = shl i64 -1, %zext_ln29_251

]]></Node>
<StgValue><ssdm name="shl_ln29_50"/></StgValue>
</operation>

<operation id="1205" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:933  %lshr_ln29_24 = lshr i64 -1, %zext_ln29_252

]]></Node>
<StgValue><ssdm name="lshr_ln29_24"/></StgValue>
</operation>

<operation id="1206" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:934  %and_ln29_48 = and i64 %shl_ln29_50, %lshr_ln29_24

]]></Node>
<StgValue><ssdm name="and_ln29_48"/></StgValue>
</operation>

<operation id="1207" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:942  %icmp_ln29_26 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_26"/></StgValue>
</operation>

<operation id="1208" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:943  %zext_ln29_253 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_253"/></StgValue>
</operation>

<operation id="1209" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:944  %zext_ln29_254 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_254"/></StgValue>
</operation>

<operation id="1210" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:947  %select_ln29_101 = select i1 %icmp_ln29_26, i7 %zext_ln29_253, i7 %zext_ln29_254

]]></Node>
<StgValue><ssdm name="select_ln29_101"/></StgValue>
</operation>

<operation id="1211" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:948  %select_ln29_102 = select i1 %icmp_ln29_26, i7 %zext_ln29_254, i7 %zext_ln29_253

]]></Node>
<StgValue><ssdm name="select_ln29_102"/></StgValue>
</operation>

<operation id="1212" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:950  %xor_ln29_51 = xor i7 %select_ln29_101, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_51"/></StgValue>
</operation>

<operation id="1213" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:952  %zext_ln29_257 = zext i7 %select_ln29_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_257"/></StgValue>
</operation>

<operation id="1214" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:953  %zext_ln29_258 = zext i7 %xor_ln29_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_258"/></StgValue>
</operation>

<operation id="1215" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:957  %shl_ln29_52 = shl i64 -1, %zext_ln29_257

]]></Node>
<StgValue><ssdm name="shl_ln29_52"/></StgValue>
</operation>

<operation id="1216" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:958  %lshr_ln29_25 = lshr i64 -1, %zext_ln29_258

]]></Node>
<StgValue><ssdm name="lshr_ln29_25"/></StgValue>
</operation>

<operation id="1217" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:959  %and_ln29_50 = and i64 %shl_ln29_52, %lshr_ln29_25

]]></Node>
<StgValue><ssdm name="and_ln29_50"/></StgValue>
</operation>

<operation id="1218" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:967  %icmp_ln29_27 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_27"/></StgValue>
</operation>

<operation id="1219" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:968  %zext_ln29_259 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_259"/></StgValue>
</operation>

<operation id="1220" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:969  %zext_ln29_260 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_260"/></StgValue>
</operation>

<operation id="1221" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:972  %select_ln29_105 = select i1 %icmp_ln29_27, i7 %zext_ln29_259, i7 %zext_ln29_260

]]></Node>
<StgValue><ssdm name="select_ln29_105"/></StgValue>
</operation>

<operation id="1222" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:973  %select_ln29_106 = select i1 %icmp_ln29_27, i7 %zext_ln29_260, i7 %zext_ln29_259

]]></Node>
<StgValue><ssdm name="select_ln29_106"/></StgValue>
</operation>

<operation id="1223" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:975  %xor_ln29_53 = xor i7 %select_ln29_105, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_53"/></StgValue>
</operation>

<operation id="1224" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:977  %zext_ln29_263 = zext i7 %select_ln29_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_263"/></StgValue>
</operation>

<operation id="1225" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:978  %zext_ln29_264 = zext i7 %xor_ln29_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_264"/></StgValue>
</operation>

<operation id="1226" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:982  %shl_ln29_54 = shl i64 -1, %zext_ln29_263

]]></Node>
<StgValue><ssdm name="shl_ln29_54"/></StgValue>
</operation>

<operation id="1227" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:983  %lshr_ln29_26 = lshr i64 -1, %zext_ln29_264

]]></Node>
<StgValue><ssdm name="lshr_ln29_26"/></StgValue>
</operation>

<operation id="1228" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:984  %and_ln29_52 = and i64 %shl_ln29_54, %lshr_ln29_26

]]></Node>
<StgValue><ssdm name="and_ln29_52"/></StgValue>
</operation>

<operation id="1229" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:992  %icmp_ln29_28 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_28"/></StgValue>
</operation>

<operation id="1230" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:993  %zext_ln29_265 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_265"/></StgValue>
</operation>

<operation id="1231" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:994  %zext_ln29_266 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_266"/></StgValue>
</operation>

<operation id="1232" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:997  %select_ln29_109 = select i1 %icmp_ln29_28, i7 %zext_ln29_265, i7 %zext_ln29_266

]]></Node>
<StgValue><ssdm name="select_ln29_109"/></StgValue>
</operation>

<operation id="1233" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:998  %select_ln29_110 = select i1 %icmp_ln29_28, i7 %zext_ln29_266, i7 %zext_ln29_265

]]></Node>
<StgValue><ssdm name="select_ln29_110"/></StgValue>
</operation>

<operation id="1234" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1000  %xor_ln29_55 = xor i7 %select_ln29_109, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_55"/></StgValue>
</operation>

<operation id="1235" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1002  %zext_ln29_269 = zext i7 %select_ln29_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_269"/></StgValue>
</operation>

<operation id="1236" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1003  %zext_ln29_270 = zext i7 %xor_ln29_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_270"/></StgValue>
</operation>

<operation id="1237" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1007  %shl_ln29_56 = shl i64 -1, %zext_ln29_269

]]></Node>
<StgValue><ssdm name="shl_ln29_56"/></StgValue>
</operation>

<operation id="1238" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1008  %lshr_ln29_27 = lshr i64 -1, %zext_ln29_270

]]></Node>
<StgValue><ssdm name="lshr_ln29_27"/></StgValue>
</operation>

<operation id="1239" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1009  %and_ln29_54 = and i64 %shl_ln29_56, %lshr_ln29_27

]]></Node>
<StgValue><ssdm name="and_ln29_54"/></StgValue>
</operation>

<operation id="1240" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1017  %icmp_ln29_29 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_29"/></StgValue>
</operation>

<operation id="1241" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1018  %zext_ln29_271 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_271"/></StgValue>
</operation>

<operation id="1242" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1019  %zext_ln29_272 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_272"/></StgValue>
</operation>

<operation id="1243" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1022  %select_ln29_113 = select i1 %icmp_ln29_29, i7 %zext_ln29_271, i7 %zext_ln29_272

]]></Node>
<StgValue><ssdm name="select_ln29_113"/></StgValue>
</operation>

<operation id="1244" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1023  %select_ln29_114 = select i1 %icmp_ln29_29, i7 %zext_ln29_272, i7 %zext_ln29_271

]]></Node>
<StgValue><ssdm name="select_ln29_114"/></StgValue>
</operation>

<operation id="1245" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1025  %xor_ln29_57 = xor i7 %select_ln29_113, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_57"/></StgValue>
</operation>

<operation id="1246" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1027  %zext_ln29_275 = zext i7 %select_ln29_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_275"/></StgValue>
</operation>

<operation id="1247" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1028  %zext_ln29_276 = zext i7 %xor_ln29_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_276"/></StgValue>
</operation>

<operation id="1248" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1032  %shl_ln29_58 = shl i64 -1, %zext_ln29_275

]]></Node>
<StgValue><ssdm name="shl_ln29_58"/></StgValue>
</operation>

<operation id="1249" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1033  %lshr_ln29_28 = lshr i64 -1, %zext_ln29_276

]]></Node>
<StgValue><ssdm name="lshr_ln29_28"/></StgValue>
</operation>

<operation id="1250" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1034  %and_ln29_56 = and i64 %shl_ln29_58, %lshr_ln29_28

]]></Node>
<StgValue><ssdm name="and_ln29_56"/></StgValue>
</operation>

<operation id="1251" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1042  %icmp_ln29_30 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_30"/></StgValue>
</operation>

<operation id="1252" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1043  %zext_ln29_277 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_277"/></StgValue>
</operation>

<operation id="1253" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1044  %zext_ln29_278 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_278"/></StgValue>
</operation>

<operation id="1254" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1047  %select_ln29_117 = select i1 %icmp_ln29_30, i7 %zext_ln29_277, i7 %zext_ln29_278

]]></Node>
<StgValue><ssdm name="select_ln29_117"/></StgValue>
</operation>

<operation id="1255" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1048  %select_ln29_118 = select i1 %icmp_ln29_30, i7 %zext_ln29_278, i7 %zext_ln29_277

]]></Node>
<StgValue><ssdm name="select_ln29_118"/></StgValue>
</operation>

<operation id="1256" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1050  %xor_ln29_59 = xor i7 %select_ln29_117, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_59"/></StgValue>
</operation>

<operation id="1257" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1052  %zext_ln29_281 = zext i7 %select_ln29_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_281"/></StgValue>
</operation>

<operation id="1258" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1053  %zext_ln29_282 = zext i7 %xor_ln29_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_282"/></StgValue>
</operation>

<operation id="1259" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1057  %shl_ln29_60 = shl i64 -1, %zext_ln29_281

]]></Node>
<StgValue><ssdm name="shl_ln29_60"/></StgValue>
</operation>

<operation id="1260" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1058  %lshr_ln29_29 = lshr i64 -1, %zext_ln29_282

]]></Node>
<StgValue><ssdm name="lshr_ln29_29"/></StgValue>
</operation>

<operation id="1261" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1059  %and_ln29_58 = and i64 %shl_ln29_60, %lshr_ln29_29

]]></Node>
<StgValue><ssdm name="and_ln29_58"/></StgValue>
</operation>

<operation id="1262" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1067  %icmp_ln29_31 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_31"/></StgValue>
</operation>

<operation id="1263" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1068  %zext_ln29_283 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_283"/></StgValue>
</operation>

<operation id="1264" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1069  %zext_ln29_284 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_284"/></StgValue>
</operation>

<operation id="1265" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1072  %select_ln29_121 = select i1 %icmp_ln29_31, i7 %zext_ln29_283, i7 %zext_ln29_284

]]></Node>
<StgValue><ssdm name="select_ln29_121"/></StgValue>
</operation>

<operation id="1266" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1073  %select_ln29_122 = select i1 %icmp_ln29_31, i7 %zext_ln29_284, i7 %zext_ln29_283

]]></Node>
<StgValue><ssdm name="select_ln29_122"/></StgValue>
</operation>

<operation id="1267" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1075  %xor_ln29_61 = xor i7 %select_ln29_121, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_61"/></StgValue>
</operation>

<operation id="1268" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1077  %zext_ln29_287 = zext i7 %select_ln29_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_287"/></StgValue>
</operation>

<operation id="1269" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1078  %zext_ln29_288 = zext i7 %xor_ln29_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_288"/></StgValue>
</operation>

<operation id="1270" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1082  %shl_ln29_62 = shl i64 -1, %zext_ln29_287

]]></Node>
<StgValue><ssdm name="shl_ln29_62"/></StgValue>
</operation>

<operation id="1271" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1083  %lshr_ln29_30 = lshr i64 -1, %zext_ln29_288

]]></Node>
<StgValue><ssdm name="lshr_ln29_30"/></StgValue>
</operation>

<operation id="1272" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1084  %and_ln29_60 = and i64 %shl_ln29_62, %lshr_ln29_30

]]></Node>
<StgValue><ssdm name="and_ln29_60"/></StgValue>
</operation>

<operation id="1273" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1092  %icmp_ln29_32 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_32"/></StgValue>
</operation>

<operation id="1274" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1093  %zext_ln29_289 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_289"/></StgValue>
</operation>

<operation id="1275" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1094  %zext_ln29_290 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_290"/></StgValue>
</operation>

<operation id="1276" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1097  %select_ln29_125 = select i1 %icmp_ln29_32, i7 %zext_ln29_289, i7 %zext_ln29_290

]]></Node>
<StgValue><ssdm name="select_ln29_125"/></StgValue>
</operation>

<operation id="1277" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1098  %select_ln29_126 = select i1 %icmp_ln29_32, i7 %zext_ln29_290, i7 %zext_ln29_289

]]></Node>
<StgValue><ssdm name="select_ln29_126"/></StgValue>
</operation>

<operation id="1278" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1100  %xor_ln29_63 = xor i7 %select_ln29_125, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_63"/></StgValue>
</operation>

<operation id="1279" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1102  %zext_ln29_293 = zext i7 %select_ln29_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_293"/></StgValue>
</operation>

<operation id="1280" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1103  %zext_ln29_294 = zext i7 %xor_ln29_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_294"/></StgValue>
</operation>

<operation id="1281" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1107  %shl_ln29_64 = shl i64 -1, %zext_ln29_293

]]></Node>
<StgValue><ssdm name="shl_ln29_64"/></StgValue>
</operation>

<operation id="1282" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1108  %lshr_ln29_31 = lshr i64 -1, %zext_ln29_294

]]></Node>
<StgValue><ssdm name="lshr_ln29_31"/></StgValue>
</operation>

<operation id="1283" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1109  %and_ln29_62 = and i64 %shl_ln29_64, %lshr_ln29_31

]]></Node>
<StgValue><ssdm name="and_ln29_62"/></StgValue>
</operation>

<operation id="1284" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1117  %icmp_ln29_33 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_33"/></StgValue>
</operation>

<operation id="1285" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1118  %zext_ln29_295 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_295"/></StgValue>
</operation>

<operation id="1286" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1119  %zext_ln29_296 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_296"/></StgValue>
</operation>

<operation id="1287" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1122  %select_ln29_129 = select i1 %icmp_ln29_33, i7 %zext_ln29_295, i7 %zext_ln29_296

]]></Node>
<StgValue><ssdm name="select_ln29_129"/></StgValue>
</operation>

<operation id="1288" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1123  %select_ln29_130 = select i1 %icmp_ln29_33, i7 %zext_ln29_296, i7 %zext_ln29_295

]]></Node>
<StgValue><ssdm name="select_ln29_130"/></StgValue>
</operation>

<operation id="1289" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1125  %xor_ln29_65 = xor i7 %select_ln29_129, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_65"/></StgValue>
</operation>

<operation id="1290" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1127  %zext_ln29_299 = zext i7 %select_ln29_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_299"/></StgValue>
</operation>

<operation id="1291" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1128  %zext_ln29_300 = zext i7 %xor_ln29_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_300"/></StgValue>
</operation>

<operation id="1292" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1132  %shl_ln29_66 = shl i64 -1, %zext_ln29_299

]]></Node>
<StgValue><ssdm name="shl_ln29_66"/></StgValue>
</operation>

<operation id="1293" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1133  %lshr_ln29_32 = lshr i64 -1, %zext_ln29_300

]]></Node>
<StgValue><ssdm name="lshr_ln29_32"/></StgValue>
</operation>

<operation id="1294" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1134  %and_ln29_64 = and i64 %shl_ln29_66, %lshr_ln29_32

]]></Node>
<StgValue><ssdm name="and_ln29_64"/></StgValue>
</operation>

<operation id="1295" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1142  %icmp_ln29_34 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_34"/></StgValue>
</operation>

<operation id="1296" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1143  %zext_ln29_301 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_301"/></StgValue>
</operation>

<operation id="1297" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1144  %zext_ln29_302 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_302"/></StgValue>
</operation>

<operation id="1298" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1147  %select_ln29_133 = select i1 %icmp_ln29_34, i7 %zext_ln29_301, i7 %zext_ln29_302

]]></Node>
<StgValue><ssdm name="select_ln29_133"/></StgValue>
</operation>

<operation id="1299" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1148  %select_ln29_134 = select i1 %icmp_ln29_34, i7 %zext_ln29_302, i7 %zext_ln29_301

]]></Node>
<StgValue><ssdm name="select_ln29_134"/></StgValue>
</operation>

<operation id="1300" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1150  %xor_ln29_67 = xor i7 %select_ln29_133, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_67"/></StgValue>
</operation>

<operation id="1301" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1152  %zext_ln29_305 = zext i7 %select_ln29_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_305"/></StgValue>
</operation>

<operation id="1302" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1153  %zext_ln29_306 = zext i7 %xor_ln29_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_306"/></StgValue>
</operation>

<operation id="1303" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1157  %shl_ln29_68 = shl i64 -1, %zext_ln29_305

]]></Node>
<StgValue><ssdm name="shl_ln29_68"/></StgValue>
</operation>

<operation id="1304" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1158  %lshr_ln29_33 = lshr i64 -1, %zext_ln29_306

]]></Node>
<StgValue><ssdm name="lshr_ln29_33"/></StgValue>
</operation>

<operation id="1305" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1159  %and_ln29_66 = and i64 %shl_ln29_68, %lshr_ln29_33

]]></Node>
<StgValue><ssdm name="and_ln29_66"/></StgValue>
</operation>

<operation id="1306" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1167  %icmp_ln29_35 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_35"/></StgValue>
</operation>

<operation id="1307" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1168  %zext_ln29_307 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_307"/></StgValue>
</operation>

<operation id="1308" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1169  %zext_ln29_308 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_308"/></StgValue>
</operation>

<operation id="1309" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1172  %select_ln29_137 = select i1 %icmp_ln29_35, i7 %zext_ln29_307, i7 %zext_ln29_308

]]></Node>
<StgValue><ssdm name="select_ln29_137"/></StgValue>
</operation>

<operation id="1310" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1173  %select_ln29_138 = select i1 %icmp_ln29_35, i7 %zext_ln29_308, i7 %zext_ln29_307

]]></Node>
<StgValue><ssdm name="select_ln29_138"/></StgValue>
</operation>

<operation id="1311" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1175  %xor_ln29_69 = xor i7 %select_ln29_137, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_69"/></StgValue>
</operation>

<operation id="1312" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1177  %zext_ln29_311 = zext i7 %select_ln29_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_311"/></StgValue>
</operation>

<operation id="1313" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1178  %zext_ln29_312 = zext i7 %xor_ln29_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_312"/></StgValue>
</operation>

<operation id="1314" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1182  %shl_ln29_70 = shl i64 -1, %zext_ln29_311

]]></Node>
<StgValue><ssdm name="shl_ln29_70"/></StgValue>
</operation>

<operation id="1315" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1183  %lshr_ln29_34 = lshr i64 -1, %zext_ln29_312

]]></Node>
<StgValue><ssdm name="lshr_ln29_34"/></StgValue>
</operation>

<operation id="1316" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1184  %and_ln29_68 = and i64 %shl_ln29_70, %lshr_ln29_34

]]></Node>
<StgValue><ssdm name="and_ln29_68"/></StgValue>
</operation>

<operation id="1317" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1192  %icmp_ln29_36 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_36"/></StgValue>
</operation>

<operation id="1318" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1193  %zext_ln29_313 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_313"/></StgValue>
</operation>

<operation id="1319" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1194  %zext_ln29_314 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_314"/></StgValue>
</operation>

<operation id="1320" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1197  %select_ln29_141 = select i1 %icmp_ln29_36, i7 %zext_ln29_313, i7 %zext_ln29_314

]]></Node>
<StgValue><ssdm name="select_ln29_141"/></StgValue>
</operation>

<operation id="1321" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1198  %select_ln29_142 = select i1 %icmp_ln29_36, i7 %zext_ln29_314, i7 %zext_ln29_313

]]></Node>
<StgValue><ssdm name="select_ln29_142"/></StgValue>
</operation>

<operation id="1322" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1200  %xor_ln29_71 = xor i7 %select_ln29_141, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_71"/></StgValue>
</operation>

<operation id="1323" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1202  %zext_ln29_317 = zext i7 %select_ln29_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_317"/></StgValue>
</operation>

<operation id="1324" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1203  %zext_ln29_318 = zext i7 %xor_ln29_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_318"/></StgValue>
</operation>

<operation id="1325" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1207  %shl_ln29_72 = shl i64 -1, %zext_ln29_317

]]></Node>
<StgValue><ssdm name="shl_ln29_72"/></StgValue>
</operation>

<operation id="1326" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1208  %lshr_ln29_35 = lshr i64 -1, %zext_ln29_318

]]></Node>
<StgValue><ssdm name="lshr_ln29_35"/></StgValue>
</operation>

<operation id="1327" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1209  %and_ln29_70 = and i64 %shl_ln29_72, %lshr_ln29_35

]]></Node>
<StgValue><ssdm name="and_ln29_70"/></StgValue>
</operation>

<operation id="1328" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1217  %icmp_ln29_37 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_37"/></StgValue>
</operation>

<operation id="1329" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1218  %zext_ln29_319 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_319"/></StgValue>
</operation>

<operation id="1330" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1219  %zext_ln29_320 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_320"/></StgValue>
</operation>

<operation id="1331" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1222  %select_ln29_145 = select i1 %icmp_ln29_37, i7 %zext_ln29_319, i7 %zext_ln29_320

]]></Node>
<StgValue><ssdm name="select_ln29_145"/></StgValue>
</operation>

<operation id="1332" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1223  %select_ln29_146 = select i1 %icmp_ln29_37, i7 %zext_ln29_320, i7 %zext_ln29_319

]]></Node>
<StgValue><ssdm name="select_ln29_146"/></StgValue>
</operation>

<operation id="1333" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1225  %xor_ln29_73 = xor i7 %select_ln29_145, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_73"/></StgValue>
</operation>

<operation id="1334" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1227  %zext_ln29_323 = zext i7 %select_ln29_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_323"/></StgValue>
</operation>

<operation id="1335" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1228  %zext_ln29_324 = zext i7 %xor_ln29_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_324"/></StgValue>
</operation>

<operation id="1336" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1232  %shl_ln29_74 = shl i64 -1, %zext_ln29_323

]]></Node>
<StgValue><ssdm name="shl_ln29_74"/></StgValue>
</operation>

<operation id="1337" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1233  %lshr_ln29_36 = lshr i64 -1, %zext_ln29_324

]]></Node>
<StgValue><ssdm name="lshr_ln29_36"/></StgValue>
</operation>

<operation id="1338" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1234  %and_ln29_72 = and i64 %shl_ln29_74, %lshr_ln29_36

]]></Node>
<StgValue><ssdm name="and_ln29_72"/></StgValue>
</operation>

<operation id="1339" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1242  %icmp_ln29_38 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_38"/></StgValue>
</operation>

<operation id="1340" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1243  %zext_ln29_325 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_325"/></StgValue>
</operation>

<operation id="1341" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1244  %zext_ln29_326 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_326"/></StgValue>
</operation>

<operation id="1342" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1247  %select_ln29_149 = select i1 %icmp_ln29_38, i7 %zext_ln29_325, i7 %zext_ln29_326

]]></Node>
<StgValue><ssdm name="select_ln29_149"/></StgValue>
</operation>

<operation id="1343" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1248  %select_ln29_150 = select i1 %icmp_ln29_38, i7 %zext_ln29_326, i7 %zext_ln29_325

]]></Node>
<StgValue><ssdm name="select_ln29_150"/></StgValue>
</operation>

<operation id="1344" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1250  %xor_ln29_75 = xor i7 %select_ln29_149, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_75"/></StgValue>
</operation>

<operation id="1345" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1252  %zext_ln29_329 = zext i7 %select_ln29_150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_329"/></StgValue>
</operation>

<operation id="1346" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1253  %zext_ln29_330 = zext i7 %xor_ln29_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_330"/></StgValue>
</operation>

<operation id="1347" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1257  %shl_ln29_76 = shl i64 -1, %zext_ln29_329

]]></Node>
<StgValue><ssdm name="shl_ln29_76"/></StgValue>
</operation>

<operation id="1348" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1258  %lshr_ln29_37 = lshr i64 -1, %zext_ln29_330

]]></Node>
<StgValue><ssdm name="lshr_ln29_37"/></StgValue>
</operation>

<operation id="1349" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1259  %and_ln29_74 = and i64 %shl_ln29_76, %lshr_ln29_37

]]></Node>
<StgValue><ssdm name="and_ln29_74"/></StgValue>
</operation>

<operation id="1350" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1267  %icmp_ln29_39 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_39"/></StgValue>
</operation>

<operation id="1351" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1268  %zext_ln29_331 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_331"/></StgValue>
</operation>

<operation id="1352" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1269  %zext_ln29_332 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_332"/></StgValue>
</operation>

<operation id="1353" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1272  %select_ln29_153 = select i1 %icmp_ln29_39, i7 %zext_ln29_331, i7 %zext_ln29_332

]]></Node>
<StgValue><ssdm name="select_ln29_153"/></StgValue>
</operation>

<operation id="1354" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1273  %select_ln29_154 = select i1 %icmp_ln29_39, i7 %zext_ln29_332, i7 %zext_ln29_331

]]></Node>
<StgValue><ssdm name="select_ln29_154"/></StgValue>
</operation>

<operation id="1355" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1275  %xor_ln29_77 = xor i7 %select_ln29_153, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_77"/></StgValue>
</operation>

<operation id="1356" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1277  %zext_ln29_335 = zext i7 %select_ln29_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_335"/></StgValue>
</operation>

<operation id="1357" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1278  %zext_ln29_336 = zext i7 %xor_ln29_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_336"/></StgValue>
</operation>

<operation id="1358" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1282  %shl_ln29_78 = shl i64 -1, %zext_ln29_335

]]></Node>
<StgValue><ssdm name="shl_ln29_78"/></StgValue>
</operation>

<operation id="1359" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1283  %lshr_ln29_38 = lshr i64 -1, %zext_ln29_336

]]></Node>
<StgValue><ssdm name="lshr_ln29_38"/></StgValue>
</operation>

<operation id="1360" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1284  %and_ln29_76 = and i64 %shl_ln29_78, %lshr_ln29_38

]]></Node>
<StgValue><ssdm name="and_ln29_76"/></StgValue>
</operation>

<operation id="1361" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1292  %icmp_ln29_40 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_40"/></StgValue>
</operation>

<operation id="1362" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1293  %zext_ln29_337 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_337"/></StgValue>
</operation>

<operation id="1363" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1294  %zext_ln29_338 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_338"/></StgValue>
</operation>

<operation id="1364" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1297  %select_ln29_157 = select i1 %icmp_ln29_40, i7 %zext_ln29_337, i7 %zext_ln29_338

]]></Node>
<StgValue><ssdm name="select_ln29_157"/></StgValue>
</operation>

<operation id="1365" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1298  %select_ln29_158 = select i1 %icmp_ln29_40, i7 %zext_ln29_338, i7 %zext_ln29_337

]]></Node>
<StgValue><ssdm name="select_ln29_158"/></StgValue>
</operation>

<operation id="1366" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1300  %xor_ln29_79 = xor i7 %select_ln29_157, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_79"/></StgValue>
</operation>

<operation id="1367" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1302  %zext_ln29_341 = zext i7 %select_ln29_158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_341"/></StgValue>
</operation>

<operation id="1368" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1303  %zext_ln29_342 = zext i7 %xor_ln29_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_342"/></StgValue>
</operation>

<operation id="1369" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1307  %shl_ln29_80 = shl i64 -1, %zext_ln29_341

]]></Node>
<StgValue><ssdm name="shl_ln29_80"/></StgValue>
</operation>

<operation id="1370" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1308  %lshr_ln29_39 = lshr i64 -1, %zext_ln29_342

]]></Node>
<StgValue><ssdm name="lshr_ln29_39"/></StgValue>
</operation>

<operation id="1371" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1309  %and_ln29_78 = and i64 %shl_ln29_80, %lshr_ln29_39

]]></Node>
<StgValue><ssdm name="and_ln29_78"/></StgValue>
</operation>

<operation id="1372" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1317  %icmp_ln29_41 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_41"/></StgValue>
</operation>

<operation id="1373" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1318  %zext_ln29_343 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_343"/></StgValue>
</operation>

<operation id="1374" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1319  %zext_ln29_344 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_344"/></StgValue>
</operation>

<operation id="1375" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1322  %select_ln29_161 = select i1 %icmp_ln29_41, i7 %zext_ln29_343, i7 %zext_ln29_344

]]></Node>
<StgValue><ssdm name="select_ln29_161"/></StgValue>
</operation>

<operation id="1376" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1323  %select_ln29_162 = select i1 %icmp_ln29_41, i7 %zext_ln29_344, i7 %zext_ln29_343

]]></Node>
<StgValue><ssdm name="select_ln29_162"/></StgValue>
</operation>

<operation id="1377" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1325  %xor_ln29_81 = xor i7 %select_ln29_161, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_81"/></StgValue>
</operation>

<operation id="1378" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1327  %zext_ln29_347 = zext i7 %select_ln29_162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_347"/></StgValue>
</operation>

<operation id="1379" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1328  %zext_ln29_348 = zext i7 %xor_ln29_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_348"/></StgValue>
</operation>

<operation id="1380" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1332  %shl_ln29_82 = shl i64 -1, %zext_ln29_347

]]></Node>
<StgValue><ssdm name="shl_ln29_82"/></StgValue>
</operation>

<operation id="1381" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1333  %lshr_ln29_40 = lshr i64 -1, %zext_ln29_348

]]></Node>
<StgValue><ssdm name="lshr_ln29_40"/></StgValue>
</operation>

<operation id="1382" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1334  %and_ln29_80 = and i64 %shl_ln29_82, %lshr_ln29_40

]]></Node>
<StgValue><ssdm name="and_ln29_80"/></StgValue>
</operation>

<operation id="1383" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1342  %icmp_ln29_42 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_42"/></StgValue>
</operation>

<operation id="1384" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1343  %zext_ln29_349 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_349"/></StgValue>
</operation>

<operation id="1385" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1344  %zext_ln29_350 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_350"/></StgValue>
</operation>

<operation id="1386" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1347  %select_ln29_165 = select i1 %icmp_ln29_42, i7 %zext_ln29_349, i7 %zext_ln29_350

]]></Node>
<StgValue><ssdm name="select_ln29_165"/></StgValue>
</operation>

<operation id="1387" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1348  %select_ln29_166 = select i1 %icmp_ln29_42, i7 %zext_ln29_350, i7 %zext_ln29_349

]]></Node>
<StgValue><ssdm name="select_ln29_166"/></StgValue>
</operation>

<operation id="1388" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1350  %xor_ln29_83 = xor i7 %select_ln29_165, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_83"/></StgValue>
</operation>

<operation id="1389" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1352  %zext_ln29_353 = zext i7 %select_ln29_166 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_353"/></StgValue>
</operation>

<operation id="1390" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1353  %zext_ln29_354 = zext i7 %xor_ln29_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_354"/></StgValue>
</operation>

<operation id="1391" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1357  %shl_ln29_84 = shl i64 -1, %zext_ln29_353

]]></Node>
<StgValue><ssdm name="shl_ln29_84"/></StgValue>
</operation>

<operation id="1392" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1358  %lshr_ln29_41 = lshr i64 -1, %zext_ln29_354

]]></Node>
<StgValue><ssdm name="lshr_ln29_41"/></StgValue>
</operation>

<operation id="1393" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1359  %and_ln29_82 = and i64 %shl_ln29_84, %lshr_ln29_41

]]></Node>
<StgValue><ssdm name="and_ln29_82"/></StgValue>
</operation>

<operation id="1394" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1367  %icmp_ln29_43 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_43"/></StgValue>
</operation>

<operation id="1395" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1368  %zext_ln29_355 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_355"/></StgValue>
</operation>

<operation id="1396" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1369  %zext_ln29_356 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_356"/></StgValue>
</operation>

<operation id="1397" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1372  %select_ln29_169 = select i1 %icmp_ln29_43, i7 %zext_ln29_355, i7 %zext_ln29_356

]]></Node>
<StgValue><ssdm name="select_ln29_169"/></StgValue>
</operation>

<operation id="1398" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1373  %select_ln29_170 = select i1 %icmp_ln29_43, i7 %zext_ln29_356, i7 %zext_ln29_355

]]></Node>
<StgValue><ssdm name="select_ln29_170"/></StgValue>
</operation>

<operation id="1399" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1375  %xor_ln29_85 = xor i7 %select_ln29_169, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_85"/></StgValue>
</operation>

<operation id="1400" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1377  %zext_ln29_359 = zext i7 %select_ln29_170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_359"/></StgValue>
</operation>

<operation id="1401" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1378  %zext_ln29_360 = zext i7 %xor_ln29_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_360"/></StgValue>
</operation>

<operation id="1402" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1382  %shl_ln29_86 = shl i64 -1, %zext_ln29_359

]]></Node>
<StgValue><ssdm name="shl_ln29_86"/></StgValue>
</operation>

<operation id="1403" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1383  %lshr_ln29_42 = lshr i64 -1, %zext_ln29_360

]]></Node>
<StgValue><ssdm name="lshr_ln29_42"/></StgValue>
</operation>

<operation id="1404" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1384  %and_ln29_84 = and i64 %shl_ln29_86, %lshr_ln29_42

]]></Node>
<StgValue><ssdm name="and_ln29_84"/></StgValue>
</operation>

<operation id="1405" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1392  %icmp_ln29_44 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_44"/></StgValue>
</operation>

<operation id="1406" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1393  %zext_ln29_361 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_361"/></StgValue>
</operation>

<operation id="1407" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1394  %zext_ln29_362 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_362"/></StgValue>
</operation>

<operation id="1408" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1397  %select_ln29_173 = select i1 %icmp_ln29_44, i7 %zext_ln29_361, i7 %zext_ln29_362

]]></Node>
<StgValue><ssdm name="select_ln29_173"/></StgValue>
</operation>

<operation id="1409" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1398  %select_ln29_174 = select i1 %icmp_ln29_44, i7 %zext_ln29_362, i7 %zext_ln29_361

]]></Node>
<StgValue><ssdm name="select_ln29_174"/></StgValue>
</operation>

<operation id="1410" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1400  %xor_ln29_87 = xor i7 %select_ln29_173, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_87"/></StgValue>
</operation>

<operation id="1411" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1402  %zext_ln29_365 = zext i7 %select_ln29_174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_365"/></StgValue>
</operation>

<operation id="1412" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1403  %zext_ln29_366 = zext i7 %xor_ln29_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_366"/></StgValue>
</operation>

<operation id="1413" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1407  %shl_ln29_88 = shl i64 -1, %zext_ln29_365

]]></Node>
<StgValue><ssdm name="shl_ln29_88"/></StgValue>
</operation>

<operation id="1414" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1408  %lshr_ln29_43 = lshr i64 -1, %zext_ln29_366

]]></Node>
<StgValue><ssdm name="lshr_ln29_43"/></StgValue>
</operation>

<operation id="1415" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1409  %and_ln29_86 = and i64 %shl_ln29_88, %lshr_ln29_43

]]></Node>
<StgValue><ssdm name="and_ln29_86"/></StgValue>
</operation>

<operation id="1416" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1417  %icmp_ln29_45 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_45"/></StgValue>
</operation>

<operation id="1417" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1418  %zext_ln29_367 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_367"/></StgValue>
</operation>

<operation id="1418" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1419  %zext_ln29_368 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_368"/></StgValue>
</operation>

<operation id="1419" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1422  %select_ln29_177 = select i1 %icmp_ln29_45, i7 %zext_ln29_367, i7 %zext_ln29_368

]]></Node>
<StgValue><ssdm name="select_ln29_177"/></StgValue>
</operation>

<operation id="1420" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1423  %select_ln29_178 = select i1 %icmp_ln29_45, i7 %zext_ln29_368, i7 %zext_ln29_367

]]></Node>
<StgValue><ssdm name="select_ln29_178"/></StgValue>
</operation>

<operation id="1421" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1425  %xor_ln29_89 = xor i7 %select_ln29_177, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_89"/></StgValue>
</operation>

<operation id="1422" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1427  %zext_ln29_371 = zext i7 %select_ln29_178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_371"/></StgValue>
</operation>

<operation id="1423" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1428  %zext_ln29_372 = zext i7 %xor_ln29_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_372"/></StgValue>
</operation>

<operation id="1424" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1432  %shl_ln29_90 = shl i64 -1, %zext_ln29_371

]]></Node>
<StgValue><ssdm name="shl_ln29_90"/></StgValue>
</operation>

<operation id="1425" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1433  %lshr_ln29_44 = lshr i64 -1, %zext_ln29_372

]]></Node>
<StgValue><ssdm name="lshr_ln29_44"/></StgValue>
</operation>

<operation id="1426" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1434  %and_ln29_88 = and i64 %shl_ln29_90, %lshr_ln29_44

]]></Node>
<StgValue><ssdm name="and_ln29_88"/></StgValue>
</operation>

<operation id="1427" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1442  %icmp_ln29_46 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_46"/></StgValue>
</operation>

<operation id="1428" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1443  %zext_ln29_373 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_373"/></StgValue>
</operation>

<operation id="1429" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1444  %zext_ln29_374 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_374"/></StgValue>
</operation>

<operation id="1430" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1447  %select_ln29_181 = select i1 %icmp_ln29_46, i7 %zext_ln29_373, i7 %zext_ln29_374

]]></Node>
<StgValue><ssdm name="select_ln29_181"/></StgValue>
</operation>

<operation id="1431" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1448  %select_ln29_182 = select i1 %icmp_ln29_46, i7 %zext_ln29_374, i7 %zext_ln29_373

]]></Node>
<StgValue><ssdm name="select_ln29_182"/></StgValue>
</operation>

<operation id="1432" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1450  %xor_ln29_91 = xor i7 %select_ln29_181, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_91"/></StgValue>
</operation>

<operation id="1433" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1452  %zext_ln29_377 = zext i7 %select_ln29_182 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_377"/></StgValue>
</operation>

<operation id="1434" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1453  %zext_ln29_378 = zext i7 %xor_ln29_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_378"/></StgValue>
</operation>

<operation id="1435" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1457  %shl_ln29_92 = shl i64 -1, %zext_ln29_377

]]></Node>
<StgValue><ssdm name="shl_ln29_92"/></StgValue>
</operation>

<operation id="1436" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1458  %lshr_ln29_45 = lshr i64 -1, %zext_ln29_378

]]></Node>
<StgValue><ssdm name="lshr_ln29_45"/></StgValue>
</operation>

<operation id="1437" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1459  %and_ln29_90 = and i64 %shl_ln29_92, %lshr_ln29_45

]]></Node>
<StgValue><ssdm name="and_ln29_90"/></StgValue>
</operation>

<operation id="1438" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1467  %icmp_ln29_47 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_47"/></StgValue>
</operation>

<operation id="1439" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1468  %zext_ln29_379 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_379"/></StgValue>
</operation>

<operation id="1440" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1469  %zext_ln29_380 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_380"/></StgValue>
</operation>

<operation id="1441" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1472  %select_ln29_185 = select i1 %icmp_ln29_47, i7 %zext_ln29_379, i7 %zext_ln29_380

]]></Node>
<StgValue><ssdm name="select_ln29_185"/></StgValue>
</operation>

<operation id="1442" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1473  %select_ln29_186 = select i1 %icmp_ln29_47, i7 %zext_ln29_380, i7 %zext_ln29_379

]]></Node>
<StgValue><ssdm name="select_ln29_186"/></StgValue>
</operation>

<operation id="1443" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1475  %xor_ln29_93 = xor i7 %select_ln29_185, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_93"/></StgValue>
</operation>

<operation id="1444" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1477  %zext_ln29_383 = zext i7 %select_ln29_186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_383"/></StgValue>
</operation>

<operation id="1445" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1478  %zext_ln29_384 = zext i7 %xor_ln29_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_384"/></StgValue>
</operation>

<operation id="1446" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1482  %shl_ln29_94 = shl i64 -1, %zext_ln29_383

]]></Node>
<StgValue><ssdm name="shl_ln29_94"/></StgValue>
</operation>

<operation id="1447" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1483  %lshr_ln29_46 = lshr i64 -1, %zext_ln29_384

]]></Node>
<StgValue><ssdm name="lshr_ln29_46"/></StgValue>
</operation>

<operation id="1448" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1484  %and_ln29_92 = and i64 %shl_ln29_94, %lshr_ln29_46

]]></Node>
<StgValue><ssdm name="and_ln29_92"/></StgValue>
</operation>

<operation id="1449" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1492  %icmp_ln29_48 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_48"/></StgValue>
</operation>

<operation id="1450" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1493  %zext_ln29_385 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_385"/></StgValue>
</operation>

<operation id="1451" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1494  %zext_ln29_386 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_386"/></StgValue>
</operation>

<operation id="1452" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1497  %select_ln29_189 = select i1 %icmp_ln29_48, i7 %zext_ln29_385, i7 %zext_ln29_386

]]></Node>
<StgValue><ssdm name="select_ln29_189"/></StgValue>
</operation>

<operation id="1453" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1498  %select_ln29_190 = select i1 %icmp_ln29_48, i7 %zext_ln29_386, i7 %zext_ln29_385

]]></Node>
<StgValue><ssdm name="select_ln29_190"/></StgValue>
</operation>

<operation id="1454" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1500  %xor_ln29_95 = xor i7 %select_ln29_189, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_95"/></StgValue>
</operation>

<operation id="1455" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1502  %zext_ln29_389 = zext i7 %select_ln29_190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_389"/></StgValue>
</operation>

<operation id="1456" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1503  %zext_ln29_390 = zext i7 %xor_ln29_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_390"/></StgValue>
</operation>

<operation id="1457" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1507  %shl_ln29_96 = shl i64 -1, %zext_ln29_389

]]></Node>
<StgValue><ssdm name="shl_ln29_96"/></StgValue>
</operation>

<operation id="1458" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1508  %lshr_ln29_47 = lshr i64 -1, %zext_ln29_390

]]></Node>
<StgValue><ssdm name="lshr_ln29_47"/></StgValue>
</operation>

<operation id="1459" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1509  %and_ln29_94 = and i64 %shl_ln29_96, %lshr_ln29_47

]]></Node>
<StgValue><ssdm name="and_ln29_94"/></StgValue>
</operation>

<operation id="1460" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1517  %icmp_ln29_49 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_49"/></StgValue>
</operation>

<operation id="1461" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1518  %zext_ln29_391 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_391"/></StgValue>
</operation>

<operation id="1462" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1519  %zext_ln29_392 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_392"/></StgValue>
</operation>

<operation id="1463" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1522  %select_ln29_193 = select i1 %icmp_ln29_49, i7 %zext_ln29_391, i7 %zext_ln29_392

]]></Node>
<StgValue><ssdm name="select_ln29_193"/></StgValue>
</operation>

<operation id="1464" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1523  %select_ln29_194 = select i1 %icmp_ln29_49, i7 %zext_ln29_392, i7 %zext_ln29_391

]]></Node>
<StgValue><ssdm name="select_ln29_194"/></StgValue>
</operation>

<operation id="1465" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1525  %xor_ln29_97 = xor i7 %select_ln29_193, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_97"/></StgValue>
</operation>

<operation id="1466" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1527  %zext_ln29_395 = zext i7 %select_ln29_194 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_395"/></StgValue>
</operation>

<operation id="1467" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1528  %zext_ln29_396 = zext i7 %xor_ln29_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_396"/></StgValue>
</operation>

<operation id="1468" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1532  %shl_ln29_98 = shl i64 -1, %zext_ln29_395

]]></Node>
<StgValue><ssdm name="shl_ln29_98"/></StgValue>
</operation>

<operation id="1469" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1533  %lshr_ln29_48 = lshr i64 -1, %zext_ln29_396

]]></Node>
<StgValue><ssdm name="lshr_ln29_48"/></StgValue>
</operation>

<operation id="1470" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1534  %and_ln29_96 = and i64 %shl_ln29_98, %lshr_ln29_48

]]></Node>
<StgValue><ssdm name="and_ln29_96"/></StgValue>
</operation>

<operation id="1471" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1542  %icmp_ln29_50 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_50"/></StgValue>
</operation>

<operation id="1472" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1543  %zext_ln29_397 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_397"/></StgValue>
</operation>

<operation id="1473" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1544  %zext_ln29_398 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_398"/></StgValue>
</operation>

<operation id="1474" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1547  %select_ln29_197 = select i1 %icmp_ln29_50, i7 %zext_ln29_397, i7 %zext_ln29_398

]]></Node>
<StgValue><ssdm name="select_ln29_197"/></StgValue>
</operation>

<operation id="1475" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1548  %select_ln29_198 = select i1 %icmp_ln29_50, i7 %zext_ln29_398, i7 %zext_ln29_397

]]></Node>
<StgValue><ssdm name="select_ln29_198"/></StgValue>
</operation>

<operation id="1476" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1550  %xor_ln29_99 = xor i7 %select_ln29_197, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_99"/></StgValue>
</operation>

<operation id="1477" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1552  %zext_ln29_401 = zext i7 %select_ln29_198 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_401"/></StgValue>
</operation>

<operation id="1478" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1553  %zext_ln29_402 = zext i7 %xor_ln29_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_402"/></StgValue>
</operation>

<operation id="1479" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1557  %shl_ln29_100 = shl i64 -1, %zext_ln29_401

]]></Node>
<StgValue><ssdm name="shl_ln29_100"/></StgValue>
</operation>

<operation id="1480" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1558  %lshr_ln29_49 = lshr i64 -1, %zext_ln29_402

]]></Node>
<StgValue><ssdm name="lshr_ln29_49"/></StgValue>
</operation>

<operation id="1481" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1559  %and_ln29_98 = and i64 %shl_ln29_100, %lshr_ln29_49

]]></Node>
<StgValue><ssdm name="and_ln29_98"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1482" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:5  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="1483" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:317  %zext_ln29_104 = zext i32 %b_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_104"/></StgValue>
</operation>

<operation id="1484" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:318  %xor_ln29 = xor i7 %zext_ln29_102, 63

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="1485" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:321  %select_ln29_3 = select i1 %icmp_ln29_1, i7 %xor_ln29, i7 %zext_ln29_102

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="1486" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:323  %zext_ln29_105 = zext i7 %select_ln29_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_105"/></StgValue>
</operation>

<operation id="1487" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:326  %shl_ln29 = shl i64 %zext_ln29_104, %zext_ln29_105

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="1488" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:341  %b_load_1 = load i32* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="1489" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:345  %zext_ln29_111 = zext i32 %b_load_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_111"/></StgValue>
</operation>

<operation id="1490" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:346  %xor_ln29_2 = xor i7 %zext_ln29_109, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_2"/></StgValue>
</operation>

<operation id="1491" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:349  %select_ln29_7 = select i1 %icmp_ln29_2, i7 %xor_ln29_2, i7 %zext_ln29_109

]]></Node>
<StgValue><ssdm name="select_ln29_7"/></StgValue>
</operation>

<operation id="1492" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:351  %zext_ln29_112 = zext i7 %select_ln29_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_112"/></StgValue>
</operation>

<operation id="1493" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:354  %shl_ln29_3 = shl i64 %zext_ln29_111, %zext_ln29_112

]]></Node>
<StgValue><ssdm name="shl_ln29_3"/></StgValue>
</operation>

<operation id="1494" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:363  %or_ln29_1 = or i14 %phi_mul101, 2

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="1495" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:364  %zext_ln29_3 = zext i14 %or_ln29_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_3"/></StgValue>
</operation>

<operation id="1496" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:365  %b_addr_2 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_3

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="1497" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:366  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="1498" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:388  %or_ln29_2 = or i14 %phi_mul101, 3

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="1499" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:389  %zext_ln29_4 = zext i14 %or_ln29_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_4"/></StgValue>
</operation>

<operation id="1500" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:390  %b_addr_3 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_4

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="1501" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:391  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="1502" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1567  %icmp_ln29_51 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_51"/></StgValue>
</operation>

<operation id="1503" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1568  %zext_ln29_403 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_403"/></StgValue>
</operation>

<operation id="1504" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1569  %zext_ln29_404 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_404"/></StgValue>
</operation>

<operation id="1505" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1572  %select_ln29_201 = select i1 %icmp_ln29_51, i7 %zext_ln29_403, i7 %zext_ln29_404

]]></Node>
<StgValue><ssdm name="select_ln29_201"/></StgValue>
</operation>

<operation id="1506" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1573  %select_ln29_202 = select i1 %icmp_ln29_51, i7 %zext_ln29_404, i7 %zext_ln29_403

]]></Node>
<StgValue><ssdm name="select_ln29_202"/></StgValue>
</operation>

<operation id="1507" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1575  %xor_ln29_101 = xor i7 %select_ln29_201, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_101"/></StgValue>
</operation>

<operation id="1508" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1577  %zext_ln29_407 = zext i7 %select_ln29_202 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_407"/></StgValue>
</operation>

<operation id="1509" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1578  %zext_ln29_408 = zext i7 %xor_ln29_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_408"/></StgValue>
</operation>

<operation id="1510" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1582  %shl_ln29_102 = shl i64 -1, %zext_ln29_407

]]></Node>
<StgValue><ssdm name="shl_ln29_102"/></StgValue>
</operation>

<operation id="1511" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1583  %lshr_ln29_50 = lshr i64 -1, %zext_ln29_408

]]></Node>
<StgValue><ssdm name="lshr_ln29_50"/></StgValue>
</operation>

<operation id="1512" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1584  %and_ln29_100 = and i64 %shl_ln29_102, %lshr_ln29_50

]]></Node>
<StgValue><ssdm name="and_ln29_100"/></StgValue>
</operation>

<operation id="1513" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1592  %icmp_ln29_52 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_52"/></StgValue>
</operation>

<operation id="1514" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1593  %zext_ln29_409 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_409"/></StgValue>
</operation>

<operation id="1515" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1594  %zext_ln29_410 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_410"/></StgValue>
</operation>

<operation id="1516" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1597  %select_ln29_205 = select i1 %icmp_ln29_52, i7 %zext_ln29_409, i7 %zext_ln29_410

]]></Node>
<StgValue><ssdm name="select_ln29_205"/></StgValue>
</operation>

<operation id="1517" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1598  %select_ln29_206 = select i1 %icmp_ln29_52, i7 %zext_ln29_410, i7 %zext_ln29_409

]]></Node>
<StgValue><ssdm name="select_ln29_206"/></StgValue>
</operation>

<operation id="1518" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1600  %xor_ln29_103 = xor i7 %select_ln29_205, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_103"/></StgValue>
</operation>

<operation id="1519" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1602  %zext_ln29_413 = zext i7 %select_ln29_206 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_413"/></StgValue>
</operation>

<operation id="1520" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1603  %zext_ln29_414 = zext i7 %xor_ln29_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_414"/></StgValue>
</operation>

<operation id="1521" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1607  %shl_ln29_104 = shl i64 -1, %zext_ln29_413

]]></Node>
<StgValue><ssdm name="shl_ln29_104"/></StgValue>
</operation>

<operation id="1522" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1608  %lshr_ln29_51 = lshr i64 -1, %zext_ln29_414

]]></Node>
<StgValue><ssdm name="lshr_ln29_51"/></StgValue>
</operation>

<operation id="1523" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1609  %and_ln29_102 = and i64 %shl_ln29_104, %lshr_ln29_51

]]></Node>
<StgValue><ssdm name="and_ln29_102"/></StgValue>
</operation>

<operation id="1524" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1617  %icmp_ln29_53 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_53"/></StgValue>
</operation>

<operation id="1525" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1618  %zext_ln29_415 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_415"/></StgValue>
</operation>

<operation id="1526" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1619  %zext_ln29_416 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_416"/></StgValue>
</operation>

<operation id="1527" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1622  %select_ln29_209 = select i1 %icmp_ln29_53, i7 %zext_ln29_415, i7 %zext_ln29_416

]]></Node>
<StgValue><ssdm name="select_ln29_209"/></StgValue>
</operation>

<operation id="1528" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1623  %select_ln29_210 = select i1 %icmp_ln29_53, i7 %zext_ln29_416, i7 %zext_ln29_415

]]></Node>
<StgValue><ssdm name="select_ln29_210"/></StgValue>
</operation>

<operation id="1529" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1625  %xor_ln29_105 = xor i7 %select_ln29_209, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_105"/></StgValue>
</operation>

<operation id="1530" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1627  %zext_ln29_419 = zext i7 %select_ln29_210 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_419"/></StgValue>
</operation>

<operation id="1531" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1628  %zext_ln29_420 = zext i7 %xor_ln29_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_420"/></StgValue>
</operation>

<operation id="1532" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1632  %shl_ln29_106 = shl i64 -1, %zext_ln29_419

]]></Node>
<StgValue><ssdm name="shl_ln29_106"/></StgValue>
</operation>

<operation id="1533" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1633  %lshr_ln29_52 = lshr i64 -1, %zext_ln29_420

]]></Node>
<StgValue><ssdm name="lshr_ln29_52"/></StgValue>
</operation>

<operation id="1534" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1634  %and_ln29_104 = and i64 %shl_ln29_106, %lshr_ln29_52

]]></Node>
<StgValue><ssdm name="and_ln29_104"/></StgValue>
</operation>

<operation id="1535" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1642  %icmp_ln29_54 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_54"/></StgValue>
</operation>

<operation id="1536" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1643  %zext_ln29_421 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_421"/></StgValue>
</operation>

<operation id="1537" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1644  %zext_ln29_422 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_422"/></StgValue>
</operation>

<operation id="1538" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1647  %select_ln29_213 = select i1 %icmp_ln29_54, i7 %zext_ln29_421, i7 %zext_ln29_422

]]></Node>
<StgValue><ssdm name="select_ln29_213"/></StgValue>
</operation>

<operation id="1539" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1648  %select_ln29_214 = select i1 %icmp_ln29_54, i7 %zext_ln29_422, i7 %zext_ln29_421

]]></Node>
<StgValue><ssdm name="select_ln29_214"/></StgValue>
</operation>

<operation id="1540" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1650  %xor_ln29_107 = xor i7 %select_ln29_213, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_107"/></StgValue>
</operation>

<operation id="1541" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1652  %zext_ln29_425 = zext i7 %select_ln29_214 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_425"/></StgValue>
</operation>

<operation id="1542" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1653  %zext_ln29_426 = zext i7 %xor_ln29_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_426"/></StgValue>
</operation>

<operation id="1543" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1657  %shl_ln29_108 = shl i64 -1, %zext_ln29_425

]]></Node>
<StgValue><ssdm name="shl_ln29_108"/></StgValue>
</operation>

<operation id="1544" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1658  %lshr_ln29_53 = lshr i64 -1, %zext_ln29_426

]]></Node>
<StgValue><ssdm name="lshr_ln29_53"/></StgValue>
</operation>

<operation id="1545" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1659  %and_ln29_106 = and i64 %shl_ln29_108, %lshr_ln29_53

]]></Node>
<StgValue><ssdm name="and_ln29_106"/></StgValue>
</operation>

<operation id="1546" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1667  %icmp_ln29_55 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_55"/></StgValue>
</operation>

<operation id="1547" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1668  %zext_ln29_427 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_427"/></StgValue>
</operation>

<operation id="1548" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1669  %zext_ln29_428 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_428"/></StgValue>
</operation>

<operation id="1549" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1672  %select_ln29_217 = select i1 %icmp_ln29_55, i7 %zext_ln29_427, i7 %zext_ln29_428

]]></Node>
<StgValue><ssdm name="select_ln29_217"/></StgValue>
</operation>

<operation id="1550" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1673  %select_ln29_218 = select i1 %icmp_ln29_55, i7 %zext_ln29_428, i7 %zext_ln29_427

]]></Node>
<StgValue><ssdm name="select_ln29_218"/></StgValue>
</operation>

<operation id="1551" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1675  %xor_ln29_109 = xor i7 %select_ln29_217, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_109"/></StgValue>
</operation>

<operation id="1552" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1677  %zext_ln29_431 = zext i7 %select_ln29_218 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_431"/></StgValue>
</operation>

<operation id="1553" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1678  %zext_ln29_432 = zext i7 %xor_ln29_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_432"/></StgValue>
</operation>

<operation id="1554" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1682  %shl_ln29_110 = shl i64 -1, %zext_ln29_431

]]></Node>
<StgValue><ssdm name="shl_ln29_110"/></StgValue>
</operation>

<operation id="1555" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1683  %lshr_ln29_54 = lshr i64 -1, %zext_ln29_432

]]></Node>
<StgValue><ssdm name="lshr_ln29_54"/></StgValue>
</operation>

<operation id="1556" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1684  %and_ln29_108 = and i64 %shl_ln29_110, %lshr_ln29_54

]]></Node>
<StgValue><ssdm name="and_ln29_108"/></StgValue>
</operation>

<operation id="1557" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1692  %icmp_ln29_56 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_56"/></StgValue>
</operation>

<operation id="1558" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1693  %zext_ln29_433 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_433"/></StgValue>
</operation>

<operation id="1559" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1694  %zext_ln29_434 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_434"/></StgValue>
</operation>

<operation id="1560" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1697  %select_ln29_221 = select i1 %icmp_ln29_56, i7 %zext_ln29_433, i7 %zext_ln29_434

]]></Node>
<StgValue><ssdm name="select_ln29_221"/></StgValue>
</operation>

<operation id="1561" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1698  %select_ln29_222 = select i1 %icmp_ln29_56, i7 %zext_ln29_434, i7 %zext_ln29_433

]]></Node>
<StgValue><ssdm name="select_ln29_222"/></StgValue>
</operation>

<operation id="1562" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1700  %xor_ln29_111 = xor i7 %select_ln29_221, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_111"/></StgValue>
</operation>

<operation id="1563" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1702  %zext_ln29_437 = zext i7 %select_ln29_222 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_437"/></StgValue>
</operation>

<operation id="1564" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1703  %zext_ln29_438 = zext i7 %xor_ln29_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_438"/></StgValue>
</operation>

<operation id="1565" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1707  %shl_ln29_112 = shl i64 -1, %zext_ln29_437

]]></Node>
<StgValue><ssdm name="shl_ln29_112"/></StgValue>
</operation>

<operation id="1566" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1708  %lshr_ln29_55 = lshr i64 -1, %zext_ln29_438

]]></Node>
<StgValue><ssdm name="lshr_ln29_55"/></StgValue>
</operation>

<operation id="1567" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1709  %and_ln29_110 = and i64 %shl_ln29_112, %lshr_ln29_55

]]></Node>
<StgValue><ssdm name="and_ln29_110"/></StgValue>
</operation>

<operation id="1568" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1717  %icmp_ln29_57 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_57"/></StgValue>
</operation>

<operation id="1569" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1718  %zext_ln29_439 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_439"/></StgValue>
</operation>

<operation id="1570" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1719  %zext_ln29_440 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_440"/></StgValue>
</operation>

<operation id="1571" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1722  %select_ln29_225 = select i1 %icmp_ln29_57, i7 %zext_ln29_439, i7 %zext_ln29_440

]]></Node>
<StgValue><ssdm name="select_ln29_225"/></StgValue>
</operation>

<operation id="1572" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1723  %select_ln29_226 = select i1 %icmp_ln29_57, i7 %zext_ln29_440, i7 %zext_ln29_439

]]></Node>
<StgValue><ssdm name="select_ln29_226"/></StgValue>
</operation>

<operation id="1573" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1725  %xor_ln29_113 = xor i7 %select_ln29_225, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_113"/></StgValue>
</operation>

<operation id="1574" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1727  %zext_ln29_443 = zext i7 %select_ln29_226 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_443"/></StgValue>
</operation>

<operation id="1575" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1728  %zext_ln29_444 = zext i7 %xor_ln29_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_444"/></StgValue>
</operation>

<operation id="1576" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1732  %shl_ln29_114 = shl i64 -1, %zext_ln29_443

]]></Node>
<StgValue><ssdm name="shl_ln29_114"/></StgValue>
</operation>

<operation id="1577" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1733  %lshr_ln29_56 = lshr i64 -1, %zext_ln29_444

]]></Node>
<StgValue><ssdm name="lshr_ln29_56"/></StgValue>
</operation>

<operation id="1578" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1734  %and_ln29_112 = and i64 %shl_ln29_114, %lshr_ln29_56

]]></Node>
<StgValue><ssdm name="and_ln29_112"/></StgValue>
</operation>

<operation id="1579" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1742  %icmp_ln29_58 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_58"/></StgValue>
</operation>

<operation id="1580" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1743  %zext_ln29_445 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_445"/></StgValue>
</operation>

<operation id="1581" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1744  %zext_ln29_446 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_446"/></StgValue>
</operation>

<operation id="1582" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1747  %select_ln29_229 = select i1 %icmp_ln29_58, i7 %zext_ln29_445, i7 %zext_ln29_446

]]></Node>
<StgValue><ssdm name="select_ln29_229"/></StgValue>
</operation>

<operation id="1583" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1748  %select_ln29_230 = select i1 %icmp_ln29_58, i7 %zext_ln29_446, i7 %zext_ln29_445

]]></Node>
<StgValue><ssdm name="select_ln29_230"/></StgValue>
</operation>

<operation id="1584" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1750  %xor_ln29_115 = xor i7 %select_ln29_229, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_115"/></StgValue>
</operation>

<operation id="1585" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1752  %zext_ln29_449 = zext i7 %select_ln29_230 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_449"/></StgValue>
</operation>

<operation id="1586" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1753  %zext_ln29_450 = zext i7 %xor_ln29_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_450"/></StgValue>
</operation>

<operation id="1587" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1757  %shl_ln29_116 = shl i64 -1, %zext_ln29_449

]]></Node>
<StgValue><ssdm name="shl_ln29_116"/></StgValue>
</operation>

<operation id="1588" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1758  %lshr_ln29_57 = lshr i64 -1, %zext_ln29_450

]]></Node>
<StgValue><ssdm name="lshr_ln29_57"/></StgValue>
</operation>

<operation id="1589" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1759  %and_ln29_114 = and i64 %shl_ln29_116, %lshr_ln29_57

]]></Node>
<StgValue><ssdm name="and_ln29_114"/></StgValue>
</operation>

<operation id="1590" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1767  %icmp_ln29_59 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_59"/></StgValue>
</operation>

<operation id="1591" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1768  %zext_ln29_451 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_451"/></StgValue>
</operation>

<operation id="1592" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1769  %zext_ln29_452 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_452"/></StgValue>
</operation>

<operation id="1593" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1772  %select_ln29_233 = select i1 %icmp_ln29_59, i7 %zext_ln29_451, i7 %zext_ln29_452

]]></Node>
<StgValue><ssdm name="select_ln29_233"/></StgValue>
</operation>

<operation id="1594" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1773  %select_ln29_234 = select i1 %icmp_ln29_59, i7 %zext_ln29_452, i7 %zext_ln29_451

]]></Node>
<StgValue><ssdm name="select_ln29_234"/></StgValue>
</operation>

<operation id="1595" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1775  %xor_ln29_117 = xor i7 %select_ln29_233, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_117"/></StgValue>
</operation>

<operation id="1596" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1777  %zext_ln29_455 = zext i7 %select_ln29_234 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_455"/></StgValue>
</operation>

<operation id="1597" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1778  %zext_ln29_456 = zext i7 %xor_ln29_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_456"/></StgValue>
</operation>

<operation id="1598" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1782  %shl_ln29_118 = shl i64 -1, %zext_ln29_455

]]></Node>
<StgValue><ssdm name="shl_ln29_118"/></StgValue>
</operation>

<operation id="1599" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1783  %lshr_ln29_58 = lshr i64 -1, %zext_ln29_456

]]></Node>
<StgValue><ssdm name="lshr_ln29_58"/></StgValue>
</operation>

<operation id="1600" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1784  %and_ln29_116 = and i64 %shl_ln29_118, %lshr_ln29_58

]]></Node>
<StgValue><ssdm name="and_ln29_116"/></StgValue>
</operation>

<operation id="1601" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1792  %icmp_ln29_60 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_60"/></StgValue>
</operation>

<operation id="1602" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1793  %zext_ln29_457 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_457"/></StgValue>
</operation>

<operation id="1603" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1794  %zext_ln29_458 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_458"/></StgValue>
</operation>

<operation id="1604" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1797  %select_ln29_237 = select i1 %icmp_ln29_60, i7 %zext_ln29_457, i7 %zext_ln29_458

]]></Node>
<StgValue><ssdm name="select_ln29_237"/></StgValue>
</operation>

<operation id="1605" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1798  %select_ln29_238 = select i1 %icmp_ln29_60, i7 %zext_ln29_458, i7 %zext_ln29_457

]]></Node>
<StgValue><ssdm name="select_ln29_238"/></StgValue>
</operation>

<operation id="1606" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1800  %xor_ln29_119 = xor i7 %select_ln29_237, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_119"/></StgValue>
</operation>

<operation id="1607" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1802  %zext_ln29_461 = zext i7 %select_ln29_238 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_461"/></StgValue>
</operation>

<operation id="1608" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1803  %zext_ln29_462 = zext i7 %xor_ln29_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_462"/></StgValue>
</operation>

<operation id="1609" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1807  %shl_ln29_120 = shl i64 -1, %zext_ln29_461

]]></Node>
<StgValue><ssdm name="shl_ln29_120"/></StgValue>
</operation>

<operation id="1610" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1808  %lshr_ln29_59 = lshr i64 -1, %zext_ln29_462

]]></Node>
<StgValue><ssdm name="lshr_ln29_59"/></StgValue>
</operation>

<operation id="1611" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1809  %and_ln29_118 = and i64 %shl_ln29_120, %lshr_ln29_59

]]></Node>
<StgValue><ssdm name="and_ln29_118"/></StgValue>
</operation>

<operation id="1612" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1817  %icmp_ln29_61 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_61"/></StgValue>
</operation>

<operation id="1613" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1818  %zext_ln29_463 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_463"/></StgValue>
</operation>

<operation id="1614" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1819  %zext_ln29_464 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_464"/></StgValue>
</operation>

<operation id="1615" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1822  %select_ln29_241 = select i1 %icmp_ln29_61, i7 %zext_ln29_463, i7 %zext_ln29_464

]]></Node>
<StgValue><ssdm name="select_ln29_241"/></StgValue>
</operation>

<operation id="1616" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1823  %select_ln29_242 = select i1 %icmp_ln29_61, i7 %zext_ln29_464, i7 %zext_ln29_463

]]></Node>
<StgValue><ssdm name="select_ln29_242"/></StgValue>
</operation>

<operation id="1617" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1825  %xor_ln29_121 = xor i7 %select_ln29_241, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_121"/></StgValue>
</operation>

<operation id="1618" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1827  %zext_ln29_467 = zext i7 %select_ln29_242 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_467"/></StgValue>
</operation>

<operation id="1619" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1828  %zext_ln29_468 = zext i7 %xor_ln29_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_468"/></StgValue>
</operation>

<operation id="1620" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1832  %shl_ln29_122 = shl i64 -1, %zext_ln29_467

]]></Node>
<StgValue><ssdm name="shl_ln29_122"/></StgValue>
</operation>

<operation id="1621" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1833  %lshr_ln29_60 = lshr i64 -1, %zext_ln29_468

]]></Node>
<StgValue><ssdm name="lshr_ln29_60"/></StgValue>
</operation>

<operation id="1622" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1834  %and_ln29_120 = and i64 %shl_ln29_122, %lshr_ln29_60

]]></Node>
<StgValue><ssdm name="and_ln29_120"/></StgValue>
</operation>

<operation id="1623" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1842  %icmp_ln29_62 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_62"/></StgValue>
</operation>

<operation id="1624" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1843  %zext_ln29_469 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_469"/></StgValue>
</operation>

<operation id="1625" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1844  %zext_ln29_470 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_470"/></StgValue>
</operation>

<operation id="1626" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1847  %select_ln29_245 = select i1 %icmp_ln29_62, i7 %zext_ln29_469, i7 %zext_ln29_470

]]></Node>
<StgValue><ssdm name="select_ln29_245"/></StgValue>
</operation>

<operation id="1627" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1848  %select_ln29_246 = select i1 %icmp_ln29_62, i7 %zext_ln29_470, i7 %zext_ln29_469

]]></Node>
<StgValue><ssdm name="select_ln29_246"/></StgValue>
</operation>

<operation id="1628" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1850  %xor_ln29_123 = xor i7 %select_ln29_245, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_123"/></StgValue>
</operation>

<operation id="1629" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1852  %zext_ln29_473 = zext i7 %select_ln29_246 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_473"/></StgValue>
</operation>

<operation id="1630" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1853  %zext_ln29_474 = zext i7 %xor_ln29_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_474"/></StgValue>
</operation>

<operation id="1631" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1857  %shl_ln29_124 = shl i64 -1, %zext_ln29_473

]]></Node>
<StgValue><ssdm name="shl_ln29_124"/></StgValue>
</operation>

<operation id="1632" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1858  %lshr_ln29_61 = lshr i64 -1, %zext_ln29_474

]]></Node>
<StgValue><ssdm name="lshr_ln29_61"/></StgValue>
</operation>

<operation id="1633" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1859  %and_ln29_122 = and i64 %shl_ln29_124, %lshr_ln29_61

]]></Node>
<StgValue><ssdm name="and_ln29_122"/></StgValue>
</operation>

<operation id="1634" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1867  %icmp_ln29_63 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_63"/></StgValue>
</operation>

<operation id="1635" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1868  %zext_ln29_475 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_475"/></StgValue>
</operation>

<operation id="1636" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1869  %zext_ln29_476 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_476"/></StgValue>
</operation>

<operation id="1637" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1872  %select_ln29_249 = select i1 %icmp_ln29_63, i7 %zext_ln29_475, i7 %zext_ln29_476

]]></Node>
<StgValue><ssdm name="select_ln29_249"/></StgValue>
</operation>

<operation id="1638" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1873  %select_ln29_250 = select i1 %icmp_ln29_63, i7 %zext_ln29_476, i7 %zext_ln29_475

]]></Node>
<StgValue><ssdm name="select_ln29_250"/></StgValue>
</operation>

<operation id="1639" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1875  %xor_ln29_125 = xor i7 %select_ln29_249, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_125"/></StgValue>
</operation>

<operation id="1640" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1877  %zext_ln29_479 = zext i7 %select_ln29_250 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_479"/></StgValue>
</operation>

<operation id="1641" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1878  %zext_ln29_480 = zext i7 %xor_ln29_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_480"/></StgValue>
</operation>

<operation id="1642" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1882  %shl_ln29_126 = shl i64 -1, %zext_ln29_479

]]></Node>
<StgValue><ssdm name="shl_ln29_126"/></StgValue>
</operation>

<operation id="1643" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1883  %lshr_ln29_62 = lshr i64 -1, %zext_ln29_480

]]></Node>
<StgValue><ssdm name="lshr_ln29_62"/></StgValue>
</operation>

<operation id="1644" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1884  %and_ln29_124 = and i64 %shl_ln29_126, %lshr_ln29_62

]]></Node>
<StgValue><ssdm name="and_ln29_124"/></StgValue>
</operation>

<operation id="1645" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1892  %icmp_ln29_64 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_64"/></StgValue>
</operation>

<operation id="1646" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1893  %zext_ln29_481 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_481"/></StgValue>
</operation>

<operation id="1647" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1894  %zext_ln29_482 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_482"/></StgValue>
</operation>

<operation id="1648" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1897  %select_ln29_253 = select i1 %icmp_ln29_64, i7 %zext_ln29_481, i7 %zext_ln29_482

]]></Node>
<StgValue><ssdm name="select_ln29_253"/></StgValue>
</operation>

<operation id="1649" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1898  %select_ln29_254 = select i1 %icmp_ln29_64, i7 %zext_ln29_482, i7 %zext_ln29_481

]]></Node>
<StgValue><ssdm name="select_ln29_254"/></StgValue>
</operation>

<operation id="1650" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1900  %xor_ln29_127 = xor i7 %select_ln29_253, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_127"/></StgValue>
</operation>

<operation id="1651" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1902  %zext_ln29_485 = zext i7 %select_ln29_254 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_485"/></StgValue>
</operation>

<operation id="1652" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1903  %zext_ln29_486 = zext i7 %xor_ln29_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_486"/></StgValue>
</operation>

<operation id="1653" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1907  %shl_ln29_128 = shl i64 -1, %zext_ln29_485

]]></Node>
<StgValue><ssdm name="shl_ln29_128"/></StgValue>
</operation>

<operation id="1654" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1908  %lshr_ln29_63 = lshr i64 -1, %zext_ln29_486

]]></Node>
<StgValue><ssdm name="lshr_ln29_63"/></StgValue>
</operation>

<operation id="1655" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1909  %and_ln29_126 = and i64 %shl_ln29_128, %lshr_ln29_63

]]></Node>
<StgValue><ssdm name="and_ln29_126"/></StgValue>
</operation>

<operation id="1656" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1917  %icmp_ln29_65 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_65"/></StgValue>
</operation>

<operation id="1657" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1918  %zext_ln29_487 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_487"/></StgValue>
</operation>

<operation id="1658" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1919  %zext_ln29_488 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_488"/></StgValue>
</operation>

<operation id="1659" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1922  %select_ln29_257 = select i1 %icmp_ln29_65, i7 %zext_ln29_487, i7 %zext_ln29_488

]]></Node>
<StgValue><ssdm name="select_ln29_257"/></StgValue>
</operation>

<operation id="1660" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1923  %select_ln29_258 = select i1 %icmp_ln29_65, i7 %zext_ln29_488, i7 %zext_ln29_487

]]></Node>
<StgValue><ssdm name="select_ln29_258"/></StgValue>
</operation>

<operation id="1661" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1925  %xor_ln29_129 = xor i7 %select_ln29_257, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_129"/></StgValue>
</operation>

<operation id="1662" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1927  %zext_ln29_491 = zext i7 %select_ln29_258 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_491"/></StgValue>
</operation>

<operation id="1663" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1928  %zext_ln29_492 = zext i7 %xor_ln29_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_492"/></StgValue>
</operation>

<operation id="1664" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1932  %shl_ln29_130 = shl i64 -1, %zext_ln29_491

]]></Node>
<StgValue><ssdm name="shl_ln29_130"/></StgValue>
</operation>

<operation id="1665" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1933  %lshr_ln29_64 = lshr i64 -1, %zext_ln29_492

]]></Node>
<StgValue><ssdm name="lshr_ln29_64"/></StgValue>
</operation>

<operation id="1666" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1934  %and_ln29_128 = and i64 %shl_ln29_130, %lshr_ln29_64

]]></Node>
<StgValue><ssdm name="and_ln29_128"/></StgValue>
</operation>

<operation id="1667" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1942  %icmp_ln29_66 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_66"/></StgValue>
</operation>

<operation id="1668" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1943  %zext_ln29_493 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_493"/></StgValue>
</operation>

<operation id="1669" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1944  %zext_ln29_494 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_494"/></StgValue>
</operation>

<operation id="1670" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1947  %select_ln29_261 = select i1 %icmp_ln29_66, i7 %zext_ln29_493, i7 %zext_ln29_494

]]></Node>
<StgValue><ssdm name="select_ln29_261"/></StgValue>
</operation>

<operation id="1671" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1948  %select_ln29_262 = select i1 %icmp_ln29_66, i7 %zext_ln29_494, i7 %zext_ln29_493

]]></Node>
<StgValue><ssdm name="select_ln29_262"/></StgValue>
</operation>

<operation id="1672" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1950  %xor_ln29_131 = xor i7 %select_ln29_261, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_131"/></StgValue>
</operation>

<operation id="1673" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1952  %zext_ln29_497 = zext i7 %select_ln29_262 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_497"/></StgValue>
</operation>

<operation id="1674" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1953  %zext_ln29_498 = zext i7 %xor_ln29_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_498"/></StgValue>
</operation>

<operation id="1675" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1957  %shl_ln29_132 = shl i64 -1, %zext_ln29_497

]]></Node>
<StgValue><ssdm name="shl_ln29_132"/></StgValue>
</operation>

<operation id="1676" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1958  %lshr_ln29_65 = lshr i64 -1, %zext_ln29_498

]]></Node>
<StgValue><ssdm name="lshr_ln29_65"/></StgValue>
</operation>

<operation id="1677" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1959  %and_ln29_130 = and i64 %shl_ln29_132, %lshr_ln29_65

]]></Node>
<StgValue><ssdm name="and_ln29_130"/></StgValue>
</operation>

<operation id="1678" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1967  %icmp_ln29_67 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_67"/></StgValue>
</operation>

<operation id="1679" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1968  %zext_ln29_499 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_499"/></StgValue>
</operation>

<operation id="1680" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1969  %zext_ln29_500 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_500"/></StgValue>
</operation>

<operation id="1681" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1972  %select_ln29_265 = select i1 %icmp_ln29_67, i7 %zext_ln29_499, i7 %zext_ln29_500

]]></Node>
<StgValue><ssdm name="select_ln29_265"/></StgValue>
</operation>

<operation id="1682" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1973  %select_ln29_266 = select i1 %icmp_ln29_67, i7 %zext_ln29_500, i7 %zext_ln29_499

]]></Node>
<StgValue><ssdm name="select_ln29_266"/></StgValue>
</operation>

<operation id="1683" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1975  %xor_ln29_133 = xor i7 %select_ln29_265, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_133"/></StgValue>
</operation>

<operation id="1684" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1977  %zext_ln29_503 = zext i7 %select_ln29_266 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_503"/></StgValue>
</operation>

<operation id="1685" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1978  %zext_ln29_504 = zext i7 %xor_ln29_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_504"/></StgValue>
</operation>

<operation id="1686" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1982  %shl_ln29_134 = shl i64 -1, %zext_ln29_503

]]></Node>
<StgValue><ssdm name="shl_ln29_134"/></StgValue>
</operation>

<operation id="1687" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1983  %lshr_ln29_66 = lshr i64 -1, %zext_ln29_504

]]></Node>
<StgValue><ssdm name="lshr_ln29_66"/></StgValue>
</operation>

<operation id="1688" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1984  %and_ln29_132 = and i64 %shl_ln29_134, %lshr_ln29_66

]]></Node>
<StgValue><ssdm name="and_ln29_132"/></StgValue>
</operation>

<operation id="1689" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:1992  %icmp_ln29_68 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_68"/></StgValue>
</operation>

<operation id="1690" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1993  %zext_ln29_505 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_505"/></StgValue>
</operation>

<operation id="1691" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:1994  %zext_ln29_506 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_506"/></StgValue>
</operation>

<operation id="1692" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1997  %select_ln29_269 = select i1 %icmp_ln29_68, i7 %zext_ln29_505, i7 %zext_ln29_506

]]></Node>
<StgValue><ssdm name="select_ln29_269"/></StgValue>
</operation>

<operation id="1693" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1998  %select_ln29_270 = select i1 %icmp_ln29_68, i7 %zext_ln29_506, i7 %zext_ln29_505

]]></Node>
<StgValue><ssdm name="select_ln29_270"/></StgValue>
</operation>

<operation id="1694" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2000  %xor_ln29_135 = xor i7 %select_ln29_269, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_135"/></StgValue>
</operation>

<operation id="1695" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2002  %zext_ln29_509 = zext i7 %select_ln29_270 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_509"/></StgValue>
</operation>

<operation id="1696" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2003  %zext_ln29_510 = zext i7 %xor_ln29_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_510"/></StgValue>
</operation>

<operation id="1697" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2007  %shl_ln29_136 = shl i64 -1, %zext_ln29_509

]]></Node>
<StgValue><ssdm name="shl_ln29_136"/></StgValue>
</operation>

<operation id="1698" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2008  %lshr_ln29_67 = lshr i64 -1, %zext_ln29_510

]]></Node>
<StgValue><ssdm name="lshr_ln29_67"/></StgValue>
</operation>

<operation id="1699" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2009  %and_ln29_134 = and i64 %shl_ln29_136, %lshr_ln29_67

]]></Node>
<StgValue><ssdm name="and_ln29_134"/></StgValue>
</operation>

<operation id="1700" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2017  %icmp_ln29_69 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_69"/></StgValue>
</operation>

<operation id="1701" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2018  %zext_ln29_511 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_511"/></StgValue>
</operation>

<operation id="1702" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2019  %zext_ln29_512 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_512"/></StgValue>
</operation>

<operation id="1703" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2022  %select_ln29_273 = select i1 %icmp_ln29_69, i7 %zext_ln29_511, i7 %zext_ln29_512

]]></Node>
<StgValue><ssdm name="select_ln29_273"/></StgValue>
</operation>

<operation id="1704" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2023  %select_ln29_274 = select i1 %icmp_ln29_69, i7 %zext_ln29_512, i7 %zext_ln29_511

]]></Node>
<StgValue><ssdm name="select_ln29_274"/></StgValue>
</operation>

<operation id="1705" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2025  %xor_ln29_137 = xor i7 %select_ln29_273, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_137"/></StgValue>
</operation>

<operation id="1706" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2027  %zext_ln29_515 = zext i7 %select_ln29_274 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_515"/></StgValue>
</operation>

<operation id="1707" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2028  %zext_ln29_516 = zext i7 %xor_ln29_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_516"/></StgValue>
</operation>

<operation id="1708" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2032  %shl_ln29_138 = shl i64 -1, %zext_ln29_515

]]></Node>
<StgValue><ssdm name="shl_ln29_138"/></StgValue>
</operation>

<operation id="1709" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2033  %lshr_ln29_68 = lshr i64 -1, %zext_ln29_516

]]></Node>
<StgValue><ssdm name="lshr_ln29_68"/></StgValue>
</operation>

<operation id="1710" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2034  %and_ln29_136 = and i64 %shl_ln29_138, %lshr_ln29_68

]]></Node>
<StgValue><ssdm name="and_ln29_136"/></StgValue>
</operation>

<operation id="1711" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2042  %icmp_ln29_70 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_70"/></StgValue>
</operation>

<operation id="1712" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2043  %zext_ln29_517 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_517"/></StgValue>
</operation>

<operation id="1713" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2044  %zext_ln29_518 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_518"/></StgValue>
</operation>

<operation id="1714" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2047  %select_ln29_277 = select i1 %icmp_ln29_70, i7 %zext_ln29_517, i7 %zext_ln29_518

]]></Node>
<StgValue><ssdm name="select_ln29_277"/></StgValue>
</operation>

<operation id="1715" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2048  %select_ln29_278 = select i1 %icmp_ln29_70, i7 %zext_ln29_518, i7 %zext_ln29_517

]]></Node>
<StgValue><ssdm name="select_ln29_278"/></StgValue>
</operation>

<operation id="1716" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2050  %xor_ln29_139 = xor i7 %select_ln29_277, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_139"/></StgValue>
</operation>

<operation id="1717" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2052  %zext_ln29_521 = zext i7 %select_ln29_278 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_521"/></StgValue>
</operation>

<operation id="1718" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2053  %zext_ln29_522 = zext i7 %xor_ln29_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_522"/></StgValue>
</operation>

<operation id="1719" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2057  %shl_ln29_140 = shl i64 -1, %zext_ln29_521

]]></Node>
<StgValue><ssdm name="shl_ln29_140"/></StgValue>
</operation>

<operation id="1720" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2058  %lshr_ln29_69 = lshr i64 -1, %zext_ln29_522

]]></Node>
<StgValue><ssdm name="lshr_ln29_69"/></StgValue>
</operation>

<operation id="1721" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2059  %and_ln29_138 = and i64 %shl_ln29_140, %lshr_ln29_69

]]></Node>
<StgValue><ssdm name="and_ln29_138"/></StgValue>
</operation>

<operation id="1722" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2067  %icmp_ln29_71 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_71"/></StgValue>
</operation>

<operation id="1723" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2068  %zext_ln29_523 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_523"/></StgValue>
</operation>

<operation id="1724" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2069  %zext_ln29_524 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_524"/></StgValue>
</operation>

<operation id="1725" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2072  %select_ln29_281 = select i1 %icmp_ln29_71, i7 %zext_ln29_523, i7 %zext_ln29_524

]]></Node>
<StgValue><ssdm name="select_ln29_281"/></StgValue>
</operation>

<operation id="1726" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2073  %select_ln29_282 = select i1 %icmp_ln29_71, i7 %zext_ln29_524, i7 %zext_ln29_523

]]></Node>
<StgValue><ssdm name="select_ln29_282"/></StgValue>
</operation>

<operation id="1727" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2075  %xor_ln29_141 = xor i7 %select_ln29_281, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_141"/></StgValue>
</operation>

<operation id="1728" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2077  %zext_ln29_527 = zext i7 %select_ln29_282 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_527"/></StgValue>
</operation>

<operation id="1729" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2078  %zext_ln29_528 = zext i7 %xor_ln29_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_528"/></StgValue>
</operation>

<operation id="1730" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2082  %shl_ln29_142 = shl i64 -1, %zext_ln29_527

]]></Node>
<StgValue><ssdm name="shl_ln29_142"/></StgValue>
</operation>

<operation id="1731" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2083  %lshr_ln29_70 = lshr i64 -1, %zext_ln29_528

]]></Node>
<StgValue><ssdm name="lshr_ln29_70"/></StgValue>
</operation>

<operation id="1732" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2084  %and_ln29_140 = and i64 %shl_ln29_142, %lshr_ln29_70

]]></Node>
<StgValue><ssdm name="and_ln29_140"/></StgValue>
</operation>

<operation id="1733" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2092  %icmp_ln29_72 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_72"/></StgValue>
</operation>

<operation id="1734" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2093  %zext_ln29_529 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_529"/></StgValue>
</operation>

<operation id="1735" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2094  %zext_ln29_530 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_530"/></StgValue>
</operation>

<operation id="1736" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2097  %select_ln29_285 = select i1 %icmp_ln29_72, i7 %zext_ln29_529, i7 %zext_ln29_530

]]></Node>
<StgValue><ssdm name="select_ln29_285"/></StgValue>
</operation>

<operation id="1737" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2098  %select_ln29_286 = select i1 %icmp_ln29_72, i7 %zext_ln29_530, i7 %zext_ln29_529

]]></Node>
<StgValue><ssdm name="select_ln29_286"/></StgValue>
</operation>

<operation id="1738" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2100  %xor_ln29_143 = xor i7 %select_ln29_285, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_143"/></StgValue>
</operation>

<operation id="1739" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2102  %zext_ln29_533 = zext i7 %select_ln29_286 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_533"/></StgValue>
</operation>

<operation id="1740" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2103  %zext_ln29_534 = zext i7 %xor_ln29_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_534"/></StgValue>
</operation>

<operation id="1741" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2107  %shl_ln29_144 = shl i64 -1, %zext_ln29_533

]]></Node>
<StgValue><ssdm name="shl_ln29_144"/></StgValue>
</operation>

<operation id="1742" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2108  %lshr_ln29_71 = lshr i64 -1, %zext_ln29_534

]]></Node>
<StgValue><ssdm name="lshr_ln29_71"/></StgValue>
</operation>

<operation id="1743" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2109  %and_ln29_142 = and i64 %shl_ln29_144, %lshr_ln29_71

]]></Node>
<StgValue><ssdm name="and_ln29_142"/></StgValue>
</operation>

<operation id="1744" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2117  %icmp_ln29_73 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_73"/></StgValue>
</operation>

<operation id="1745" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2118  %zext_ln29_535 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_535"/></StgValue>
</operation>

<operation id="1746" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2119  %zext_ln29_536 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_536"/></StgValue>
</operation>

<operation id="1747" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2122  %select_ln29_289 = select i1 %icmp_ln29_73, i7 %zext_ln29_535, i7 %zext_ln29_536

]]></Node>
<StgValue><ssdm name="select_ln29_289"/></StgValue>
</operation>

<operation id="1748" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2123  %select_ln29_290 = select i1 %icmp_ln29_73, i7 %zext_ln29_536, i7 %zext_ln29_535

]]></Node>
<StgValue><ssdm name="select_ln29_290"/></StgValue>
</operation>

<operation id="1749" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2125  %xor_ln29_145 = xor i7 %select_ln29_289, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_145"/></StgValue>
</operation>

<operation id="1750" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2127  %zext_ln29_539 = zext i7 %select_ln29_290 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_539"/></StgValue>
</operation>

<operation id="1751" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2128  %zext_ln29_540 = zext i7 %xor_ln29_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_540"/></StgValue>
</operation>

<operation id="1752" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2132  %shl_ln29_146 = shl i64 -1, %zext_ln29_539

]]></Node>
<StgValue><ssdm name="shl_ln29_146"/></StgValue>
</operation>

<operation id="1753" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2133  %lshr_ln29_72 = lshr i64 -1, %zext_ln29_540

]]></Node>
<StgValue><ssdm name="lshr_ln29_72"/></StgValue>
</operation>

<operation id="1754" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2134  %and_ln29_144 = and i64 %shl_ln29_146, %lshr_ln29_72

]]></Node>
<StgValue><ssdm name="and_ln29_144"/></StgValue>
</operation>

<operation id="1755" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2142  %icmp_ln29_74 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_74"/></StgValue>
</operation>

<operation id="1756" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2143  %zext_ln29_541 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_541"/></StgValue>
</operation>

<operation id="1757" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2144  %zext_ln29_542 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_542"/></StgValue>
</operation>

<operation id="1758" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2147  %select_ln29_293 = select i1 %icmp_ln29_74, i7 %zext_ln29_541, i7 %zext_ln29_542

]]></Node>
<StgValue><ssdm name="select_ln29_293"/></StgValue>
</operation>

<operation id="1759" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2148  %select_ln29_294 = select i1 %icmp_ln29_74, i7 %zext_ln29_542, i7 %zext_ln29_541

]]></Node>
<StgValue><ssdm name="select_ln29_294"/></StgValue>
</operation>

<operation id="1760" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2150  %xor_ln29_147 = xor i7 %select_ln29_293, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_147"/></StgValue>
</operation>

<operation id="1761" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2152  %zext_ln29_545 = zext i7 %select_ln29_294 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_545"/></StgValue>
</operation>

<operation id="1762" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2153  %zext_ln29_546 = zext i7 %xor_ln29_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_546"/></StgValue>
</operation>

<operation id="1763" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2157  %shl_ln29_148 = shl i64 -1, %zext_ln29_545

]]></Node>
<StgValue><ssdm name="shl_ln29_148"/></StgValue>
</operation>

<operation id="1764" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2158  %lshr_ln29_73 = lshr i64 -1, %zext_ln29_546

]]></Node>
<StgValue><ssdm name="lshr_ln29_73"/></StgValue>
</operation>

<operation id="1765" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2159  %and_ln29_146 = and i64 %shl_ln29_148, %lshr_ln29_73

]]></Node>
<StgValue><ssdm name="and_ln29_146"/></StgValue>
</operation>

<operation id="1766" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2167  %icmp_ln29_75 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_75"/></StgValue>
</operation>

<operation id="1767" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2168  %zext_ln29_547 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_547"/></StgValue>
</operation>

<operation id="1768" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2169  %zext_ln29_548 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_548"/></StgValue>
</operation>

<operation id="1769" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2172  %select_ln29_297 = select i1 %icmp_ln29_75, i7 %zext_ln29_547, i7 %zext_ln29_548

]]></Node>
<StgValue><ssdm name="select_ln29_297"/></StgValue>
</operation>

<operation id="1770" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2173  %select_ln29_298 = select i1 %icmp_ln29_75, i7 %zext_ln29_548, i7 %zext_ln29_547

]]></Node>
<StgValue><ssdm name="select_ln29_298"/></StgValue>
</operation>

<operation id="1771" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2175  %xor_ln29_149 = xor i7 %select_ln29_297, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_149"/></StgValue>
</operation>

<operation id="1772" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2177  %zext_ln29_551 = zext i7 %select_ln29_298 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_551"/></StgValue>
</operation>

<operation id="1773" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2178  %zext_ln29_552 = zext i7 %xor_ln29_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_552"/></StgValue>
</operation>

<operation id="1774" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2182  %shl_ln29_150 = shl i64 -1, %zext_ln29_551

]]></Node>
<StgValue><ssdm name="shl_ln29_150"/></StgValue>
</operation>

<operation id="1775" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2183  %lshr_ln29_74 = lshr i64 -1, %zext_ln29_552

]]></Node>
<StgValue><ssdm name="lshr_ln29_74"/></StgValue>
</operation>

<operation id="1776" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2184  %and_ln29_148 = and i64 %shl_ln29_150, %lshr_ln29_74

]]></Node>
<StgValue><ssdm name="and_ln29_148"/></StgValue>
</operation>

<operation id="1777" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2192  %icmp_ln29_76 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_76"/></StgValue>
</operation>

<operation id="1778" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2193  %zext_ln29_553 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_553"/></StgValue>
</operation>

<operation id="1779" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2194  %zext_ln29_554 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_554"/></StgValue>
</operation>

<operation id="1780" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2197  %select_ln29_301 = select i1 %icmp_ln29_76, i7 %zext_ln29_553, i7 %zext_ln29_554

]]></Node>
<StgValue><ssdm name="select_ln29_301"/></StgValue>
</operation>

<operation id="1781" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2198  %select_ln29_302 = select i1 %icmp_ln29_76, i7 %zext_ln29_554, i7 %zext_ln29_553

]]></Node>
<StgValue><ssdm name="select_ln29_302"/></StgValue>
</operation>

<operation id="1782" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2200  %xor_ln29_151 = xor i7 %select_ln29_301, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_151"/></StgValue>
</operation>

<operation id="1783" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2202  %zext_ln29_557 = zext i7 %select_ln29_302 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_557"/></StgValue>
</operation>

<operation id="1784" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2203  %zext_ln29_558 = zext i7 %xor_ln29_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_558"/></StgValue>
</operation>

<operation id="1785" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2207  %shl_ln29_152 = shl i64 -1, %zext_ln29_557

]]></Node>
<StgValue><ssdm name="shl_ln29_152"/></StgValue>
</operation>

<operation id="1786" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2208  %lshr_ln29_75 = lshr i64 -1, %zext_ln29_558

]]></Node>
<StgValue><ssdm name="lshr_ln29_75"/></StgValue>
</operation>

<operation id="1787" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2209  %and_ln29_150 = and i64 %shl_ln29_152, %lshr_ln29_75

]]></Node>
<StgValue><ssdm name="and_ln29_150"/></StgValue>
</operation>

<operation id="1788" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2217  %icmp_ln29_77 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_77"/></StgValue>
</operation>

<operation id="1789" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2218  %zext_ln29_559 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_559"/></StgValue>
</operation>

<operation id="1790" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2219  %zext_ln29_560 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_560"/></StgValue>
</operation>

<operation id="1791" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2222  %select_ln29_305 = select i1 %icmp_ln29_77, i7 %zext_ln29_559, i7 %zext_ln29_560

]]></Node>
<StgValue><ssdm name="select_ln29_305"/></StgValue>
</operation>

<operation id="1792" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2223  %select_ln29_306 = select i1 %icmp_ln29_77, i7 %zext_ln29_560, i7 %zext_ln29_559

]]></Node>
<StgValue><ssdm name="select_ln29_306"/></StgValue>
</operation>

<operation id="1793" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2225  %xor_ln29_153 = xor i7 %select_ln29_305, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_153"/></StgValue>
</operation>

<operation id="1794" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2227  %zext_ln29_563 = zext i7 %select_ln29_306 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_563"/></StgValue>
</operation>

<operation id="1795" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2228  %zext_ln29_564 = zext i7 %xor_ln29_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_564"/></StgValue>
</operation>

<operation id="1796" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2232  %shl_ln29_154 = shl i64 -1, %zext_ln29_563

]]></Node>
<StgValue><ssdm name="shl_ln29_154"/></StgValue>
</operation>

<operation id="1797" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2233  %lshr_ln29_76 = lshr i64 -1, %zext_ln29_564

]]></Node>
<StgValue><ssdm name="lshr_ln29_76"/></StgValue>
</operation>

<operation id="1798" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2234  %and_ln29_152 = and i64 %shl_ln29_154, %lshr_ln29_76

]]></Node>
<StgValue><ssdm name="and_ln29_152"/></StgValue>
</operation>

<operation id="1799" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2242  %icmp_ln29_78 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_78"/></StgValue>
</operation>

<operation id="1800" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2243  %zext_ln29_565 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_565"/></StgValue>
</operation>

<operation id="1801" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2244  %zext_ln29_566 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_566"/></StgValue>
</operation>

<operation id="1802" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2247  %select_ln29_309 = select i1 %icmp_ln29_78, i7 %zext_ln29_565, i7 %zext_ln29_566

]]></Node>
<StgValue><ssdm name="select_ln29_309"/></StgValue>
</operation>

<operation id="1803" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2248  %select_ln29_310 = select i1 %icmp_ln29_78, i7 %zext_ln29_566, i7 %zext_ln29_565

]]></Node>
<StgValue><ssdm name="select_ln29_310"/></StgValue>
</operation>

<operation id="1804" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2250  %xor_ln29_155 = xor i7 %select_ln29_309, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_155"/></StgValue>
</operation>

<operation id="1805" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2252  %zext_ln29_569 = zext i7 %select_ln29_310 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_569"/></StgValue>
</operation>

<operation id="1806" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2253  %zext_ln29_570 = zext i7 %xor_ln29_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_570"/></StgValue>
</operation>

<operation id="1807" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2257  %shl_ln29_156 = shl i64 -1, %zext_ln29_569

]]></Node>
<StgValue><ssdm name="shl_ln29_156"/></StgValue>
</operation>

<operation id="1808" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2258  %lshr_ln29_77 = lshr i64 -1, %zext_ln29_570

]]></Node>
<StgValue><ssdm name="lshr_ln29_77"/></StgValue>
</operation>

<operation id="1809" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2259  %and_ln29_154 = and i64 %shl_ln29_156, %lshr_ln29_77

]]></Node>
<StgValue><ssdm name="and_ln29_154"/></StgValue>
</operation>

<operation id="1810" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2267  %icmp_ln29_79 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_79"/></StgValue>
</operation>

<operation id="1811" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2268  %zext_ln29_571 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_571"/></StgValue>
</operation>

<operation id="1812" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2269  %zext_ln29_572 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_572"/></StgValue>
</operation>

<operation id="1813" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2272  %select_ln29_313 = select i1 %icmp_ln29_79, i7 %zext_ln29_571, i7 %zext_ln29_572

]]></Node>
<StgValue><ssdm name="select_ln29_313"/></StgValue>
</operation>

<operation id="1814" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2273  %select_ln29_314 = select i1 %icmp_ln29_79, i7 %zext_ln29_572, i7 %zext_ln29_571

]]></Node>
<StgValue><ssdm name="select_ln29_314"/></StgValue>
</operation>

<operation id="1815" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2275  %xor_ln29_157 = xor i7 %select_ln29_313, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_157"/></StgValue>
</operation>

<operation id="1816" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2277  %zext_ln29_575 = zext i7 %select_ln29_314 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_575"/></StgValue>
</operation>

<operation id="1817" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2278  %zext_ln29_576 = zext i7 %xor_ln29_157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_576"/></StgValue>
</operation>

<operation id="1818" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2282  %shl_ln29_158 = shl i64 -1, %zext_ln29_575

]]></Node>
<StgValue><ssdm name="shl_ln29_158"/></StgValue>
</operation>

<operation id="1819" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2283  %lshr_ln29_78 = lshr i64 -1, %zext_ln29_576

]]></Node>
<StgValue><ssdm name="lshr_ln29_78"/></StgValue>
</operation>

<operation id="1820" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2284  %and_ln29_156 = and i64 %shl_ln29_158, %lshr_ln29_78

]]></Node>
<StgValue><ssdm name="and_ln29_156"/></StgValue>
</operation>

<operation id="1821" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2292  %icmp_ln29_80 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_80"/></StgValue>
</operation>

<operation id="1822" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2293  %zext_ln29_577 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_577"/></StgValue>
</operation>

<operation id="1823" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2294  %zext_ln29_578 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_578"/></StgValue>
</operation>

<operation id="1824" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2297  %select_ln29_317 = select i1 %icmp_ln29_80, i7 %zext_ln29_577, i7 %zext_ln29_578

]]></Node>
<StgValue><ssdm name="select_ln29_317"/></StgValue>
</operation>

<operation id="1825" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2298  %select_ln29_318 = select i1 %icmp_ln29_80, i7 %zext_ln29_578, i7 %zext_ln29_577

]]></Node>
<StgValue><ssdm name="select_ln29_318"/></StgValue>
</operation>

<operation id="1826" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2300  %xor_ln29_159 = xor i7 %select_ln29_317, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_159"/></StgValue>
</operation>

<operation id="1827" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2302  %zext_ln29_581 = zext i7 %select_ln29_318 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_581"/></StgValue>
</operation>

<operation id="1828" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2303  %zext_ln29_582 = zext i7 %xor_ln29_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_582"/></StgValue>
</operation>

<operation id="1829" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2307  %shl_ln29_160 = shl i64 -1, %zext_ln29_581

]]></Node>
<StgValue><ssdm name="shl_ln29_160"/></StgValue>
</operation>

<operation id="1830" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2308  %lshr_ln29_79 = lshr i64 -1, %zext_ln29_582

]]></Node>
<StgValue><ssdm name="lshr_ln29_79"/></StgValue>
</operation>

<operation id="1831" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2309  %and_ln29_158 = and i64 %shl_ln29_160, %lshr_ln29_79

]]></Node>
<StgValue><ssdm name="and_ln29_158"/></StgValue>
</operation>

<operation id="1832" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2317  %icmp_ln29_81 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_81"/></StgValue>
</operation>

<operation id="1833" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2318  %zext_ln29_583 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_583"/></StgValue>
</operation>

<operation id="1834" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2319  %zext_ln29_584 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_584"/></StgValue>
</operation>

<operation id="1835" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2322  %select_ln29_321 = select i1 %icmp_ln29_81, i7 %zext_ln29_583, i7 %zext_ln29_584

]]></Node>
<StgValue><ssdm name="select_ln29_321"/></StgValue>
</operation>

<operation id="1836" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2323  %select_ln29_322 = select i1 %icmp_ln29_81, i7 %zext_ln29_584, i7 %zext_ln29_583

]]></Node>
<StgValue><ssdm name="select_ln29_322"/></StgValue>
</operation>

<operation id="1837" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2325  %xor_ln29_161 = xor i7 %select_ln29_321, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_161"/></StgValue>
</operation>

<operation id="1838" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2327  %zext_ln29_587 = zext i7 %select_ln29_322 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_587"/></StgValue>
</operation>

<operation id="1839" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2328  %zext_ln29_588 = zext i7 %xor_ln29_161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_588"/></StgValue>
</operation>

<operation id="1840" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2332  %shl_ln29_162 = shl i64 -1, %zext_ln29_587

]]></Node>
<StgValue><ssdm name="shl_ln29_162"/></StgValue>
</operation>

<operation id="1841" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2333  %lshr_ln29_80 = lshr i64 -1, %zext_ln29_588

]]></Node>
<StgValue><ssdm name="lshr_ln29_80"/></StgValue>
</operation>

<operation id="1842" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2334  %and_ln29_160 = and i64 %shl_ln29_162, %lshr_ln29_80

]]></Node>
<StgValue><ssdm name="and_ln29_160"/></StgValue>
</operation>

<operation id="1843" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2342  %icmp_ln29_82 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_82"/></StgValue>
</operation>

<operation id="1844" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2343  %zext_ln29_589 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_589"/></StgValue>
</operation>

<operation id="1845" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2344  %zext_ln29_590 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_590"/></StgValue>
</operation>

<operation id="1846" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2347  %select_ln29_325 = select i1 %icmp_ln29_82, i7 %zext_ln29_589, i7 %zext_ln29_590

]]></Node>
<StgValue><ssdm name="select_ln29_325"/></StgValue>
</operation>

<operation id="1847" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2348  %select_ln29_326 = select i1 %icmp_ln29_82, i7 %zext_ln29_590, i7 %zext_ln29_589

]]></Node>
<StgValue><ssdm name="select_ln29_326"/></StgValue>
</operation>

<operation id="1848" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2350  %xor_ln29_163 = xor i7 %select_ln29_325, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_163"/></StgValue>
</operation>

<operation id="1849" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2352  %zext_ln29_593 = zext i7 %select_ln29_326 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_593"/></StgValue>
</operation>

<operation id="1850" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2353  %zext_ln29_594 = zext i7 %xor_ln29_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_594"/></StgValue>
</operation>

<operation id="1851" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2357  %shl_ln29_164 = shl i64 -1, %zext_ln29_593

]]></Node>
<StgValue><ssdm name="shl_ln29_164"/></StgValue>
</operation>

<operation id="1852" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2358  %lshr_ln29_81 = lshr i64 -1, %zext_ln29_594

]]></Node>
<StgValue><ssdm name="lshr_ln29_81"/></StgValue>
</operation>

<operation id="1853" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2359  %and_ln29_162 = and i64 %shl_ln29_164, %lshr_ln29_81

]]></Node>
<StgValue><ssdm name="and_ln29_162"/></StgValue>
</operation>

<operation id="1854" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2367  %icmp_ln29_83 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_83"/></StgValue>
</operation>

<operation id="1855" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2368  %zext_ln29_595 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_595"/></StgValue>
</operation>

<operation id="1856" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2369  %zext_ln29_596 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_596"/></StgValue>
</operation>

<operation id="1857" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2372  %select_ln29_329 = select i1 %icmp_ln29_83, i7 %zext_ln29_595, i7 %zext_ln29_596

]]></Node>
<StgValue><ssdm name="select_ln29_329"/></StgValue>
</operation>

<operation id="1858" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2373  %select_ln29_330 = select i1 %icmp_ln29_83, i7 %zext_ln29_596, i7 %zext_ln29_595

]]></Node>
<StgValue><ssdm name="select_ln29_330"/></StgValue>
</operation>

<operation id="1859" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2375  %xor_ln29_165 = xor i7 %select_ln29_329, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_165"/></StgValue>
</operation>

<operation id="1860" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2377  %zext_ln29_599 = zext i7 %select_ln29_330 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_599"/></StgValue>
</operation>

<operation id="1861" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2378  %zext_ln29_600 = zext i7 %xor_ln29_165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_600"/></StgValue>
</operation>

<operation id="1862" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2382  %shl_ln29_166 = shl i64 -1, %zext_ln29_599

]]></Node>
<StgValue><ssdm name="shl_ln29_166"/></StgValue>
</operation>

<operation id="1863" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2383  %lshr_ln29_82 = lshr i64 -1, %zext_ln29_600

]]></Node>
<StgValue><ssdm name="lshr_ln29_82"/></StgValue>
</operation>

<operation id="1864" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2384  %and_ln29_164 = and i64 %shl_ln29_166, %lshr_ln29_82

]]></Node>
<StgValue><ssdm name="and_ln29_164"/></StgValue>
</operation>

<operation id="1865" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2392  %icmp_ln29_84 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_84"/></StgValue>
</operation>

<operation id="1866" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2393  %zext_ln29_601 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_601"/></StgValue>
</operation>

<operation id="1867" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2394  %zext_ln29_602 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_602"/></StgValue>
</operation>

<operation id="1868" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2397  %select_ln29_333 = select i1 %icmp_ln29_84, i7 %zext_ln29_601, i7 %zext_ln29_602

]]></Node>
<StgValue><ssdm name="select_ln29_333"/></StgValue>
</operation>

<operation id="1869" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2398  %select_ln29_334 = select i1 %icmp_ln29_84, i7 %zext_ln29_602, i7 %zext_ln29_601

]]></Node>
<StgValue><ssdm name="select_ln29_334"/></StgValue>
</operation>

<operation id="1870" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2400  %xor_ln29_167 = xor i7 %select_ln29_333, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_167"/></StgValue>
</operation>

<operation id="1871" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2402  %zext_ln29_605 = zext i7 %select_ln29_334 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_605"/></StgValue>
</operation>

<operation id="1872" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2403  %zext_ln29_606 = zext i7 %xor_ln29_167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_606"/></StgValue>
</operation>

<operation id="1873" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2407  %shl_ln29_168 = shl i64 -1, %zext_ln29_605

]]></Node>
<StgValue><ssdm name="shl_ln29_168"/></StgValue>
</operation>

<operation id="1874" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2408  %lshr_ln29_83 = lshr i64 -1, %zext_ln29_606

]]></Node>
<StgValue><ssdm name="lshr_ln29_83"/></StgValue>
</operation>

<operation id="1875" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2409  %and_ln29_166 = and i64 %shl_ln29_168, %lshr_ln29_83

]]></Node>
<StgValue><ssdm name="and_ln29_166"/></StgValue>
</operation>

<operation id="1876" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2417  %icmp_ln29_85 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_85"/></StgValue>
</operation>

<operation id="1877" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2418  %zext_ln29_607 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_607"/></StgValue>
</operation>

<operation id="1878" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2419  %zext_ln29_608 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_608"/></StgValue>
</operation>

<operation id="1879" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2422  %select_ln29_337 = select i1 %icmp_ln29_85, i7 %zext_ln29_607, i7 %zext_ln29_608

]]></Node>
<StgValue><ssdm name="select_ln29_337"/></StgValue>
</operation>

<operation id="1880" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2423  %select_ln29_338 = select i1 %icmp_ln29_85, i7 %zext_ln29_608, i7 %zext_ln29_607

]]></Node>
<StgValue><ssdm name="select_ln29_338"/></StgValue>
</operation>

<operation id="1881" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2425  %xor_ln29_169 = xor i7 %select_ln29_337, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_169"/></StgValue>
</operation>

<operation id="1882" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2427  %zext_ln29_611 = zext i7 %select_ln29_338 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_611"/></StgValue>
</operation>

<operation id="1883" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2428  %zext_ln29_612 = zext i7 %xor_ln29_169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_612"/></StgValue>
</operation>

<operation id="1884" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2432  %shl_ln29_170 = shl i64 -1, %zext_ln29_611

]]></Node>
<StgValue><ssdm name="shl_ln29_170"/></StgValue>
</operation>

<operation id="1885" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2433  %lshr_ln29_84 = lshr i64 -1, %zext_ln29_612

]]></Node>
<StgValue><ssdm name="lshr_ln29_84"/></StgValue>
</operation>

<operation id="1886" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2434  %and_ln29_168 = and i64 %shl_ln29_170, %lshr_ln29_84

]]></Node>
<StgValue><ssdm name="and_ln29_168"/></StgValue>
</operation>

<operation id="1887" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2442  %icmp_ln29_86 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_86"/></StgValue>
</operation>

<operation id="1888" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2443  %zext_ln29_613 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_613"/></StgValue>
</operation>

<operation id="1889" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2444  %zext_ln29_614 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_614"/></StgValue>
</operation>

<operation id="1890" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2447  %select_ln29_341 = select i1 %icmp_ln29_86, i7 %zext_ln29_613, i7 %zext_ln29_614

]]></Node>
<StgValue><ssdm name="select_ln29_341"/></StgValue>
</operation>

<operation id="1891" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2448  %select_ln29_342 = select i1 %icmp_ln29_86, i7 %zext_ln29_614, i7 %zext_ln29_613

]]></Node>
<StgValue><ssdm name="select_ln29_342"/></StgValue>
</operation>

<operation id="1892" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2450  %xor_ln29_171 = xor i7 %select_ln29_341, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_171"/></StgValue>
</operation>

<operation id="1893" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2452  %zext_ln29_617 = zext i7 %select_ln29_342 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_617"/></StgValue>
</operation>

<operation id="1894" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2453  %zext_ln29_618 = zext i7 %xor_ln29_171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_618"/></StgValue>
</operation>

<operation id="1895" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2457  %shl_ln29_172 = shl i64 -1, %zext_ln29_617

]]></Node>
<StgValue><ssdm name="shl_ln29_172"/></StgValue>
</operation>

<operation id="1896" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2458  %lshr_ln29_85 = lshr i64 -1, %zext_ln29_618

]]></Node>
<StgValue><ssdm name="lshr_ln29_85"/></StgValue>
</operation>

<operation id="1897" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2459  %and_ln29_170 = and i64 %shl_ln29_172, %lshr_ln29_85

]]></Node>
<StgValue><ssdm name="and_ln29_170"/></StgValue>
</operation>

<operation id="1898" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2467  %icmp_ln29_87 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_87"/></StgValue>
</operation>

<operation id="1899" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2468  %zext_ln29_619 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_619"/></StgValue>
</operation>

<operation id="1900" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2469  %zext_ln29_620 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_620"/></StgValue>
</operation>

<operation id="1901" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2472  %select_ln29_345 = select i1 %icmp_ln29_87, i7 %zext_ln29_619, i7 %zext_ln29_620

]]></Node>
<StgValue><ssdm name="select_ln29_345"/></StgValue>
</operation>

<operation id="1902" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2473  %select_ln29_346 = select i1 %icmp_ln29_87, i7 %zext_ln29_620, i7 %zext_ln29_619

]]></Node>
<StgValue><ssdm name="select_ln29_346"/></StgValue>
</operation>

<operation id="1903" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2475  %xor_ln29_173 = xor i7 %select_ln29_345, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_173"/></StgValue>
</operation>

<operation id="1904" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2477  %zext_ln29_623 = zext i7 %select_ln29_346 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_623"/></StgValue>
</operation>

<operation id="1905" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2478  %zext_ln29_624 = zext i7 %xor_ln29_173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_624"/></StgValue>
</operation>

<operation id="1906" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2482  %shl_ln29_174 = shl i64 -1, %zext_ln29_623

]]></Node>
<StgValue><ssdm name="shl_ln29_174"/></StgValue>
</operation>

<operation id="1907" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2483  %lshr_ln29_86 = lshr i64 -1, %zext_ln29_624

]]></Node>
<StgValue><ssdm name="lshr_ln29_86"/></StgValue>
</operation>

<operation id="1908" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2484  %and_ln29_172 = and i64 %shl_ln29_174, %lshr_ln29_86

]]></Node>
<StgValue><ssdm name="and_ln29_172"/></StgValue>
</operation>

<operation id="1909" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2492  %icmp_ln29_88 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_88"/></StgValue>
</operation>

<operation id="1910" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2493  %zext_ln29_625 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_625"/></StgValue>
</operation>

<operation id="1911" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2494  %zext_ln29_626 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_626"/></StgValue>
</operation>

<operation id="1912" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2497  %select_ln29_349 = select i1 %icmp_ln29_88, i7 %zext_ln29_625, i7 %zext_ln29_626

]]></Node>
<StgValue><ssdm name="select_ln29_349"/></StgValue>
</operation>

<operation id="1913" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2498  %select_ln29_350 = select i1 %icmp_ln29_88, i7 %zext_ln29_626, i7 %zext_ln29_625

]]></Node>
<StgValue><ssdm name="select_ln29_350"/></StgValue>
</operation>

<operation id="1914" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2500  %xor_ln29_175 = xor i7 %select_ln29_349, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_175"/></StgValue>
</operation>

<operation id="1915" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2502  %zext_ln29_629 = zext i7 %select_ln29_350 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_629"/></StgValue>
</operation>

<operation id="1916" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2503  %zext_ln29_630 = zext i7 %xor_ln29_175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_630"/></StgValue>
</operation>

<operation id="1917" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2507  %shl_ln29_176 = shl i64 -1, %zext_ln29_629

]]></Node>
<StgValue><ssdm name="shl_ln29_176"/></StgValue>
</operation>

<operation id="1918" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2508  %lshr_ln29_87 = lshr i64 -1, %zext_ln29_630

]]></Node>
<StgValue><ssdm name="lshr_ln29_87"/></StgValue>
</operation>

<operation id="1919" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2509  %and_ln29_174 = and i64 %shl_ln29_176, %lshr_ln29_87

]]></Node>
<StgValue><ssdm name="and_ln29_174"/></StgValue>
</operation>

<operation id="1920" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2517  %icmp_ln29_89 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_89"/></StgValue>
</operation>

<operation id="1921" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2518  %zext_ln29_631 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_631"/></StgValue>
</operation>

<operation id="1922" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2519  %zext_ln29_632 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_632"/></StgValue>
</operation>

<operation id="1923" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2522  %select_ln29_353 = select i1 %icmp_ln29_89, i7 %zext_ln29_631, i7 %zext_ln29_632

]]></Node>
<StgValue><ssdm name="select_ln29_353"/></StgValue>
</operation>

<operation id="1924" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2523  %select_ln29_354 = select i1 %icmp_ln29_89, i7 %zext_ln29_632, i7 %zext_ln29_631

]]></Node>
<StgValue><ssdm name="select_ln29_354"/></StgValue>
</operation>

<operation id="1925" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2525  %xor_ln29_177 = xor i7 %select_ln29_353, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_177"/></StgValue>
</operation>

<operation id="1926" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2527  %zext_ln29_635 = zext i7 %select_ln29_354 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_635"/></StgValue>
</operation>

<operation id="1927" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2528  %zext_ln29_636 = zext i7 %xor_ln29_177 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_636"/></StgValue>
</operation>

<operation id="1928" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2532  %shl_ln29_178 = shl i64 -1, %zext_ln29_635

]]></Node>
<StgValue><ssdm name="shl_ln29_178"/></StgValue>
</operation>

<operation id="1929" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2533  %lshr_ln29_88 = lshr i64 -1, %zext_ln29_636

]]></Node>
<StgValue><ssdm name="lshr_ln29_88"/></StgValue>
</operation>

<operation id="1930" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2534  %and_ln29_176 = and i64 %shl_ln29_178, %lshr_ln29_88

]]></Node>
<StgValue><ssdm name="and_ln29_176"/></StgValue>
</operation>

<operation id="1931" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2542  %icmp_ln29_90 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_90"/></StgValue>
</operation>

<operation id="1932" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2543  %zext_ln29_637 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_637"/></StgValue>
</operation>

<operation id="1933" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2544  %zext_ln29_638 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_638"/></StgValue>
</operation>

<operation id="1934" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2547  %select_ln29_357 = select i1 %icmp_ln29_90, i7 %zext_ln29_637, i7 %zext_ln29_638

]]></Node>
<StgValue><ssdm name="select_ln29_357"/></StgValue>
</operation>

<operation id="1935" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2548  %select_ln29_358 = select i1 %icmp_ln29_90, i7 %zext_ln29_638, i7 %zext_ln29_637

]]></Node>
<StgValue><ssdm name="select_ln29_358"/></StgValue>
</operation>

<operation id="1936" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2550  %xor_ln29_179 = xor i7 %select_ln29_357, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_179"/></StgValue>
</operation>

<operation id="1937" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2552  %zext_ln29_641 = zext i7 %select_ln29_358 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_641"/></StgValue>
</operation>

<operation id="1938" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2553  %zext_ln29_642 = zext i7 %xor_ln29_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_642"/></StgValue>
</operation>

<operation id="1939" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2557  %shl_ln29_180 = shl i64 -1, %zext_ln29_641

]]></Node>
<StgValue><ssdm name="shl_ln29_180"/></StgValue>
</operation>

<operation id="1940" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2558  %lshr_ln29_89 = lshr i64 -1, %zext_ln29_642

]]></Node>
<StgValue><ssdm name="lshr_ln29_89"/></StgValue>
</operation>

<operation id="1941" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2559  %and_ln29_178 = and i64 %shl_ln29_180, %lshr_ln29_89

]]></Node>
<StgValue><ssdm name="and_ln29_178"/></StgValue>
</operation>

<operation id="1942" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2567  %icmp_ln29_91 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_91"/></StgValue>
</operation>

<operation id="1943" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2568  %zext_ln29_643 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_643"/></StgValue>
</operation>

<operation id="1944" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2569  %zext_ln29_644 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_644"/></StgValue>
</operation>

<operation id="1945" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3207" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2572  %select_ln29_361 = select i1 %icmp_ln29_91, i7 %zext_ln29_643, i7 %zext_ln29_644

]]></Node>
<StgValue><ssdm name="select_ln29_361"/></StgValue>
</operation>

<operation id="1946" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3208" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2573  %select_ln29_362 = select i1 %icmp_ln29_91, i7 %zext_ln29_644, i7 %zext_ln29_643

]]></Node>
<StgValue><ssdm name="select_ln29_362"/></StgValue>
</operation>

<operation id="1947" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3210" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2575  %xor_ln29_181 = xor i7 %select_ln29_361, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_181"/></StgValue>
</operation>

<operation id="1948" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3212" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2577  %zext_ln29_647 = zext i7 %select_ln29_362 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_647"/></StgValue>
</operation>

<operation id="1949" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2578  %zext_ln29_648 = zext i7 %xor_ln29_181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_648"/></StgValue>
</operation>

<operation id="1950" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2582  %shl_ln29_182 = shl i64 -1, %zext_ln29_647

]]></Node>
<StgValue><ssdm name="shl_ln29_182"/></StgValue>
</operation>

<operation id="1951" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2583  %lshr_ln29_90 = lshr i64 -1, %zext_ln29_648

]]></Node>
<StgValue><ssdm name="lshr_ln29_90"/></StgValue>
</operation>

<operation id="1952" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2584  %and_ln29_180 = and i64 %shl_ln29_182, %lshr_ln29_90

]]></Node>
<StgValue><ssdm name="and_ln29_180"/></StgValue>
</operation>

<operation id="1953" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2592  %icmp_ln29_92 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_92"/></StgValue>
</operation>

<operation id="1954" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3228" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2593  %zext_ln29_649 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_649"/></StgValue>
</operation>

<operation id="1955" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3229" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2594  %zext_ln29_650 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_650"/></StgValue>
</operation>

<operation id="1956" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2597  %select_ln29_365 = select i1 %icmp_ln29_92, i7 %zext_ln29_649, i7 %zext_ln29_650

]]></Node>
<StgValue><ssdm name="select_ln29_365"/></StgValue>
</operation>

<operation id="1957" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2598  %select_ln29_366 = select i1 %icmp_ln29_92, i7 %zext_ln29_650, i7 %zext_ln29_649

]]></Node>
<StgValue><ssdm name="select_ln29_366"/></StgValue>
</operation>

<operation id="1958" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2600  %xor_ln29_183 = xor i7 %select_ln29_365, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_183"/></StgValue>
</operation>

<operation id="1959" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2602  %zext_ln29_653 = zext i7 %select_ln29_366 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_653"/></StgValue>
</operation>

<operation id="1960" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2603  %zext_ln29_654 = zext i7 %xor_ln29_183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_654"/></StgValue>
</operation>

<operation id="1961" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2607  %shl_ln29_184 = shl i64 -1, %zext_ln29_653

]]></Node>
<StgValue><ssdm name="shl_ln29_184"/></StgValue>
</operation>

<operation id="1962" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2608  %lshr_ln29_91 = lshr i64 -1, %zext_ln29_654

]]></Node>
<StgValue><ssdm name="lshr_ln29_91"/></StgValue>
</operation>

<operation id="1963" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2609  %and_ln29_182 = and i64 %shl_ln29_184, %lshr_ln29_91

]]></Node>
<StgValue><ssdm name="and_ln29_182"/></StgValue>
</operation>

<operation id="1964" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2617  %icmp_ln29_93 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_93"/></StgValue>
</operation>

<operation id="1965" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2618  %zext_ln29_655 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_655"/></StgValue>
</operation>

<operation id="1966" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2619  %zext_ln29_656 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_656"/></StgValue>
</operation>

<operation id="1967" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2622  %select_ln29_369 = select i1 %icmp_ln29_93, i7 %zext_ln29_655, i7 %zext_ln29_656

]]></Node>
<StgValue><ssdm name="select_ln29_369"/></StgValue>
</operation>

<operation id="1968" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2623  %select_ln29_370 = select i1 %icmp_ln29_93, i7 %zext_ln29_656, i7 %zext_ln29_655

]]></Node>
<StgValue><ssdm name="select_ln29_370"/></StgValue>
</operation>

<operation id="1969" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2625  %xor_ln29_185 = xor i7 %select_ln29_369, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_185"/></StgValue>
</operation>

<operation id="1970" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2627  %zext_ln29_659 = zext i7 %select_ln29_370 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_659"/></StgValue>
</operation>

<operation id="1971" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2628  %zext_ln29_660 = zext i7 %xor_ln29_185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_660"/></StgValue>
</operation>

<operation id="1972" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2632  %shl_ln29_186 = shl i64 -1, %zext_ln29_659

]]></Node>
<StgValue><ssdm name="shl_ln29_186"/></StgValue>
</operation>

<operation id="1973" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2633  %lshr_ln29_92 = lshr i64 -1, %zext_ln29_660

]]></Node>
<StgValue><ssdm name="lshr_ln29_92"/></StgValue>
</operation>

<operation id="1974" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2634  %and_ln29_184 = and i64 %shl_ln29_186, %lshr_ln29_92

]]></Node>
<StgValue><ssdm name="and_ln29_184"/></StgValue>
</operation>

<operation id="1975" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2642  %icmp_ln29_94 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_94"/></StgValue>
</operation>

<operation id="1976" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2643  %zext_ln29_661 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_661"/></StgValue>
</operation>

<operation id="1977" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3279" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2644  %zext_ln29_662 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_662"/></StgValue>
</operation>

<operation id="1978" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3282" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2647  %select_ln29_373 = select i1 %icmp_ln29_94, i7 %zext_ln29_661, i7 %zext_ln29_662

]]></Node>
<StgValue><ssdm name="select_ln29_373"/></StgValue>
</operation>

<operation id="1979" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3283" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2648  %select_ln29_374 = select i1 %icmp_ln29_94, i7 %zext_ln29_662, i7 %zext_ln29_661

]]></Node>
<StgValue><ssdm name="select_ln29_374"/></StgValue>
</operation>

<operation id="1980" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2650  %xor_ln29_187 = xor i7 %select_ln29_373, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_187"/></StgValue>
</operation>

<operation id="1981" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3287" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2652  %zext_ln29_665 = zext i7 %select_ln29_374 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_665"/></StgValue>
</operation>

<operation id="1982" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3288" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2653  %zext_ln29_666 = zext i7 %xor_ln29_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_666"/></StgValue>
</operation>

<operation id="1983" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2657  %shl_ln29_188 = shl i64 -1, %zext_ln29_665

]]></Node>
<StgValue><ssdm name="shl_ln29_188"/></StgValue>
</operation>

<operation id="1984" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2658  %lshr_ln29_93 = lshr i64 -1, %zext_ln29_666

]]></Node>
<StgValue><ssdm name="lshr_ln29_93"/></StgValue>
</operation>

<operation id="1985" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2659  %and_ln29_186 = and i64 %shl_ln29_188, %lshr_ln29_93

]]></Node>
<StgValue><ssdm name="and_ln29_186"/></StgValue>
</operation>

<operation id="1986" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2667  %icmp_ln29_95 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_95"/></StgValue>
</operation>

<operation id="1987" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2668  %zext_ln29_667 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_667"/></StgValue>
</operation>

<operation id="1988" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3304" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2669  %zext_ln29_668 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_668"/></StgValue>
</operation>

<operation id="1989" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3307" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2672  %select_ln29_377 = select i1 %icmp_ln29_95, i7 %zext_ln29_667, i7 %zext_ln29_668

]]></Node>
<StgValue><ssdm name="select_ln29_377"/></StgValue>
</operation>

<operation id="1990" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3308" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2673  %select_ln29_378 = select i1 %icmp_ln29_95, i7 %zext_ln29_668, i7 %zext_ln29_667

]]></Node>
<StgValue><ssdm name="select_ln29_378"/></StgValue>
</operation>

<operation id="1991" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3310" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2675  %xor_ln29_189 = xor i7 %select_ln29_377, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_189"/></StgValue>
</operation>

<operation id="1992" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2677  %zext_ln29_671 = zext i7 %select_ln29_378 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_671"/></StgValue>
</operation>

<operation id="1993" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2678  %zext_ln29_672 = zext i7 %xor_ln29_189 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_672"/></StgValue>
</operation>

<operation id="1994" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2682  %shl_ln29_190 = shl i64 -1, %zext_ln29_671

]]></Node>
<StgValue><ssdm name="shl_ln29_190"/></StgValue>
</operation>

<operation id="1995" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2683  %lshr_ln29_94 = lshr i64 -1, %zext_ln29_672

]]></Node>
<StgValue><ssdm name="lshr_ln29_94"/></StgValue>
</operation>

<operation id="1996" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2684  %and_ln29_188 = and i64 %shl_ln29_190, %lshr_ln29_94

]]></Node>
<StgValue><ssdm name="and_ln29_188"/></StgValue>
</operation>

<operation id="1997" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2692  %icmp_ln29_96 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_96"/></StgValue>
</operation>

<operation id="1998" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2693  %zext_ln29_673 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_673"/></StgValue>
</operation>

<operation id="1999" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2694  %zext_ln29_674 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_674"/></StgValue>
</operation>

<operation id="2000" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2697  %select_ln29_381 = select i1 %icmp_ln29_96, i7 %zext_ln29_673, i7 %zext_ln29_674

]]></Node>
<StgValue><ssdm name="select_ln29_381"/></StgValue>
</operation>

<operation id="2001" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2698  %select_ln29_382 = select i1 %icmp_ln29_96, i7 %zext_ln29_674, i7 %zext_ln29_673

]]></Node>
<StgValue><ssdm name="select_ln29_382"/></StgValue>
</operation>

<operation id="2002" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2700  %xor_ln29_191 = xor i7 %select_ln29_381, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_191"/></StgValue>
</operation>

<operation id="2003" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3337" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2702  %zext_ln29_677 = zext i7 %select_ln29_382 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_677"/></StgValue>
</operation>

<operation id="2004" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3338" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2703  %zext_ln29_678 = zext i7 %xor_ln29_191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_678"/></StgValue>
</operation>

<operation id="2005" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2707  %shl_ln29_192 = shl i64 -1, %zext_ln29_677

]]></Node>
<StgValue><ssdm name="shl_ln29_192"/></StgValue>
</operation>

<operation id="2006" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2708  %lshr_ln29_95 = lshr i64 -1, %zext_ln29_678

]]></Node>
<StgValue><ssdm name="lshr_ln29_95"/></StgValue>
</operation>

<operation id="2007" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2709  %and_ln29_190 = and i64 %shl_ln29_192, %lshr_ln29_95

]]></Node>
<StgValue><ssdm name="and_ln29_190"/></StgValue>
</operation>

<operation id="2008" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3352" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2717  %icmp_ln29_97 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_97"/></StgValue>
</operation>

<operation id="2009" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3353" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2718  %zext_ln29_679 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_679"/></StgValue>
</operation>

<operation id="2010" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3354" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2719  %zext_ln29_680 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_680"/></StgValue>
</operation>

<operation id="2011" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3357" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2722  %select_ln29_385 = select i1 %icmp_ln29_97, i7 %zext_ln29_679, i7 %zext_ln29_680

]]></Node>
<StgValue><ssdm name="select_ln29_385"/></StgValue>
</operation>

<operation id="2012" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3358" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2723  %select_ln29_386 = select i1 %icmp_ln29_97, i7 %zext_ln29_680, i7 %zext_ln29_679

]]></Node>
<StgValue><ssdm name="select_ln29_386"/></StgValue>
</operation>

<operation id="2013" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3360" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2725  %xor_ln29_193 = xor i7 %select_ln29_385, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_193"/></StgValue>
</operation>

<operation id="2014" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2727  %zext_ln29_683 = zext i7 %select_ln29_386 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_683"/></StgValue>
</operation>

<operation id="2015" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2728  %zext_ln29_684 = zext i7 %xor_ln29_193 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_684"/></StgValue>
</operation>

<operation id="2016" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2732  %shl_ln29_194 = shl i64 -1, %zext_ln29_683

]]></Node>
<StgValue><ssdm name="shl_ln29_194"/></StgValue>
</operation>

<operation id="2017" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2733  %lshr_ln29_96 = lshr i64 -1, %zext_ln29_684

]]></Node>
<StgValue><ssdm name="lshr_ln29_96"/></StgValue>
</operation>

<operation id="2018" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2734  %and_ln29_192 = and i64 %shl_ln29_194, %lshr_ln29_96

]]></Node>
<StgValue><ssdm name="and_ln29_192"/></StgValue>
</operation>

<operation id="2019" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2742  %icmp_ln29_98 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_98"/></StgValue>
</operation>

<operation id="2020" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2743  %zext_ln29_685 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_685"/></StgValue>
</operation>

<operation id="2021" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2744  %zext_ln29_686 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_686"/></StgValue>
</operation>

<operation id="2022" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2747  %select_ln29_389 = select i1 %icmp_ln29_98, i7 %zext_ln29_685, i7 %zext_ln29_686

]]></Node>
<StgValue><ssdm name="select_ln29_389"/></StgValue>
</operation>

<operation id="2023" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2748  %select_ln29_390 = select i1 %icmp_ln29_98, i7 %zext_ln29_686, i7 %zext_ln29_685

]]></Node>
<StgValue><ssdm name="select_ln29_390"/></StgValue>
</operation>

<operation id="2024" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2750  %xor_ln29_195 = xor i7 %select_ln29_389, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_195"/></StgValue>
</operation>

<operation id="2025" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2752  %zext_ln29_689 = zext i7 %select_ln29_390 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_689"/></StgValue>
</operation>

<operation id="2026" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2753  %zext_ln29_690 = zext i7 %xor_ln29_195 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_690"/></StgValue>
</operation>

<operation id="2027" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2757  %shl_ln29_196 = shl i64 -1, %zext_ln29_689

]]></Node>
<StgValue><ssdm name="shl_ln29_196"/></StgValue>
</operation>

<operation id="2028" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2758  %lshr_ln29_97 = lshr i64 -1, %zext_ln29_690

]]></Node>
<StgValue><ssdm name="lshr_ln29_97"/></StgValue>
</operation>

<operation id="2029" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2759  %and_ln29_194 = and i64 %shl_ln29_196, %lshr_ln29_97

]]></Node>
<StgValue><ssdm name="and_ln29_194"/></StgValue>
</operation>

<operation id="2030" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2767  %icmp_ln29_99 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_99"/></StgValue>
</operation>

<operation id="2031" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3403" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2768  %zext_ln29_691 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_691"/></StgValue>
</operation>

<operation id="2032" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3404" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2769  %zext_ln29_692 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_692"/></StgValue>
</operation>

<operation id="2033" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3407" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2772  %select_ln29_393 = select i1 %icmp_ln29_99, i7 %zext_ln29_691, i7 %zext_ln29_692

]]></Node>
<StgValue><ssdm name="select_ln29_393"/></StgValue>
</operation>

<operation id="2034" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2773  %select_ln29_394 = select i1 %icmp_ln29_99, i7 %zext_ln29_692, i7 %zext_ln29_691

]]></Node>
<StgValue><ssdm name="select_ln29_394"/></StgValue>
</operation>

<operation id="2035" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3410" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2775  %xor_ln29_197 = xor i7 %select_ln29_393, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_197"/></StgValue>
</operation>

<operation id="2036" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3412" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2777  %zext_ln29_695 = zext i7 %select_ln29_394 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_695"/></StgValue>
</operation>

<operation id="2037" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3413" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2778  %zext_ln29_696 = zext i7 %xor_ln29_197 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_696"/></StgValue>
</operation>

<operation id="2038" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2782  %shl_ln29_198 = shl i64 -1, %zext_ln29_695

]]></Node>
<StgValue><ssdm name="shl_ln29_198"/></StgValue>
</operation>

<operation id="2039" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2783  %lshr_ln29_98 = lshr i64 -1, %zext_ln29_696

]]></Node>
<StgValue><ssdm name="lshr_ln29_98"/></StgValue>
</operation>

<operation id="2040" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2784  %and_ln29_196 = and i64 %shl_ln29_198, %lshr_ln29_98

]]></Node>
<StgValue><ssdm name="and_ln29_196"/></StgValue>
</operation>

<operation id="2041" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:2792  %icmp_ln29_100 = icmp ugt i6 %shl_ln, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln29_100"/></StgValue>
</operation>

<operation id="2042" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2793  %zext_ln29_697 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_697"/></StgValue>
</operation>

<operation id="2043" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="7" op_0_bw="6">
<![CDATA[
hls_label_1:2794  %zext_ln29_698 = zext i6 %empty_10 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_698"/></StgValue>
</operation>

<operation id="2044" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2797  %select_ln29_397 = select i1 %icmp_ln29_100, i7 %zext_ln29_697, i7 %zext_ln29_698

]]></Node>
<StgValue><ssdm name="select_ln29_397"/></StgValue>
</operation>

<operation id="2045" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2798  %select_ln29_398 = select i1 %icmp_ln29_100, i7 %zext_ln29_698, i7 %zext_ln29_697

]]></Node>
<StgValue><ssdm name="select_ln29_398"/></StgValue>
</operation>

<operation id="2046" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3435" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2800  %xor_ln29_199 = xor i7 %select_ln29_397, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_199"/></StgValue>
</operation>

<operation id="2047" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3437" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2802  %zext_ln29_701 = zext i7 %select_ln29_398 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_701"/></StgValue>
</operation>

<operation id="2048" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3438" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2803  %zext_ln29_702 = zext i7 %xor_ln29_199 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_702"/></StgValue>
</operation>

<operation id="2049" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2807  %shl_ln29_200 = shl i64 -1, %zext_ln29_701

]]></Node>
<StgValue><ssdm name="shl_ln29_200"/></StgValue>
</operation>

<operation id="2050" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2808  %lshr_ln29_99 = lshr i64 -1, %zext_ln29_702

]]></Node>
<StgValue><ssdm name="lshr_ln29_99"/></StgValue>
</operation>

<operation id="2051" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2809  %and_ln29_198 = and i64 %shl_ln29_200, %lshr_ln29_99

]]></Node>
<StgValue><ssdm name="and_ln29_198"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2052" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="14" op_0_bw="7">
<![CDATA[
hls_label_1:10  %zext_ln29_1 = zext i7 %select_ln29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="2053" st_id="56" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:11  %mul_ln29 = mul i14 %zext_ln29_1, 100

]]></Node>
<StgValue><ssdm name="mul_ln29"/></StgValue>
</operation>

<operation id="2054" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:12  %sext_ln29 = sext i14 %mul_ln29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="2055" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:13  %b_buff_addr = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29

]]></Node>
<StgValue><ssdm name="b_buff_addr"/></StgValue>
</operation>

<operation id="2056" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:14  %or_ln29_3 = or i14 %mul_ln29, 1

]]></Node>
<StgValue><ssdm name="or_ln29_3"/></StgValue>
</operation>

<operation id="2057" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:15  %zext_ln29_101 = zext i14 %or_ln29_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_101"/></StgValue>
</operation>

<operation id="2058" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:16  %b_buff_addr_1 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln29_101

]]></Node>
<StgValue><ssdm name="b_buff_addr_1"/></StgValue>
</operation>

<operation id="2059" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:327  %tmp_52 = call i64 @llvm.part.select.i64(i64 %shl_ln29, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2060" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:328  %select_ln29_4 = select i1 %icmp_ln29_1, i64 %tmp_52, i64 %shl_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_4"/></StgValue>
</operation>

<operation id="2061" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:332  %and_ln29_1 = and i64 %select_ln29_4, %and_ln29

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="2062" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:337  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr, i64 %and_ln29_1, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2063" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:355  %tmp_54 = call i64 @llvm.part.select.i64(i64 %shl_ln29_3, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2064" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:356  %select_ln29_8 = select i1 %icmp_ln29_2, i64 %tmp_54, i64 %shl_ln29_3

]]></Node>
<StgValue><ssdm name="select_ln29_8"/></StgValue>
</operation>

<operation id="2065" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:360  %and_ln29_3 = and i64 %select_ln29_8, %and_ln29_2

]]></Node>
<StgValue><ssdm name="and_ln29_3"/></StgValue>
</operation>

<operation id="2066" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:362  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_1, i64 %and_ln29_3, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2067" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:366  %b_load_2 = load i32* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="2068" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:370  %zext_ln29_117 = zext i32 %b_load_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_117"/></StgValue>
</operation>

<operation id="2069" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:371  %xor_ln29_4 = xor i7 %zext_ln29_115, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_4"/></StgValue>
</operation>

<operation id="2070" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:374  %select_ln29_11 = select i1 %icmp_ln29_3, i7 %xor_ln29_4, i7 %zext_ln29_115

]]></Node>
<StgValue><ssdm name="select_ln29_11"/></StgValue>
</operation>

<operation id="2071" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:376  %zext_ln29_118 = zext i7 %select_ln29_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_118"/></StgValue>
</operation>

<operation id="2072" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:379  %shl_ln29_5 = shl i64 %zext_ln29_117, %zext_ln29_118

]]></Node>
<StgValue><ssdm name="shl_ln29_5"/></StgValue>
</operation>

<operation id="2073" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:391  %b_load_3 = load i32* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="2074" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:395  %zext_ln29_123 = zext i32 %b_load_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_123"/></StgValue>
</operation>

<operation id="2075" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:396  %xor_ln29_6 = xor i7 %zext_ln29_121, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_6"/></StgValue>
</operation>

<operation id="2076" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:399  %select_ln29_15 = select i1 %icmp_ln29_4, i7 %xor_ln29_6, i7 %zext_ln29_121

]]></Node>
<StgValue><ssdm name="select_ln29_15"/></StgValue>
</operation>

<operation id="2077" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:401  %zext_ln29_124 = zext i7 %select_ln29_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_124"/></StgValue>
</operation>

<operation id="2078" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:404  %shl_ln29_7 = shl i64 %zext_ln29_123, %zext_ln29_124

]]></Node>
<StgValue><ssdm name="shl_ln29_7"/></StgValue>
</operation>

<operation id="2079" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:413  %add_ln29 = add i14 %phi_mul101, 4

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="2080" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:414  %zext_ln29_5 = zext i14 %add_ln29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_5"/></StgValue>
</operation>

<operation id="2081" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:415  %b_addr_4 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_5

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="2082" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:416  %b_load_4 = load i32* %b_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="2083" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:438  %add_ln29_1 = add i14 %phi_mul101, 5

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="2084" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:439  %zext_ln29_6 = zext i14 %add_ln29_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="2085" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:440  %b_addr_5 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="b_addr_5"/></StgValue>
</operation>

<operation id="2086" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:441  %b_load_5 = load i32* %b_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2087" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:17  %or_ln29_4 = or i14 %mul_ln29, 2

]]></Node>
<StgValue><ssdm name="or_ln29_4"/></StgValue>
</operation>

<operation id="2088" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:18  %sext_ln29_1 = sext i14 %or_ln29_4 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_1"/></StgValue>
</operation>

<operation id="2089" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:19  %b_buff_addr_2 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_1

]]></Node>
<StgValue><ssdm name="b_buff_addr_2"/></StgValue>
</operation>

<operation id="2090" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:20  %or_ln29_5 = or i14 %mul_ln29, 3

]]></Node>
<StgValue><ssdm name="or_ln29_5"/></StgValue>
</operation>

<operation id="2091" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:21  %sext_ln29_2 = sext i14 %or_ln29_5 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_2"/></StgValue>
</operation>

<operation id="2092" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:22  %b_buff_addr_3 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_2

]]></Node>
<StgValue><ssdm name="b_buff_addr_3"/></StgValue>
</operation>

<operation id="2093" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:380  %tmp_55 = call i64 @llvm.part.select.i64(i64 %shl_ln29_5, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2094" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:381  %select_ln29_12 = select i1 %icmp_ln29_3, i64 %tmp_55, i64 %shl_ln29_5

]]></Node>
<StgValue><ssdm name="select_ln29_12"/></StgValue>
</operation>

<operation id="2095" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:385  %and_ln29_5 = and i64 %select_ln29_12, %and_ln29_4

]]></Node>
<StgValue><ssdm name="and_ln29_5"/></StgValue>
</operation>

<operation id="2096" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:387  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_2, i64 %and_ln29_5, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2097" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:405  %tmp_56 = call i64 @llvm.part.select.i64(i64 %shl_ln29_7, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2098" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:406  %select_ln29_16 = select i1 %icmp_ln29_4, i64 %tmp_56, i64 %shl_ln29_7

]]></Node>
<StgValue><ssdm name="select_ln29_16"/></StgValue>
</operation>

<operation id="2099" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:410  %and_ln29_7 = and i64 %select_ln29_16, %and_ln29_6

]]></Node>
<StgValue><ssdm name="and_ln29_7"/></StgValue>
</operation>

<operation id="2100" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:412  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_3, i64 %and_ln29_7, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2101" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:416  %b_load_4 = load i32* %b_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="2102" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:420  %zext_ln29_129 = zext i32 %b_load_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_129"/></StgValue>
</operation>

<operation id="2103" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:421  %xor_ln29_8 = xor i7 %zext_ln29_127, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_8"/></StgValue>
</operation>

<operation id="2104" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:424  %select_ln29_19 = select i1 %icmp_ln29_5, i7 %xor_ln29_8, i7 %zext_ln29_127

]]></Node>
<StgValue><ssdm name="select_ln29_19"/></StgValue>
</operation>

<operation id="2105" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:426  %zext_ln29_130 = zext i7 %select_ln29_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_130"/></StgValue>
</operation>

<operation id="2106" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:429  %shl_ln29_9 = shl i64 %zext_ln29_129, %zext_ln29_130

]]></Node>
<StgValue><ssdm name="shl_ln29_9"/></StgValue>
</operation>

<operation id="2107" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:441  %b_load_5 = load i32* %b_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="2108" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:445  %zext_ln29_135 = zext i32 %b_load_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_135"/></StgValue>
</operation>

<operation id="2109" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:446  %xor_ln29_10 = xor i7 %zext_ln29_133, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_10"/></StgValue>
</operation>

<operation id="2110" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:449  %select_ln29_23 = select i1 %icmp_ln29_6, i7 %xor_ln29_10, i7 %zext_ln29_133

]]></Node>
<StgValue><ssdm name="select_ln29_23"/></StgValue>
</operation>

<operation id="2111" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:451  %zext_ln29_136 = zext i7 %select_ln29_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_136"/></StgValue>
</operation>

<operation id="2112" st_id="57" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:454  %shl_ln29_11 = shl i64 %zext_ln29_135, %zext_ln29_136

]]></Node>
<StgValue><ssdm name="shl_ln29_11"/></StgValue>
</operation>

<operation id="2113" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:463  %add_ln29_2 = add i14 %phi_mul101, 6

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="2114" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:464  %zext_ln29_7 = zext i14 %add_ln29_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_7"/></StgValue>
</operation>

<operation id="2115" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:465  %b_addr_6 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_7

]]></Node>
<StgValue><ssdm name="b_addr_6"/></StgValue>
</operation>

<operation id="2116" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:466  %b_load_6 = load i32* %b_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="2117" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:488  %add_ln29_3 = add i14 %phi_mul101, 7

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="2118" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:489  %zext_ln29_8 = zext i14 %add_ln29_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_8"/></StgValue>
</operation>

<operation id="2119" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:490  %b_addr_7 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_8

]]></Node>
<StgValue><ssdm name="b_addr_7"/></StgValue>
</operation>

<operation id="2120" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:491  %b_load_7 = load i32* %b_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2121" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:23  %add_ln29_97 = add i14 %mul_ln29, 4

]]></Node>
<StgValue><ssdm name="add_ln29_97"/></StgValue>
</operation>

<operation id="2122" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:24  %sext_ln29_3 = sext i14 %add_ln29_97 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_3"/></StgValue>
</operation>

<operation id="2123" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:25  %b_buff_addr_4 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_3

]]></Node>
<StgValue><ssdm name="b_buff_addr_4"/></StgValue>
</operation>

<operation id="2124" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:26  %add_ln29_98 = add i14 %mul_ln29, 5

]]></Node>
<StgValue><ssdm name="add_ln29_98"/></StgValue>
</operation>

<operation id="2125" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:27  %sext_ln29_4 = sext i14 %add_ln29_98 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_4"/></StgValue>
</operation>

<operation id="2126" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:28  %b_buff_addr_5 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_4

]]></Node>
<StgValue><ssdm name="b_buff_addr_5"/></StgValue>
</operation>

<operation id="2127" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:430  %tmp_57 = call i64 @llvm.part.select.i64(i64 %shl_ln29_9, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2128" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:431  %select_ln29_20 = select i1 %icmp_ln29_5, i64 %tmp_57, i64 %shl_ln29_9

]]></Node>
<StgValue><ssdm name="select_ln29_20"/></StgValue>
</operation>

<operation id="2129" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:435  %and_ln29_9 = and i64 %select_ln29_20, %and_ln29_8

]]></Node>
<StgValue><ssdm name="and_ln29_9"/></StgValue>
</operation>

<operation id="2130" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:437  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_4, i64 %and_ln29_9, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2131" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:455  %tmp_58 = call i64 @llvm.part.select.i64(i64 %shl_ln29_11, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2132" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:456  %select_ln29_24 = select i1 %icmp_ln29_6, i64 %tmp_58, i64 %shl_ln29_11

]]></Node>
<StgValue><ssdm name="select_ln29_24"/></StgValue>
</operation>

<operation id="2133" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:460  %and_ln29_11 = and i64 %select_ln29_24, %and_ln29_10

]]></Node>
<StgValue><ssdm name="and_ln29_11"/></StgValue>
</operation>

<operation id="2134" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:462  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_5, i64 %and_ln29_11, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2135" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:466  %b_load_6 = load i32* %b_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="2136" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:470  %zext_ln29_141 = zext i32 %b_load_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_141"/></StgValue>
</operation>

<operation id="2137" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:471  %xor_ln29_12 = xor i7 %zext_ln29_139, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_12"/></StgValue>
</operation>

<operation id="2138" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:474  %select_ln29_27 = select i1 %icmp_ln29_7, i7 %xor_ln29_12, i7 %zext_ln29_139

]]></Node>
<StgValue><ssdm name="select_ln29_27"/></StgValue>
</operation>

<operation id="2139" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:476  %zext_ln29_142 = zext i7 %select_ln29_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_142"/></StgValue>
</operation>

<operation id="2140" st_id="58" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:479  %shl_ln29_13 = shl i64 %zext_ln29_141, %zext_ln29_142

]]></Node>
<StgValue><ssdm name="shl_ln29_13"/></StgValue>
</operation>

<operation id="2141" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:491  %b_load_7 = load i32* %b_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="2142" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:495  %zext_ln29_147 = zext i32 %b_load_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_147"/></StgValue>
</operation>

<operation id="2143" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:496  %xor_ln29_14 = xor i7 %zext_ln29_145, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_14"/></StgValue>
</operation>

<operation id="2144" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:499  %select_ln29_31 = select i1 %icmp_ln29_8, i7 %xor_ln29_14, i7 %zext_ln29_145

]]></Node>
<StgValue><ssdm name="select_ln29_31"/></StgValue>
</operation>

<operation id="2145" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:501  %zext_ln29_148 = zext i7 %select_ln29_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_148"/></StgValue>
</operation>

<operation id="2146" st_id="58" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:504  %shl_ln29_15 = shl i64 %zext_ln29_147, %zext_ln29_148

]]></Node>
<StgValue><ssdm name="shl_ln29_15"/></StgValue>
</operation>

<operation id="2147" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:513  %add_ln29_4 = add i14 %phi_mul101, 8

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="2148" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:514  %zext_ln29_9 = zext i14 %add_ln29_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_9"/></StgValue>
</operation>

<operation id="2149" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:515  %b_addr_8 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_9

]]></Node>
<StgValue><ssdm name="b_addr_8"/></StgValue>
</operation>

<operation id="2150" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:516  %b_load_8 = load i32* %b_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="2151" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:538  %add_ln29_5 = add i14 %phi_mul101, 9

]]></Node>
<StgValue><ssdm name="add_ln29_5"/></StgValue>
</operation>

<operation id="2152" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:539  %zext_ln29_10 = zext i14 %add_ln29_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_10"/></StgValue>
</operation>

<operation id="2153" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:540  %b_addr_9 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_10

]]></Node>
<StgValue><ssdm name="b_addr_9"/></StgValue>
</operation>

<operation id="2154" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:541  %b_load_9 = load i32* %b_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2155" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:29  %add_ln29_99 = add i14 %mul_ln29, 6

]]></Node>
<StgValue><ssdm name="add_ln29_99"/></StgValue>
</operation>

<operation id="2156" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:30  %sext_ln29_5 = sext i14 %add_ln29_99 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_5"/></StgValue>
</operation>

<operation id="2157" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:31  %b_buff_addr_6 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_5

]]></Node>
<StgValue><ssdm name="b_buff_addr_6"/></StgValue>
</operation>

<operation id="2158" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:32  %add_ln29_100 = add i14 %mul_ln29, 7

]]></Node>
<StgValue><ssdm name="add_ln29_100"/></StgValue>
</operation>

<operation id="2159" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:33  %sext_ln29_6 = sext i14 %add_ln29_100 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_6"/></StgValue>
</operation>

<operation id="2160" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:34  %b_buff_addr_7 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_6

]]></Node>
<StgValue><ssdm name="b_buff_addr_7"/></StgValue>
</operation>

<operation id="2161" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:480  %tmp_59 = call i64 @llvm.part.select.i64(i64 %shl_ln29_13, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2162" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:481  %select_ln29_28 = select i1 %icmp_ln29_7, i64 %tmp_59, i64 %shl_ln29_13

]]></Node>
<StgValue><ssdm name="select_ln29_28"/></StgValue>
</operation>

<operation id="2163" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:485  %and_ln29_13 = and i64 %select_ln29_28, %and_ln29_12

]]></Node>
<StgValue><ssdm name="and_ln29_13"/></StgValue>
</operation>

<operation id="2164" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:487  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_6, i64 %and_ln29_13, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2165" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:505  %tmp_60 = call i64 @llvm.part.select.i64(i64 %shl_ln29_15, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2166" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:506  %select_ln29_32 = select i1 %icmp_ln29_8, i64 %tmp_60, i64 %shl_ln29_15

]]></Node>
<StgValue><ssdm name="select_ln29_32"/></StgValue>
</operation>

<operation id="2167" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:510  %and_ln29_15 = and i64 %select_ln29_32, %and_ln29_14

]]></Node>
<StgValue><ssdm name="and_ln29_15"/></StgValue>
</operation>

<operation id="2168" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:512  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_7, i64 %and_ln29_15, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2169" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:516  %b_load_8 = load i32* %b_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="2170" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:520  %zext_ln29_153 = zext i32 %b_load_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_153"/></StgValue>
</operation>

<operation id="2171" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:521  %xor_ln29_16 = xor i7 %zext_ln29_151, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_16"/></StgValue>
</operation>

<operation id="2172" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:524  %select_ln29_35 = select i1 %icmp_ln29_9, i7 %xor_ln29_16, i7 %zext_ln29_151

]]></Node>
<StgValue><ssdm name="select_ln29_35"/></StgValue>
</operation>

<operation id="2173" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:526  %zext_ln29_154 = zext i7 %select_ln29_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_154"/></StgValue>
</operation>

<operation id="2174" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:529  %shl_ln29_17 = shl i64 %zext_ln29_153, %zext_ln29_154

]]></Node>
<StgValue><ssdm name="shl_ln29_17"/></StgValue>
</operation>

<operation id="2175" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:541  %b_load_9 = load i32* %b_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>

<operation id="2176" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:545  %zext_ln29_159 = zext i32 %b_load_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_159"/></StgValue>
</operation>

<operation id="2177" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:546  %xor_ln29_18 = xor i7 %zext_ln29_157, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_18"/></StgValue>
</operation>

<operation id="2178" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:549  %select_ln29_39 = select i1 %icmp_ln29_10, i7 %xor_ln29_18, i7 %zext_ln29_157

]]></Node>
<StgValue><ssdm name="select_ln29_39"/></StgValue>
</operation>

<operation id="2179" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:551  %zext_ln29_160 = zext i7 %select_ln29_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_160"/></StgValue>
</operation>

<operation id="2180" st_id="59" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:554  %shl_ln29_19 = shl i64 %zext_ln29_159, %zext_ln29_160

]]></Node>
<StgValue><ssdm name="shl_ln29_19"/></StgValue>
</operation>

<operation id="2181" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:563  %add_ln29_6 = add i14 %phi_mul101, 10

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="2182" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:564  %zext_ln29_11 = zext i14 %add_ln29_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_11"/></StgValue>
</operation>

<operation id="2183" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:565  %b_addr_10 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_11

]]></Node>
<StgValue><ssdm name="b_addr_10"/></StgValue>
</operation>

<operation id="2184" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:566  %b_load_10 = load i32* %b_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="2185" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:588  %add_ln29_7 = add i14 %phi_mul101, 11

]]></Node>
<StgValue><ssdm name="add_ln29_7"/></StgValue>
</operation>

<operation id="2186" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:589  %zext_ln29_12 = zext i14 %add_ln29_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_12"/></StgValue>
</operation>

<operation id="2187" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:590  %b_addr_11 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_12

]]></Node>
<StgValue><ssdm name="b_addr_11"/></StgValue>
</operation>

<operation id="2188" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:591  %b_load_11 = load i32* %b_addr_11, align 4

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2189" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:35  %add_ln29_101 = add i14 %mul_ln29, 8

]]></Node>
<StgValue><ssdm name="add_ln29_101"/></StgValue>
</operation>

<operation id="2190" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:36  %sext_ln29_7 = sext i14 %add_ln29_101 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_7"/></StgValue>
</operation>

<operation id="2191" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:37  %b_buff_addr_8 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_7

]]></Node>
<StgValue><ssdm name="b_buff_addr_8"/></StgValue>
</operation>

<operation id="2192" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:38  %add_ln29_102 = add i14 %mul_ln29, 9

]]></Node>
<StgValue><ssdm name="add_ln29_102"/></StgValue>
</operation>

<operation id="2193" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:39  %sext_ln29_8 = sext i14 %add_ln29_102 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_8"/></StgValue>
</operation>

<operation id="2194" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:40  %b_buff_addr_9 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_8

]]></Node>
<StgValue><ssdm name="b_buff_addr_9"/></StgValue>
</operation>

<operation id="2195" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:530  %tmp_61 = call i64 @llvm.part.select.i64(i64 %shl_ln29_17, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2196" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:531  %select_ln29_36 = select i1 %icmp_ln29_9, i64 %tmp_61, i64 %shl_ln29_17

]]></Node>
<StgValue><ssdm name="select_ln29_36"/></StgValue>
</operation>

<operation id="2197" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:535  %and_ln29_17 = and i64 %select_ln29_36, %and_ln29_16

]]></Node>
<StgValue><ssdm name="and_ln29_17"/></StgValue>
</operation>

<operation id="2198" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:537  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_8, i64 %and_ln29_17, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2199" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:555  %tmp_62 = call i64 @llvm.part.select.i64(i64 %shl_ln29_19, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2200" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:556  %select_ln29_40 = select i1 %icmp_ln29_10, i64 %tmp_62, i64 %shl_ln29_19

]]></Node>
<StgValue><ssdm name="select_ln29_40"/></StgValue>
</operation>

<operation id="2201" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:560  %and_ln29_19 = and i64 %select_ln29_40, %and_ln29_18

]]></Node>
<StgValue><ssdm name="and_ln29_19"/></StgValue>
</operation>

<operation id="2202" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:562  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_9, i64 %and_ln29_19, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2203" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:566  %b_load_10 = load i32* %b_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="2204" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:570  %zext_ln29_165 = zext i32 %b_load_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_165"/></StgValue>
</operation>

<operation id="2205" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:571  %xor_ln29_20 = xor i7 %zext_ln29_163, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_20"/></StgValue>
</operation>

<operation id="2206" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:574  %select_ln29_43 = select i1 %icmp_ln29_11, i7 %xor_ln29_20, i7 %zext_ln29_163

]]></Node>
<StgValue><ssdm name="select_ln29_43"/></StgValue>
</operation>

<operation id="2207" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:576  %zext_ln29_166 = zext i7 %select_ln29_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_166"/></StgValue>
</operation>

<operation id="2208" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:579  %shl_ln29_21 = shl i64 %zext_ln29_165, %zext_ln29_166

]]></Node>
<StgValue><ssdm name="shl_ln29_21"/></StgValue>
</operation>

<operation id="2209" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:591  %b_load_11 = load i32* %b_addr_11, align 4

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>

<operation id="2210" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:595  %zext_ln29_171 = zext i32 %b_load_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_171"/></StgValue>
</operation>

<operation id="2211" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:596  %xor_ln29_22 = xor i7 %zext_ln29_169, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_22"/></StgValue>
</operation>

<operation id="2212" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:599  %select_ln29_47 = select i1 %icmp_ln29_12, i7 %xor_ln29_22, i7 %zext_ln29_169

]]></Node>
<StgValue><ssdm name="select_ln29_47"/></StgValue>
</operation>

<operation id="2213" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:601  %zext_ln29_172 = zext i7 %select_ln29_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_172"/></StgValue>
</operation>

<operation id="2214" st_id="60" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:604  %shl_ln29_23 = shl i64 %zext_ln29_171, %zext_ln29_172

]]></Node>
<StgValue><ssdm name="shl_ln29_23"/></StgValue>
</operation>

<operation id="2215" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:613  %add_ln29_8 = add i14 %phi_mul101, 12

]]></Node>
<StgValue><ssdm name="add_ln29_8"/></StgValue>
</operation>

<operation id="2216" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:614  %zext_ln29_13 = zext i14 %add_ln29_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_13"/></StgValue>
</operation>

<operation id="2217" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:615  %b_addr_12 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_13

]]></Node>
<StgValue><ssdm name="b_addr_12"/></StgValue>
</operation>

<operation id="2218" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:616  %b_load_12 = load i32* %b_addr_12, align 4

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="2219" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:638  %add_ln29_9 = add i14 %phi_mul101, 13

]]></Node>
<StgValue><ssdm name="add_ln29_9"/></StgValue>
</operation>

<operation id="2220" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:639  %zext_ln29_14 = zext i14 %add_ln29_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_14"/></StgValue>
</operation>

<operation id="2221" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:640  %b_addr_13 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_14

]]></Node>
<StgValue><ssdm name="b_addr_13"/></StgValue>
</operation>

<operation id="2222" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:641  %b_load_13 = load i32* %b_addr_13, align 4

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2223" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:41  %add_ln29_103 = add i14 %mul_ln29, 10

]]></Node>
<StgValue><ssdm name="add_ln29_103"/></StgValue>
</operation>

<operation id="2224" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:42  %sext_ln29_9 = sext i14 %add_ln29_103 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_9"/></StgValue>
</operation>

<operation id="2225" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:43  %b_buff_addr_10 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_9

]]></Node>
<StgValue><ssdm name="b_buff_addr_10"/></StgValue>
</operation>

<operation id="2226" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:44  %add_ln29_104 = add i14 %mul_ln29, 11

]]></Node>
<StgValue><ssdm name="add_ln29_104"/></StgValue>
</operation>

<operation id="2227" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:45  %sext_ln29_10 = sext i14 %add_ln29_104 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_10"/></StgValue>
</operation>

<operation id="2228" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:46  %b_buff_addr_11 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_10

]]></Node>
<StgValue><ssdm name="b_buff_addr_11"/></StgValue>
</operation>

<operation id="2229" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:580  %tmp_63 = call i64 @llvm.part.select.i64(i64 %shl_ln29_21, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2230" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:581  %select_ln29_44 = select i1 %icmp_ln29_11, i64 %tmp_63, i64 %shl_ln29_21

]]></Node>
<StgValue><ssdm name="select_ln29_44"/></StgValue>
</operation>

<operation id="2231" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:585  %and_ln29_21 = and i64 %select_ln29_44, %and_ln29_20

]]></Node>
<StgValue><ssdm name="and_ln29_21"/></StgValue>
</operation>

<operation id="2232" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:587  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_10, i64 %and_ln29_21, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2233" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:605  %tmp_64 = call i64 @llvm.part.select.i64(i64 %shl_ln29_23, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2234" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:606  %select_ln29_48 = select i1 %icmp_ln29_12, i64 %tmp_64, i64 %shl_ln29_23

]]></Node>
<StgValue><ssdm name="select_ln29_48"/></StgValue>
</operation>

<operation id="2235" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:610  %and_ln29_23 = and i64 %select_ln29_48, %and_ln29_22

]]></Node>
<StgValue><ssdm name="and_ln29_23"/></StgValue>
</operation>

<operation id="2236" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:612  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_11, i64 %and_ln29_23, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2237" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:616  %b_load_12 = load i32* %b_addr_12, align 4

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="2238" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:620  %zext_ln29_177 = zext i32 %b_load_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_177"/></StgValue>
</operation>

<operation id="2239" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:621  %xor_ln29_24 = xor i7 %zext_ln29_175, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_24"/></StgValue>
</operation>

<operation id="2240" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:624  %select_ln29_51 = select i1 %icmp_ln29_13, i7 %xor_ln29_24, i7 %zext_ln29_175

]]></Node>
<StgValue><ssdm name="select_ln29_51"/></StgValue>
</operation>

<operation id="2241" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:626  %zext_ln29_178 = zext i7 %select_ln29_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_178"/></StgValue>
</operation>

<operation id="2242" st_id="61" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:629  %shl_ln29_25 = shl i64 %zext_ln29_177, %zext_ln29_178

]]></Node>
<StgValue><ssdm name="shl_ln29_25"/></StgValue>
</operation>

<operation id="2243" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:641  %b_load_13 = load i32* %b_addr_13, align 4

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>

<operation id="2244" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:645  %zext_ln29_183 = zext i32 %b_load_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_183"/></StgValue>
</operation>

<operation id="2245" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:646  %xor_ln29_26 = xor i7 %zext_ln29_181, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_26"/></StgValue>
</operation>

<operation id="2246" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:649  %select_ln29_55 = select i1 %icmp_ln29_14, i7 %xor_ln29_26, i7 %zext_ln29_181

]]></Node>
<StgValue><ssdm name="select_ln29_55"/></StgValue>
</operation>

<operation id="2247" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:651  %zext_ln29_184 = zext i7 %select_ln29_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_184"/></StgValue>
</operation>

<operation id="2248" st_id="61" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:654  %shl_ln29_27 = shl i64 %zext_ln29_183, %zext_ln29_184

]]></Node>
<StgValue><ssdm name="shl_ln29_27"/></StgValue>
</operation>

<operation id="2249" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:663  %add_ln29_10 = add i14 %phi_mul101, 14

]]></Node>
<StgValue><ssdm name="add_ln29_10"/></StgValue>
</operation>

<operation id="2250" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:664  %zext_ln29_15 = zext i14 %add_ln29_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_15"/></StgValue>
</operation>

<operation id="2251" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:665  %b_addr_14 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_15

]]></Node>
<StgValue><ssdm name="b_addr_14"/></StgValue>
</operation>

<operation id="2252" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:666  %b_load_14 = load i32* %b_addr_14, align 4

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="2253" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:688  %add_ln29_11 = add i14 %phi_mul101, 15

]]></Node>
<StgValue><ssdm name="add_ln29_11"/></StgValue>
</operation>

<operation id="2254" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:689  %zext_ln29_16 = zext i14 %add_ln29_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_16"/></StgValue>
</operation>

<operation id="2255" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:690  %b_addr_15 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_16

]]></Node>
<StgValue><ssdm name="b_addr_15"/></StgValue>
</operation>

<operation id="2256" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:691  %b_load_15 = load i32* %b_addr_15, align 4

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2257" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:47  %add_ln29_105 = add i14 %mul_ln29, 12

]]></Node>
<StgValue><ssdm name="add_ln29_105"/></StgValue>
</operation>

<operation id="2258" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:48  %sext_ln29_11 = sext i14 %add_ln29_105 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_11"/></StgValue>
</operation>

<operation id="2259" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:49  %b_buff_addr_12 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_11

]]></Node>
<StgValue><ssdm name="b_buff_addr_12"/></StgValue>
</operation>

<operation id="2260" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:50  %add_ln29_106 = add i14 %mul_ln29, 13

]]></Node>
<StgValue><ssdm name="add_ln29_106"/></StgValue>
</operation>

<operation id="2261" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:51  %sext_ln29_12 = sext i14 %add_ln29_106 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_12"/></StgValue>
</operation>

<operation id="2262" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:52  %b_buff_addr_13 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_12

]]></Node>
<StgValue><ssdm name="b_buff_addr_13"/></StgValue>
</operation>

<operation id="2263" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:630  %tmp_65 = call i64 @llvm.part.select.i64(i64 %shl_ln29_25, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2264" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:631  %select_ln29_52 = select i1 %icmp_ln29_13, i64 %tmp_65, i64 %shl_ln29_25

]]></Node>
<StgValue><ssdm name="select_ln29_52"/></StgValue>
</operation>

<operation id="2265" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:635  %and_ln29_25 = and i64 %select_ln29_52, %and_ln29_24

]]></Node>
<StgValue><ssdm name="and_ln29_25"/></StgValue>
</operation>

<operation id="2266" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:637  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_12, i64 %and_ln29_25, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2267" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:655  %tmp_66 = call i64 @llvm.part.select.i64(i64 %shl_ln29_27, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2268" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:656  %select_ln29_56 = select i1 %icmp_ln29_14, i64 %tmp_66, i64 %shl_ln29_27

]]></Node>
<StgValue><ssdm name="select_ln29_56"/></StgValue>
</operation>

<operation id="2269" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:660  %and_ln29_27 = and i64 %select_ln29_56, %and_ln29_26

]]></Node>
<StgValue><ssdm name="and_ln29_27"/></StgValue>
</operation>

<operation id="2270" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:662  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_13, i64 %and_ln29_27, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2271" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:666  %b_load_14 = load i32* %b_addr_14, align 4

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="2272" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:670  %zext_ln29_189 = zext i32 %b_load_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_189"/></StgValue>
</operation>

<operation id="2273" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:671  %xor_ln29_28 = xor i7 %zext_ln29_187, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_28"/></StgValue>
</operation>

<operation id="2274" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:674  %select_ln29_59 = select i1 %icmp_ln29_15, i7 %xor_ln29_28, i7 %zext_ln29_187

]]></Node>
<StgValue><ssdm name="select_ln29_59"/></StgValue>
</operation>

<operation id="2275" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:676  %zext_ln29_190 = zext i7 %select_ln29_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_190"/></StgValue>
</operation>

<operation id="2276" st_id="62" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:679  %shl_ln29_29 = shl i64 %zext_ln29_189, %zext_ln29_190

]]></Node>
<StgValue><ssdm name="shl_ln29_29"/></StgValue>
</operation>

<operation id="2277" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:691  %b_load_15 = load i32* %b_addr_15, align 4

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>

<operation id="2278" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:695  %zext_ln29_195 = zext i32 %b_load_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_195"/></StgValue>
</operation>

<operation id="2279" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:696  %xor_ln29_30 = xor i7 %zext_ln29_193, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_30"/></StgValue>
</operation>

<operation id="2280" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:699  %select_ln29_63 = select i1 %icmp_ln29_16, i7 %xor_ln29_30, i7 %zext_ln29_193

]]></Node>
<StgValue><ssdm name="select_ln29_63"/></StgValue>
</operation>

<operation id="2281" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:701  %zext_ln29_196 = zext i7 %select_ln29_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_196"/></StgValue>
</operation>

<operation id="2282" st_id="62" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:704  %shl_ln29_31 = shl i64 %zext_ln29_195, %zext_ln29_196

]]></Node>
<StgValue><ssdm name="shl_ln29_31"/></StgValue>
</operation>

<operation id="2283" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:713  %add_ln29_12 = add i14 %phi_mul101, 16

]]></Node>
<StgValue><ssdm name="add_ln29_12"/></StgValue>
</operation>

<operation id="2284" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:714  %zext_ln29_17 = zext i14 %add_ln29_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_17"/></StgValue>
</operation>

<operation id="2285" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:715  %b_addr_16 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_17

]]></Node>
<StgValue><ssdm name="b_addr_16"/></StgValue>
</operation>

<operation id="2286" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:716  %b_load_16 = load i32* %b_addr_16, align 4

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="2287" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:738  %add_ln29_13 = add i14 %phi_mul101, 17

]]></Node>
<StgValue><ssdm name="add_ln29_13"/></StgValue>
</operation>

<operation id="2288" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:739  %zext_ln29_18 = zext i14 %add_ln29_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_18"/></StgValue>
</operation>

<operation id="2289" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:740  %b_addr_17 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_18

]]></Node>
<StgValue><ssdm name="b_addr_17"/></StgValue>
</operation>

<operation id="2290" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:741  %b_load_17 = load i32* %b_addr_17, align 4

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2291" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:53  %add_ln29_107 = add i14 %mul_ln29, 14

]]></Node>
<StgValue><ssdm name="add_ln29_107"/></StgValue>
</operation>

<operation id="2292" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:54  %sext_ln29_13 = sext i14 %add_ln29_107 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_13"/></StgValue>
</operation>

<operation id="2293" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:55  %b_buff_addr_14 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_13

]]></Node>
<StgValue><ssdm name="b_buff_addr_14"/></StgValue>
</operation>

<operation id="2294" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:56  %add_ln29_108 = add i14 %mul_ln29, 15

]]></Node>
<StgValue><ssdm name="add_ln29_108"/></StgValue>
</operation>

<operation id="2295" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:57  %sext_ln29_14 = sext i14 %add_ln29_108 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_14"/></StgValue>
</operation>

<operation id="2296" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:58  %b_buff_addr_15 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_14

]]></Node>
<StgValue><ssdm name="b_buff_addr_15"/></StgValue>
</operation>

<operation id="2297" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:680  %tmp_67 = call i64 @llvm.part.select.i64(i64 %shl_ln29_29, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2298" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:681  %select_ln29_60 = select i1 %icmp_ln29_15, i64 %tmp_67, i64 %shl_ln29_29

]]></Node>
<StgValue><ssdm name="select_ln29_60"/></StgValue>
</operation>

<operation id="2299" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:685  %and_ln29_29 = and i64 %select_ln29_60, %and_ln29_28

]]></Node>
<StgValue><ssdm name="and_ln29_29"/></StgValue>
</operation>

<operation id="2300" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:687  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_14, i64 %and_ln29_29, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2301" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:705  %tmp_68 = call i64 @llvm.part.select.i64(i64 %shl_ln29_31, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2302" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:706  %select_ln29_64 = select i1 %icmp_ln29_16, i64 %tmp_68, i64 %shl_ln29_31

]]></Node>
<StgValue><ssdm name="select_ln29_64"/></StgValue>
</operation>

<operation id="2303" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:710  %and_ln29_31 = and i64 %select_ln29_64, %and_ln29_30

]]></Node>
<StgValue><ssdm name="and_ln29_31"/></StgValue>
</operation>

<operation id="2304" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:712  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_15, i64 %and_ln29_31, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2305" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:716  %b_load_16 = load i32* %b_addr_16, align 4

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="2306" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:720  %zext_ln29_201 = zext i32 %b_load_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_201"/></StgValue>
</operation>

<operation id="2307" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:721  %xor_ln29_32 = xor i7 %zext_ln29_199, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_32"/></StgValue>
</operation>

<operation id="2308" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:724  %select_ln29_67 = select i1 %icmp_ln29_17, i7 %xor_ln29_32, i7 %zext_ln29_199

]]></Node>
<StgValue><ssdm name="select_ln29_67"/></StgValue>
</operation>

<operation id="2309" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:726  %zext_ln29_202 = zext i7 %select_ln29_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_202"/></StgValue>
</operation>

<operation id="2310" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:729  %shl_ln29_33 = shl i64 %zext_ln29_201, %zext_ln29_202

]]></Node>
<StgValue><ssdm name="shl_ln29_33"/></StgValue>
</operation>

<operation id="2311" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:741  %b_load_17 = load i32* %b_addr_17, align 4

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>

<operation id="2312" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:745  %zext_ln29_207 = zext i32 %b_load_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_207"/></StgValue>
</operation>

<operation id="2313" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:746  %xor_ln29_34 = xor i7 %zext_ln29_205, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_34"/></StgValue>
</operation>

<operation id="2314" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:749  %select_ln29_71 = select i1 %icmp_ln29_18, i7 %xor_ln29_34, i7 %zext_ln29_205

]]></Node>
<StgValue><ssdm name="select_ln29_71"/></StgValue>
</operation>

<operation id="2315" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:751  %zext_ln29_208 = zext i7 %select_ln29_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_208"/></StgValue>
</operation>

<operation id="2316" st_id="63" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:754  %shl_ln29_35 = shl i64 %zext_ln29_207, %zext_ln29_208

]]></Node>
<StgValue><ssdm name="shl_ln29_35"/></StgValue>
</operation>

<operation id="2317" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:763  %add_ln29_14 = add i14 %phi_mul101, 18

]]></Node>
<StgValue><ssdm name="add_ln29_14"/></StgValue>
</operation>

<operation id="2318" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:764  %zext_ln29_19 = zext i14 %add_ln29_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_19"/></StgValue>
</operation>

<operation id="2319" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:765  %b_addr_18 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_19

]]></Node>
<StgValue><ssdm name="b_addr_18"/></StgValue>
</operation>

<operation id="2320" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:766  %b_load_18 = load i32* %b_addr_18, align 4

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="2321" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:788  %add_ln29_15 = add i14 %phi_mul101, 19

]]></Node>
<StgValue><ssdm name="add_ln29_15"/></StgValue>
</operation>

<operation id="2322" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:789  %zext_ln29_20 = zext i14 %add_ln29_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_20"/></StgValue>
</operation>

<operation id="2323" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:790  %b_addr_19 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_20

]]></Node>
<StgValue><ssdm name="b_addr_19"/></StgValue>
</operation>

<operation id="2324" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:791  %b_load_19 = load i32* %b_addr_19, align 4

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2325" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:59  %add_ln29_109 = add i14 %mul_ln29, 16

]]></Node>
<StgValue><ssdm name="add_ln29_109"/></StgValue>
</operation>

<operation id="2326" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:60  %sext_ln29_15 = sext i14 %add_ln29_109 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_15"/></StgValue>
</operation>

<operation id="2327" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:61  %b_buff_addr_16 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_15

]]></Node>
<StgValue><ssdm name="b_buff_addr_16"/></StgValue>
</operation>

<operation id="2328" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:62  %add_ln29_110 = add i14 %mul_ln29, 17

]]></Node>
<StgValue><ssdm name="add_ln29_110"/></StgValue>
</operation>

<operation id="2329" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:63  %sext_ln29_16 = sext i14 %add_ln29_110 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_16"/></StgValue>
</operation>

<operation id="2330" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:64  %b_buff_addr_17 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_16

]]></Node>
<StgValue><ssdm name="b_buff_addr_17"/></StgValue>
</operation>

<operation id="2331" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:730  %tmp_69 = call i64 @llvm.part.select.i64(i64 %shl_ln29_33, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2332" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:731  %select_ln29_68 = select i1 %icmp_ln29_17, i64 %tmp_69, i64 %shl_ln29_33

]]></Node>
<StgValue><ssdm name="select_ln29_68"/></StgValue>
</operation>

<operation id="2333" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:735  %and_ln29_33 = and i64 %select_ln29_68, %and_ln29_32

]]></Node>
<StgValue><ssdm name="and_ln29_33"/></StgValue>
</operation>

<operation id="2334" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:737  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_16, i64 %and_ln29_33, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2335" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:755  %tmp_70 = call i64 @llvm.part.select.i64(i64 %shl_ln29_35, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2336" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:756  %select_ln29_72 = select i1 %icmp_ln29_18, i64 %tmp_70, i64 %shl_ln29_35

]]></Node>
<StgValue><ssdm name="select_ln29_72"/></StgValue>
</operation>

<operation id="2337" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:760  %and_ln29_35 = and i64 %select_ln29_72, %and_ln29_34

]]></Node>
<StgValue><ssdm name="and_ln29_35"/></StgValue>
</operation>

<operation id="2338" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:762  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_17, i64 %and_ln29_35, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2339" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:766  %b_load_18 = load i32* %b_addr_18, align 4

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="2340" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:770  %zext_ln29_213 = zext i32 %b_load_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_213"/></StgValue>
</operation>

<operation id="2341" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:771  %xor_ln29_36 = xor i7 %zext_ln29_211, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_36"/></StgValue>
</operation>

<operation id="2342" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:774  %select_ln29_75 = select i1 %icmp_ln29_19, i7 %xor_ln29_36, i7 %zext_ln29_211

]]></Node>
<StgValue><ssdm name="select_ln29_75"/></StgValue>
</operation>

<operation id="2343" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:776  %zext_ln29_214 = zext i7 %select_ln29_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_214"/></StgValue>
</operation>

<operation id="2344" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:779  %shl_ln29_37 = shl i64 %zext_ln29_213, %zext_ln29_214

]]></Node>
<StgValue><ssdm name="shl_ln29_37"/></StgValue>
</operation>

<operation id="2345" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:791  %b_load_19 = load i32* %b_addr_19, align 4

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>

<operation id="2346" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:795  %zext_ln29_219 = zext i32 %b_load_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_219"/></StgValue>
</operation>

<operation id="2347" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:796  %xor_ln29_38 = xor i7 %zext_ln29_217, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_38"/></StgValue>
</operation>

<operation id="2348" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:799  %select_ln29_79 = select i1 %icmp_ln29_20, i7 %xor_ln29_38, i7 %zext_ln29_217

]]></Node>
<StgValue><ssdm name="select_ln29_79"/></StgValue>
</operation>

<operation id="2349" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:801  %zext_ln29_220 = zext i7 %select_ln29_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_220"/></StgValue>
</operation>

<operation id="2350" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:804  %shl_ln29_39 = shl i64 %zext_ln29_219, %zext_ln29_220

]]></Node>
<StgValue><ssdm name="shl_ln29_39"/></StgValue>
</operation>

<operation id="2351" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:813  %add_ln29_16 = add i14 %phi_mul101, 20

]]></Node>
<StgValue><ssdm name="add_ln29_16"/></StgValue>
</operation>

<operation id="2352" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:814  %zext_ln29_21 = zext i14 %add_ln29_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_21"/></StgValue>
</operation>

<operation id="2353" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:815  %b_addr_20 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_21

]]></Node>
<StgValue><ssdm name="b_addr_20"/></StgValue>
</operation>

<operation id="2354" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:816  %b_load_20 = load i32* %b_addr_20, align 4

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>

<operation id="2355" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:838  %add_ln29_17 = add i14 %phi_mul101, 21

]]></Node>
<StgValue><ssdm name="add_ln29_17"/></StgValue>
</operation>

<operation id="2356" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:839  %zext_ln29_22 = zext i14 %add_ln29_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_22"/></StgValue>
</operation>

<operation id="2357" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:840  %b_addr_21 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_22

]]></Node>
<StgValue><ssdm name="b_addr_21"/></StgValue>
</operation>

<operation id="2358" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:841  %b_load_21 = load i32* %b_addr_21, align 4

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2359" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:65  %add_ln29_111 = add i14 %mul_ln29, 18

]]></Node>
<StgValue><ssdm name="add_ln29_111"/></StgValue>
</operation>

<operation id="2360" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:66  %sext_ln29_17 = sext i14 %add_ln29_111 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_17"/></StgValue>
</operation>

<operation id="2361" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:67  %b_buff_addr_18 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_17

]]></Node>
<StgValue><ssdm name="b_buff_addr_18"/></StgValue>
</operation>

<operation id="2362" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:68  %add_ln29_112 = add i14 %mul_ln29, 19

]]></Node>
<StgValue><ssdm name="add_ln29_112"/></StgValue>
</operation>

<operation id="2363" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:69  %sext_ln29_18 = sext i14 %add_ln29_112 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_18"/></StgValue>
</operation>

<operation id="2364" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:70  %b_buff_addr_19 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_18

]]></Node>
<StgValue><ssdm name="b_buff_addr_19"/></StgValue>
</operation>

<operation id="2365" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:780  %tmp_71 = call i64 @llvm.part.select.i64(i64 %shl_ln29_37, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2366" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:781  %select_ln29_76 = select i1 %icmp_ln29_19, i64 %tmp_71, i64 %shl_ln29_37

]]></Node>
<StgValue><ssdm name="select_ln29_76"/></StgValue>
</operation>

<operation id="2367" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:785  %and_ln29_37 = and i64 %select_ln29_76, %and_ln29_36

]]></Node>
<StgValue><ssdm name="and_ln29_37"/></StgValue>
</operation>

<operation id="2368" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:787  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_18, i64 %and_ln29_37, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2369" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:805  %tmp_72 = call i64 @llvm.part.select.i64(i64 %shl_ln29_39, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2370" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:806  %select_ln29_80 = select i1 %icmp_ln29_20, i64 %tmp_72, i64 %shl_ln29_39

]]></Node>
<StgValue><ssdm name="select_ln29_80"/></StgValue>
</operation>

<operation id="2371" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:810  %and_ln29_39 = and i64 %select_ln29_80, %and_ln29_38

]]></Node>
<StgValue><ssdm name="and_ln29_39"/></StgValue>
</operation>

<operation id="2372" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:812  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_19, i64 %and_ln29_39, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2373" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:816  %b_load_20 = load i32* %b_addr_20, align 4

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>

<operation id="2374" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:820  %zext_ln29_225 = zext i32 %b_load_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_225"/></StgValue>
</operation>

<operation id="2375" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:821  %xor_ln29_40 = xor i7 %zext_ln29_223, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_40"/></StgValue>
</operation>

<operation id="2376" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:824  %select_ln29_83 = select i1 %icmp_ln29_21, i7 %xor_ln29_40, i7 %zext_ln29_223

]]></Node>
<StgValue><ssdm name="select_ln29_83"/></StgValue>
</operation>

<operation id="2377" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:826  %zext_ln29_226 = zext i7 %select_ln29_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_226"/></StgValue>
</operation>

<operation id="2378" st_id="65" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:829  %shl_ln29_41 = shl i64 %zext_ln29_225, %zext_ln29_226

]]></Node>
<StgValue><ssdm name="shl_ln29_41"/></StgValue>
</operation>

<operation id="2379" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:841  %b_load_21 = load i32* %b_addr_21, align 4

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>

<operation id="2380" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:845  %zext_ln29_231 = zext i32 %b_load_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_231"/></StgValue>
</operation>

<operation id="2381" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:846  %xor_ln29_42 = xor i7 %zext_ln29_229, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_42"/></StgValue>
</operation>

<operation id="2382" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:849  %select_ln29_87 = select i1 %icmp_ln29_22, i7 %xor_ln29_42, i7 %zext_ln29_229

]]></Node>
<StgValue><ssdm name="select_ln29_87"/></StgValue>
</operation>

<operation id="2383" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:851  %zext_ln29_232 = zext i7 %select_ln29_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_232"/></StgValue>
</operation>

<operation id="2384" st_id="65" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:854  %shl_ln29_43 = shl i64 %zext_ln29_231, %zext_ln29_232

]]></Node>
<StgValue><ssdm name="shl_ln29_43"/></StgValue>
</operation>

<operation id="2385" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:863  %add_ln29_18 = add i14 %phi_mul101, 22

]]></Node>
<StgValue><ssdm name="add_ln29_18"/></StgValue>
</operation>

<operation id="2386" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:864  %zext_ln29_23 = zext i14 %add_ln29_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_23"/></StgValue>
</operation>

<operation id="2387" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:865  %b_addr_22 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_23

]]></Node>
<StgValue><ssdm name="b_addr_22"/></StgValue>
</operation>

<operation id="2388" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:866  %b_load_22 = load i32* %b_addr_22, align 4

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="2389" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:888  %add_ln29_19 = add i14 %phi_mul101, 23

]]></Node>
<StgValue><ssdm name="add_ln29_19"/></StgValue>
</operation>

<operation id="2390" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:889  %zext_ln29_24 = zext i14 %add_ln29_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_24"/></StgValue>
</operation>

<operation id="2391" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:890  %b_addr_23 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_24

]]></Node>
<StgValue><ssdm name="b_addr_23"/></StgValue>
</operation>

<operation id="2392" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:891  %b_load_23 = load i32* %b_addr_23, align 4

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2393" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:71  %add_ln29_113 = add i14 %mul_ln29, 20

]]></Node>
<StgValue><ssdm name="add_ln29_113"/></StgValue>
</operation>

<operation id="2394" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:72  %sext_ln29_19 = sext i14 %add_ln29_113 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_19"/></StgValue>
</operation>

<operation id="2395" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:73  %b_buff_addr_20 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_19

]]></Node>
<StgValue><ssdm name="b_buff_addr_20"/></StgValue>
</operation>

<operation id="2396" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:74  %add_ln29_114 = add i14 %mul_ln29, 21

]]></Node>
<StgValue><ssdm name="add_ln29_114"/></StgValue>
</operation>

<operation id="2397" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:75  %sext_ln29_20 = sext i14 %add_ln29_114 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_20"/></StgValue>
</operation>

<operation id="2398" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:76  %b_buff_addr_21 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_20

]]></Node>
<StgValue><ssdm name="b_buff_addr_21"/></StgValue>
</operation>

<operation id="2399" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:830  %tmp_73 = call i64 @llvm.part.select.i64(i64 %shl_ln29_41, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2400" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:831  %select_ln29_84 = select i1 %icmp_ln29_21, i64 %tmp_73, i64 %shl_ln29_41

]]></Node>
<StgValue><ssdm name="select_ln29_84"/></StgValue>
</operation>

<operation id="2401" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:835  %and_ln29_41 = and i64 %select_ln29_84, %and_ln29_40

]]></Node>
<StgValue><ssdm name="and_ln29_41"/></StgValue>
</operation>

<operation id="2402" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:837  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_20, i64 %and_ln29_41, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2403" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:855  %tmp_74 = call i64 @llvm.part.select.i64(i64 %shl_ln29_43, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2404" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:856  %select_ln29_88 = select i1 %icmp_ln29_22, i64 %tmp_74, i64 %shl_ln29_43

]]></Node>
<StgValue><ssdm name="select_ln29_88"/></StgValue>
</operation>

<operation id="2405" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:860  %and_ln29_43 = and i64 %select_ln29_88, %and_ln29_42

]]></Node>
<StgValue><ssdm name="and_ln29_43"/></StgValue>
</operation>

<operation id="2406" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:862  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_21, i64 %and_ln29_43, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2407" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:866  %b_load_22 = load i32* %b_addr_22, align 4

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="2408" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:870  %zext_ln29_237 = zext i32 %b_load_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_237"/></StgValue>
</operation>

<operation id="2409" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:871  %xor_ln29_44 = xor i7 %zext_ln29_235, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_44"/></StgValue>
</operation>

<operation id="2410" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:874  %select_ln29_91 = select i1 %icmp_ln29_23, i7 %xor_ln29_44, i7 %zext_ln29_235

]]></Node>
<StgValue><ssdm name="select_ln29_91"/></StgValue>
</operation>

<operation id="2411" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:876  %zext_ln29_238 = zext i7 %select_ln29_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_238"/></StgValue>
</operation>

<operation id="2412" st_id="66" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:879  %shl_ln29_45 = shl i64 %zext_ln29_237, %zext_ln29_238

]]></Node>
<StgValue><ssdm name="shl_ln29_45"/></StgValue>
</operation>

<operation id="2413" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:891  %b_load_23 = load i32* %b_addr_23, align 4

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>

<operation id="2414" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:895  %zext_ln29_243 = zext i32 %b_load_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_243"/></StgValue>
</operation>

<operation id="2415" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:896  %xor_ln29_46 = xor i7 %zext_ln29_241, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_46"/></StgValue>
</operation>

<operation id="2416" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:899  %select_ln29_95 = select i1 %icmp_ln29_24, i7 %xor_ln29_46, i7 %zext_ln29_241

]]></Node>
<StgValue><ssdm name="select_ln29_95"/></StgValue>
</operation>

<operation id="2417" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:901  %zext_ln29_244 = zext i7 %select_ln29_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_244"/></StgValue>
</operation>

<operation id="2418" st_id="66" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:904  %shl_ln29_47 = shl i64 %zext_ln29_243, %zext_ln29_244

]]></Node>
<StgValue><ssdm name="shl_ln29_47"/></StgValue>
</operation>

<operation id="2419" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:913  %add_ln29_20 = add i14 %phi_mul101, 24

]]></Node>
<StgValue><ssdm name="add_ln29_20"/></StgValue>
</operation>

<operation id="2420" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:914  %zext_ln29_25 = zext i14 %add_ln29_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_25"/></StgValue>
</operation>

<operation id="2421" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:915  %b_addr_24 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_25

]]></Node>
<StgValue><ssdm name="b_addr_24"/></StgValue>
</operation>

<operation id="2422" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:916  %b_load_24 = load i32* %b_addr_24, align 4

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="2423" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:938  %add_ln29_21 = add i14 %phi_mul101, 25

]]></Node>
<StgValue><ssdm name="add_ln29_21"/></StgValue>
</operation>

<operation id="2424" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:939  %zext_ln29_26 = zext i14 %add_ln29_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_26"/></StgValue>
</operation>

<operation id="2425" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:940  %b_addr_25 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_26

]]></Node>
<StgValue><ssdm name="b_addr_25"/></StgValue>
</operation>

<operation id="2426" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:941  %b_load_25 = load i32* %b_addr_25, align 4

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2427" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:77  %add_ln29_115 = add i14 %mul_ln29, 22

]]></Node>
<StgValue><ssdm name="add_ln29_115"/></StgValue>
</operation>

<operation id="2428" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:78  %sext_ln29_21 = sext i14 %add_ln29_115 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_21"/></StgValue>
</operation>

<operation id="2429" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:79  %b_buff_addr_22 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_21

]]></Node>
<StgValue><ssdm name="b_buff_addr_22"/></StgValue>
</operation>

<operation id="2430" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:80  %add_ln29_116 = add i14 %mul_ln29, 23

]]></Node>
<StgValue><ssdm name="add_ln29_116"/></StgValue>
</operation>

<operation id="2431" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:81  %sext_ln29_22 = sext i14 %add_ln29_116 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_22"/></StgValue>
</operation>

<operation id="2432" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:82  %b_buff_addr_23 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_22

]]></Node>
<StgValue><ssdm name="b_buff_addr_23"/></StgValue>
</operation>

<operation id="2433" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:880  %tmp_75 = call i64 @llvm.part.select.i64(i64 %shl_ln29_45, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="2434" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:881  %select_ln29_92 = select i1 %icmp_ln29_23, i64 %tmp_75, i64 %shl_ln29_45

]]></Node>
<StgValue><ssdm name="select_ln29_92"/></StgValue>
</operation>

<operation id="2435" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:885  %and_ln29_45 = and i64 %select_ln29_92, %and_ln29_44

]]></Node>
<StgValue><ssdm name="and_ln29_45"/></StgValue>
</operation>

<operation id="2436" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:887  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_22, i64 %and_ln29_45, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2437" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:905  %tmp_76 = call i64 @llvm.part.select.i64(i64 %shl_ln29_47, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="2438" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:906  %select_ln29_96 = select i1 %icmp_ln29_24, i64 %tmp_76, i64 %shl_ln29_47

]]></Node>
<StgValue><ssdm name="select_ln29_96"/></StgValue>
</operation>

<operation id="2439" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:910  %and_ln29_47 = and i64 %select_ln29_96, %and_ln29_46

]]></Node>
<StgValue><ssdm name="and_ln29_47"/></StgValue>
</operation>

<operation id="2440" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:912  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_23, i64 %and_ln29_47, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2441" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:916  %b_load_24 = load i32* %b_addr_24, align 4

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="2442" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:920  %zext_ln29_249 = zext i32 %b_load_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_249"/></StgValue>
</operation>

<operation id="2443" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:921  %xor_ln29_48 = xor i7 %zext_ln29_247, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_48"/></StgValue>
</operation>

<operation id="2444" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:924  %select_ln29_99 = select i1 %icmp_ln29_25, i7 %xor_ln29_48, i7 %zext_ln29_247

]]></Node>
<StgValue><ssdm name="select_ln29_99"/></StgValue>
</operation>

<operation id="2445" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:926  %zext_ln29_250 = zext i7 %select_ln29_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_250"/></StgValue>
</operation>

<operation id="2446" st_id="67" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:929  %shl_ln29_49 = shl i64 %zext_ln29_249, %zext_ln29_250

]]></Node>
<StgValue><ssdm name="shl_ln29_49"/></StgValue>
</operation>

<operation id="2447" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:941  %b_load_25 = load i32* %b_addr_25, align 4

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>

<operation id="2448" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:945  %zext_ln29_255 = zext i32 %b_load_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_255"/></StgValue>
</operation>

<operation id="2449" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:946  %xor_ln29_50 = xor i7 %zext_ln29_253, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_50"/></StgValue>
</operation>

<operation id="2450" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:949  %select_ln29_103 = select i1 %icmp_ln29_26, i7 %xor_ln29_50, i7 %zext_ln29_253

]]></Node>
<StgValue><ssdm name="select_ln29_103"/></StgValue>
</operation>

<operation id="2451" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:951  %zext_ln29_256 = zext i7 %select_ln29_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_256"/></StgValue>
</operation>

<operation id="2452" st_id="67" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:954  %shl_ln29_51 = shl i64 %zext_ln29_255, %zext_ln29_256

]]></Node>
<StgValue><ssdm name="shl_ln29_51"/></StgValue>
</operation>

<operation id="2453" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:963  %add_ln29_22 = add i14 %phi_mul101, 26

]]></Node>
<StgValue><ssdm name="add_ln29_22"/></StgValue>
</operation>

<operation id="2454" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:964  %zext_ln29_27 = zext i14 %add_ln29_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_27"/></StgValue>
</operation>

<operation id="2455" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:965  %b_addr_26 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_27

]]></Node>
<StgValue><ssdm name="b_addr_26"/></StgValue>
</operation>

<operation id="2456" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:966  %b_load_26 = load i32* %b_addr_26, align 4

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="2457" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:988  %add_ln29_23 = add i14 %phi_mul101, 27

]]></Node>
<StgValue><ssdm name="add_ln29_23"/></StgValue>
</operation>

<operation id="2458" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:989  %zext_ln29_28 = zext i14 %add_ln29_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_28"/></StgValue>
</operation>

<operation id="2459" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:990  %b_addr_27 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_28

]]></Node>
<StgValue><ssdm name="b_addr_27"/></StgValue>
</operation>

<operation id="2460" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:991  %b_load_27 = load i32* %b_addr_27, align 4

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2461" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:83  %add_ln29_117 = add i14 %mul_ln29, 24

]]></Node>
<StgValue><ssdm name="add_ln29_117"/></StgValue>
</operation>

<operation id="2462" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:84  %sext_ln29_23 = sext i14 %add_ln29_117 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_23"/></StgValue>
</operation>

<operation id="2463" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:85  %b_buff_addr_24 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_23

]]></Node>
<StgValue><ssdm name="b_buff_addr_24"/></StgValue>
</operation>

<operation id="2464" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:86  %add_ln29_118 = add i14 %mul_ln29, 25

]]></Node>
<StgValue><ssdm name="add_ln29_118"/></StgValue>
</operation>

<operation id="2465" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:87  %sext_ln29_24 = sext i14 %add_ln29_118 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_24"/></StgValue>
</operation>

<operation id="2466" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:88  %b_buff_addr_25 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_24

]]></Node>
<StgValue><ssdm name="b_buff_addr_25"/></StgValue>
</operation>

<operation id="2467" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:930  %tmp_77 = call i64 @llvm.part.select.i64(i64 %shl_ln29_49, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2468" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:931  %select_ln29_100 = select i1 %icmp_ln29_25, i64 %tmp_77, i64 %shl_ln29_49

]]></Node>
<StgValue><ssdm name="select_ln29_100"/></StgValue>
</operation>

<operation id="2469" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:935  %and_ln29_49 = and i64 %select_ln29_100, %and_ln29_48

]]></Node>
<StgValue><ssdm name="and_ln29_49"/></StgValue>
</operation>

<operation id="2470" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:937  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_24, i64 %and_ln29_49, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2471" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:955  %tmp_78 = call i64 @llvm.part.select.i64(i64 %shl_ln29_51, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2472" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:956  %select_ln29_104 = select i1 %icmp_ln29_26, i64 %tmp_78, i64 %shl_ln29_51

]]></Node>
<StgValue><ssdm name="select_ln29_104"/></StgValue>
</operation>

<operation id="2473" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:960  %and_ln29_51 = and i64 %select_ln29_104, %and_ln29_50

]]></Node>
<StgValue><ssdm name="and_ln29_51"/></StgValue>
</operation>

<operation id="2474" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:962  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_25, i64 %and_ln29_51, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2475" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:966  %b_load_26 = load i32* %b_addr_26, align 4

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="2476" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:970  %zext_ln29_261 = zext i32 %b_load_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_261"/></StgValue>
</operation>

<operation id="2477" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:971  %xor_ln29_52 = xor i7 %zext_ln29_259, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_52"/></StgValue>
</operation>

<operation id="2478" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:974  %select_ln29_107 = select i1 %icmp_ln29_27, i7 %xor_ln29_52, i7 %zext_ln29_259

]]></Node>
<StgValue><ssdm name="select_ln29_107"/></StgValue>
</operation>

<operation id="2479" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:976  %zext_ln29_262 = zext i7 %select_ln29_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_262"/></StgValue>
</operation>

<operation id="2480" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:979  %shl_ln29_53 = shl i64 %zext_ln29_261, %zext_ln29_262

]]></Node>
<StgValue><ssdm name="shl_ln29_53"/></StgValue>
</operation>

<operation id="2481" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:991  %b_load_27 = load i32* %b_addr_27, align 4

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>

<operation id="2482" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:995  %zext_ln29_267 = zext i32 %b_load_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_267"/></StgValue>
</operation>

<operation id="2483" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:996  %xor_ln29_54 = xor i7 %zext_ln29_265, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_54"/></StgValue>
</operation>

<operation id="2484" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:999  %select_ln29_111 = select i1 %icmp_ln29_28, i7 %xor_ln29_54, i7 %zext_ln29_265

]]></Node>
<StgValue><ssdm name="select_ln29_111"/></StgValue>
</operation>

<operation id="2485" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1001  %zext_ln29_268 = zext i7 %select_ln29_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_268"/></StgValue>
</operation>

<operation id="2486" st_id="68" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1004  %shl_ln29_55 = shl i64 %zext_ln29_267, %zext_ln29_268

]]></Node>
<StgValue><ssdm name="shl_ln29_55"/></StgValue>
</operation>

<operation id="2487" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1013  %add_ln29_24 = add i14 %phi_mul101, 28

]]></Node>
<StgValue><ssdm name="add_ln29_24"/></StgValue>
</operation>

<operation id="2488" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1014  %zext_ln29_29 = zext i14 %add_ln29_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_29"/></StgValue>
</operation>

<operation id="2489" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1015  %b_addr_28 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_29

]]></Node>
<StgValue><ssdm name="b_addr_28"/></StgValue>
</operation>

<operation id="2490" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1016  %b_load_28 = load i32* %b_addr_28, align 4

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="2491" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1038  %add_ln29_25 = add i14 %phi_mul101, 29

]]></Node>
<StgValue><ssdm name="add_ln29_25"/></StgValue>
</operation>

<operation id="2492" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1039  %zext_ln29_30 = zext i14 %add_ln29_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_30"/></StgValue>
</operation>

<operation id="2493" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1040  %b_addr_29 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_30

]]></Node>
<StgValue><ssdm name="b_addr_29"/></StgValue>
</operation>

<operation id="2494" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1041  %b_load_29 = load i32* %b_addr_29, align 4

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2495" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:89  %add_ln29_119 = add i14 %mul_ln29, 26

]]></Node>
<StgValue><ssdm name="add_ln29_119"/></StgValue>
</operation>

<operation id="2496" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:90  %sext_ln29_25 = sext i14 %add_ln29_119 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_25"/></StgValue>
</operation>

<operation id="2497" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:91  %b_buff_addr_26 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_25

]]></Node>
<StgValue><ssdm name="b_buff_addr_26"/></StgValue>
</operation>

<operation id="2498" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:92  %add_ln29_120 = add i14 %mul_ln29, 27

]]></Node>
<StgValue><ssdm name="add_ln29_120"/></StgValue>
</operation>

<operation id="2499" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:93  %sext_ln29_26 = sext i14 %add_ln29_120 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_26"/></StgValue>
</operation>

<operation id="2500" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:94  %b_buff_addr_27 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_26

]]></Node>
<StgValue><ssdm name="b_buff_addr_27"/></StgValue>
</operation>

<operation id="2501" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:980  %tmp_79 = call i64 @llvm.part.select.i64(i64 %shl_ln29_53, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="2502" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:981  %select_ln29_108 = select i1 %icmp_ln29_27, i64 %tmp_79, i64 %shl_ln29_53

]]></Node>
<StgValue><ssdm name="select_ln29_108"/></StgValue>
</operation>

<operation id="2503" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:985  %and_ln29_53 = and i64 %select_ln29_108, %and_ln29_52

]]></Node>
<StgValue><ssdm name="and_ln29_53"/></StgValue>
</operation>

<operation id="2504" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:987  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_26, i64 %and_ln29_53, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2505" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1005  %tmp_80 = call i64 @llvm.part.select.i64(i64 %shl_ln29_55, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="2506" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1006  %select_ln29_112 = select i1 %icmp_ln29_28, i64 %tmp_80, i64 %shl_ln29_55

]]></Node>
<StgValue><ssdm name="select_ln29_112"/></StgValue>
</operation>

<operation id="2507" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1010  %and_ln29_55 = and i64 %select_ln29_112, %and_ln29_54

]]></Node>
<StgValue><ssdm name="and_ln29_55"/></StgValue>
</operation>

<operation id="2508" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1012  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_27, i64 %and_ln29_55, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2509" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1016  %b_load_28 = load i32* %b_addr_28, align 4

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="2510" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1020  %zext_ln29_273 = zext i32 %b_load_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_273"/></StgValue>
</operation>

<operation id="2511" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1021  %xor_ln29_56 = xor i7 %zext_ln29_271, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_56"/></StgValue>
</operation>

<operation id="2512" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1024  %select_ln29_115 = select i1 %icmp_ln29_29, i7 %xor_ln29_56, i7 %zext_ln29_271

]]></Node>
<StgValue><ssdm name="select_ln29_115"/></StgValue>
</operation>

<operation id="2513" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1026  %zext_ln29_274 = zext i7 %select_ln29_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_274"/></StgValue>
</operation>

<operation id="2514" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1029  %shl_ln29_57 = shl i64 %zext_ln29_273, %zext_ln29_274

]]></Node>
<StgValue><ssdm name="shl_ln29_57"/></StgValue>
</operation>

<operation id="2515" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1041  %b_load_29 = load i32* %b_addr_29, align 4

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>

<operation id="2516" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1045  %zext_ln29_279 = zext i32 %b_load_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_279"/></StgValue>
</operation>

<operation id="2517" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1046  %xor_ln29_58 = xor i7 %zext_ln29_277, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_58"/></StgValue>
</operation>

<operation id="2518" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1049  %select_ln29_119 = select i1 %icmp_ln29_30, i7 %xor_ln29_58, i7 %zext_ln29_277

]]></Node>
<StgValue><ssdm name="select_ln29_119"/></StgValue>
</operation>

<operation id="2519" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1051  %zext_ln29_280 = zext i7 %select_ln29_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_280"/></StgValue>
</operation>

<operation id="2520" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1054  %shl_ln29_59 = shl i64 %zext_ln29_279, %zext_ln29_280

]]></Node>
<StgValue><ssdm name="shl_ln29_59"/></StgValue>
</operation>

<operation id="2521" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1063  %add_ln29_26 = add i14 %phi_mul101, 30

]]></Node>
<StgValue><ssdm name="add_ln29_26"/></StgValue>
</operation>

<operation id="2522" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1064  %zext_ln29_31 = zext i14 %add_ln29_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_31"/></StgValue>
</operation>

<operation id="2523" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1065  %b_addr_30 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_31

]]></Node>
<StgValue><ssdm name="b_addr_30"/></StgValue>
</operation>

<operation id="2524" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1066  %b_load_30 = load i32* %b_addr_30, align 4

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="2525" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1088  %add_ln29_27 = add i14 %phi_mul101, 31

]]></Node>
<StgValue><ssdm name="add_ln29_27"/></StgValue>
</operation>

<operation id="2526" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1089  %zext_ln29_32 = zext i14 %add_ln29_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_32"/></StgValue>
</operation>

<operation id="2527" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1090  %b_addr_31 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_32

]]></Node>
<StgValue><ssdm name="b_addr_31"/></StgValue>
</operation>

<operation id="2528" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1091  %b_load_31 = load i32* %b_addr_31, align 4

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2529" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:95  %add_ln29_121 = add i14 %mul_ln29, 28

]]></Node>
<StgValue><ssdm name="add_ln29_121"/></StgValue>
</operation>

<operation id="2530" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:96  %sext_ln29_27 = sext i14 %add_ln29_121 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_27"/></StgValue>
</operation>

<operation id="2531" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:97  %b_buff_addr_28 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_27

]]></Node>
<StgValue><ssdm name="b_buff_addr_28"/></StgValue>
</operation>

<operation id="2532" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:98  %add_ln29_122 = add i14 %mul_ln29, 29

]]></Node>
<StgValue><ssdm name="add_ln29_122"/></StgValue>
</operation>

<operation id="2533" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:99  %sext_ln29_28 = sext i14 %add_ln29_122 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_28"/></StgValue>
</operation>

<operation id="2534" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:100  %b_buff_addr_29 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_28

]]></Node>
<StgValue><ssdm name="b_buff_addr_29"/></StgValue>
</operation>

<operation id="2535" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1030  %tmp_81 = call i64 @llvm.part.select.i64(i64 %shl_ln29_57, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="2536" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1031  %select_ln29_116 = select i1 %icmp_ln29_29, i64 %tmp_81, i64 %shl_ln29_57

]]></Node>
<StgValue><ssdm name="select_ln29_116"/></StgValue>
</operation>

<operation id="2537" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1035  %and_ln29_57 = and i64 %select_ln29_116, %and_ln29_56

]]></Node>
<StgValue><ssdm name="and_ln29_57"/></StgValue>
</operation>

<operation id="2538" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1037  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_28, i64 %and_ln29_57, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2539" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1055  %tmp_82 = call i64 @llvm.part.select.i64(i64 %shl_ln29_59, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="2540" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1056  %select_ln29_120 = select i1 %icmp_ln29_30, i64 %tmp_82, i64 %shl_ln29_59

]]></Node>
<StgValue><ssdm name="select_ln29_120"/></StgValue>
</operation>

<operation id="2541" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1060  %and_ln29_59 = and i64 %select_ln29_120, %and_ln29_58

]]></Node>
<StgValue><ssdm name="and_ln29_59"/></StgValue>
</operation>

<operation id="2542" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1062  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_29, i64 %and_ln29_59, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2543" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1066  %b_load_30 = load i32* %b_addr_30, align 4

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="2544" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1070  %zext_ln29_285 = zext i32 %b_load_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_285"/></StgValue>
</operation>

<operation id="2545" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1071  %xor_ln29_60 = xor i7 %zext_ln29_283, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_60"/></StgValue>
</operation>

<operation id="2546" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1074  %select_ln29_123 = select i1 %icmp_ln29_31, i7 %xor_ln29_60, i7 %zext_ln29_283

]]></Node>
<StgValue><ssdm name="select_ln29_123"/></StgValue>
</operation>

<operation id="2547" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1076  %zext_ln29_286 = zext i7 %select_ln29_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_286"/></StgValue>
</operation>

<operation id="2548" st_id="70" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1079  %shl_ln29_61 = shl i64 %zext_ln29_285, %zext_ln29_286

]]></Node>
<StgValue><ssdm name="shl_ln29_61"/></StgValue>
</operation>

<operation id="2549" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1091  %b_load_31 = load i32* %b_addr_31, align 4

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>

<operation id="2550" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1095  %zext_ln29_291 = zext i32 %b_load_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_291"/></StgValue>
</operation>

<operation id="2551" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1096  %xor_ln29_62 = xor i7 %zext_ln29_289, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_62"/></StgValue>
</operation>

<operation id="2552" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1099  %select_ln29_127 = select i1 %icmp_ln29_32, i7 %xor_ln29_62, i7 %zext_ln29_289

]]></Node>
<StgValue><ssdm name="select_ln29_127"/></StgValue>
</operation>

<operation id="2553" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1101  %zext_ln29_292 = zext i7 %select_ln29_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_292"/></StgValue>
</operation>

<operation id="2554" st_id="70" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1104  %shl_ln29_63 = shl i64 %zext_ln29_291, %zext_ln29_292

]]></Node>
<StgValue><ssdm name="shl_ln29_63"/></StgValue>
</operation>

<operation id="2555" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1113  %add_ln29_28 = add i14 %phi_mul101, 32

]]></Node>
<StgValue><ssdm name="add_ln29_28"/></StgValue>
</operation>

<operation id="2556" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1114  %zext_ln29_33 = zext i14 %add_ln29_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_33"/></StgValue>
</operation>

<operation id="2557" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1115  %b_addr_32 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_33

]]></Node>
<StgValue><ssdm name="b_addr_32"/></StgValue>
</operation>

<operation id="2558" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1116  %b_load_32 = load i32* %b_addr_32, align 4

]]></Node>
<StgValue><ssdm name="b_load_32"/></StgValue>
</operation>

<operation id="2559" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1138  %add_ln29_29 = add i14 %phi_mul101, 33

]]></Node>
<StgValue><ssdm name="add_ln29_29"/></StgValue>
</operation>

<operation id="2560" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1139  %zext_ln29_34 = zext i14 %add_ln29_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_34"/></StgValue>
</operation>

<operation id="2561" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1140  %b_addr_33 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_34

]]></Node>
<StgValue><ssdm name="b_addr_33"/></StgValue>
</operation>

<operation id="2562" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1141  %b_load_33 = load i32* %b_addr_33, align 4

]]></Node>
<StgValue><ssdm name="b_load_33"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2563" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:101  %add_ln29_123 = add i14 %mul_ln29, 30

]]></Node>
<StgValue><ssdm name="add_ln29_123"/></StgValue>
</operation>

<operation id="2564" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:102  %sext_ln29_29 = sext i14 %add_ln29_123 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_29"/></StgValue>
</operation>

<operation id="2565" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:103  %b_buff_addr_30 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_29

]]></Node>
<StgValue><ssdm name="b_buff_addr_30"/></StgValue>
</operation>

<operation id="2566" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:104  %add_ln29_124 = add i14 %mul_ln29, 31

]]></Node>
<StgValue><ssdm name="add_ln29_124"/></StgValue>
</operation>

<operation id="2567" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:105  %sext_ln29_30 = sext i14 %add_ln29_124 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_30"/></StgValue>
</operation>

<operation id="2568" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:106  %b_buff_addr_31 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_30

]]></Node>
<StgValue><ssdm name="b_buff_addr_31"/></StgValue>
</operation>

<operation id="2569" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1080  %tmp_83 = call i64 @llvm.part.select.i64(i64 %shl_ln29_61, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2570" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1081  %select_ln29_124 = select i1 %icmp_ln29_31, i64 %tmp_83, i64 %shl_ln29_61

]]></Node>
<StgValue><ssdm name="select_ln29_124"/></StgValue>
</operation>

<operation id="2571" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1085  %and_ln29_61 = and i64 %select_ln29_124, %and_ln29_60

]]></Node>
<StgValue><ssdm name="and_ln29_61"/></StgValue>
</operation>

<operation id="2572" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1087  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_30, i64 %and_ln29_61, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2573" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1105  %tmp_84 = call i64 @llvm.part.select.i64(i64 %shl_ln29_63, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="2574" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1106  %select_ln29_128 = select i1 %icmp_ln29_32, i64 %tmp_84, i64 %shl_ln29_63

]]></Node>
<StgValue><ssdm name="select_ln29_128"/></StgValue>
</operation>

<operation id="2575" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1110  %and_ln29_63 = and i64 %select_ln29_128, %and_ln29_62

]]></Node>
<StgValue><ssdm name="and_ln29_63"/></StgValue>
</operation>

<operation id="2576" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1112  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_31, i64 %and_ln29_63, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2577" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1116  %b_load_32 = load i32* %b_addr_32, align 4

]]></Node>
<StgValue><ssdm name="b_load_32"/></StgValue>
</operation>

<operation id="2578" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1120  %zext_ln29_297 = zext i32 %b_load_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_297"/></StgValue>
</operation>

<operation id="2579" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1121  %xor_ln29_64 = xor i7 %zext_ln29_295, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_64"/></StgValue>
</operation>

<operation id="2580" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1124  %select_ln29_131 = select i1 %icmp_ln29_33, i7 %xor_ln29_64, i7 %zext_ln29_295

]]></Node>
<StgValue><ssdm name="select_ln29_131"/></StgValue>
</operation>

<operation id="2581" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1126  %zext_ln29_298 = zext i7 %select_ln29_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_298"/></StgValue>
</operation>

<operation id="2582" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1129  %shl_ln29_65 = shl i64 %zext_ln29_297, %zext_ln29_298

]]></Node>
<StgValue><ssdm name="shl_ln29_65"/></StgValue>
</operation>

<operation id="2583" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1141  %b_load_33 = load i32* %b_addr_33, align 4

]]></Node>
<StgValue><ssdm name="b_load_33"/></StgValue>
</operation>

<operation id="2584" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1145  %zext_ln29_303 = zext i32 %b_load_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_303"/></StgValue>
</operation>

<operation id="2585" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1146  %xor_ln29_66 = xor i7 %zext_ln29_301, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_66"/></StgValue>
</operation>

<operation id="2586" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1149  %select_ln29_135 = select i1 %icmp_ln29_34, i7 %xor_ln29_66, i7 %zext_ln29_301

]]></Node>
<StgValue><ssdm name="select_ln29_135"/></StgValue>
</operation>

<operation id="2587" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1151  %zext_ln29_304 = zext i7 %select_ln29_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_304"/></StgValue>
</operation>

<operation id="2588" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1154  %shl_ln29_67 = shl i64 %zext_ln29_303, %zext_ln29_304

]]></Node>
<StgValue><ssdm name="shl_ln29_67"/></StgValue>
</operation>

<operation id="2589" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1163  %add_ln29_30 = add i14 %phi_mul101, 34

]]></Node>
<StgValue><ssdm name="add_ln29_30"/></StgValue>
</operation>

<operation id="2590" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1164  %zext_ln29_35 = zext i14 %add_ln29_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_35"/></StgValue>
</operation>

<operation id="2591" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1165  %b_addr_34 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_35

]]></Node>
<StgValue><ssdm name="b_addr_34"/></StgValue>
</operation>

<operation id="2592" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1166  %b_load_34 = load i32* %b_addr_34, align 4

]]></Node>
<StgValue><ssdm name="b_load_34"/></StgValue>
</operation>

<operation id="2593" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1188  %add_ln29_31 = add i14 %phi_mul101, 35

]]></Node>
<StgValue><ssdm name="add_ln29_31"/></StgValue>
</operation>

<operation id="2594" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1189  %zext_ln29_36 = zext i14 %add_ln29_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_36"/></StgValue>
</operation>

<operation id="2595" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1190  %b_addr_35 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_36

]]></Node>
<StgValue><ssdm name="b_addr_35"/></StgValue>
</operation>

<operation id="2596" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1191  %b_load_35 = load i32* %b_addr_35, align 4

]]></Node>
<StgValue><ssdm name="b_load_35"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2597" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:107  %add_ln29_125 = add i14 %mul_ln29, 32

]]></Node>
<StgValue><ssdm name="add_ln29_125"/></StgValue>
</operation>

<operation id="2598" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:108  %sext_ln29_31 = sext i14 %add_ln29_125 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_31"/></StgValue>
</operation>

<operation id="2599" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:109  %b_buff_addr_32 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_31

]]></Node>
<StgValue><ssdm name="b_buff_addr_32"/></StgValue>
</operation>

<operation id="2600" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:110  %add_ln29_126 = add i14 %mul_ln29, 33

]]></Node>
<StgValue><ssdm name="add_ln29_126"/></StgValue>
</operation>

<operation id="2601" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:111  %sext_ln29_32 = sext i14 %add_ln29_126 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_32"/></StgValue>
</operation>

<operation id="2602" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:112  %b_buff_addr_33 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_32

]]></Node>
<StgValue><ssdm name="b_buff_addr_33"/></StgValue>
</operation>

<operation id="2603" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1130  %tmp_85 = call i64 @llvm.part.select.i64(i64 %shl_ln29_65, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2604" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1131  %select_ln29_132 = select i1 %icmp_ln29_33, i64 %tmp_85, i64 %shl_ln29_65

]]></Node>
<StgValue><ssdm name="select_ln29_132"/></StgValue>
</operation>

<operation id="2605" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1135  %and_ln29_65 = and i64 %select_ln29_132, %and_ln29_64

]]></Node>
<StgValue><ssdm name="and_ln29_65"/></StgValue>
</operation>

<operation id="2606" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1137  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_32, i64 %and_ln29_65, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2607" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1155  %tmp_86 = call i64 @llvm.part.select.i64(i64 %shl_ln29_67, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="2608" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1156  %select_ln29_136 = select i1 %icmp_ln29_34, i64 %tmp_86, i64 %shl_ln29_67

]]></Node>
<StgValue><ssdm name="select_ln29_136"/></StgValue>
</operation>

<operation id="2609" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1160  %and_ln29_67 = and i64 %select_ln29_136, %and_ln29_66

]]></Node>
<StgValue><ssdm name="and_ln29_67"/></StgValue>
</operation>

<operation id="2610" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1162  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_33, i64 %and_ln29_67, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2611" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1166  %b_load_34 = load i32* %b_addr_34, align 4

]]></Node>
<StgValue><ssdm name="b_load_34"/></StgValue>
</operation>

<operation id="2612" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1170  %zext_ln29_309 = zext i32 %b_load_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_309"/></StgValue>
</operation>

<operation id="2613" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1171  %xor_ln29_68 = xor i7 %zext_ln29_307, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_68"/></StgValue>
</operation>

<operation id="2614" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1174  %select_ln29_139 = select i1 %icmp_ln29_35, i7 %xor_ln29_68, i7 %zext_ln29_307

]]></Node>
<StgValue><ssdm name="select_ln29_139"/></StgValue>
</operation>

<operation id="2615" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1176  %zext_ln29_310 = zext i7 %select_ln29_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_310"/></StgValue>
</operation>

<operation id="2616" st_id="72" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1179  %shl_ln29_69 = shl i64 %zext_ln29_309, %zext_ln29_310

]]></Node>
<StgValue><ssdm name="shl_ln29_69"/></StgValue>
</operation>

<operation id="2617" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1191  %b_load_35 = load i32* %b_addr_35, align 4

]]></Node>
<StgValue><ssdm name="b_load_35"/></StgValue>
</operation>

<operation id="2618" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1195  %zext_ln29_315 = zext i32 %b_load_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_315"/></StgValue>
</operation>

<operation id="2619" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1196  %xor_ln29_70 = xor i7 %zext_ln29_313, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_70"/></StgValue>
</operation>

<operation id="2620" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1199  %select_ln29_143 = select i1 %icmp_ln29_36, i7 %xor_ln29_70, i7 %zext_ln29_313

]]></Node>
<StgValue><ssdm name="select_ln29_143"/></StgValue>
</operation>

<operation id="2621" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1201  %zext_ln29_316 = zext i7 %select_ln29_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_316"/></StgValue>
</operation>

<operation id="2622" st_id="72" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1204  %shl_ln29_71 = shl i64 %zext_ln29_315, %zext_ln29_316

]]></Node>
<StgValue><ssdm name="shl_ln29_71"/></StgValue>
</operation>

<operation id="2623" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1213  %add_ln29_32 = add i14 %phi_mul101, 36

]]></Node>
<StgValue><ssdm name="add_ln29_32"/></StgValue>
</operation>

<operation id="2624" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1214  %zext_ln29_37 = zext i14 %add_ln29_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_37"/></StgValue>
</operation>

<operation id="2625" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1215  %b_addr_36 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_37

]]></Node>
<StgValue><ssdm name="b_addr_36"/></StgValue>
</operation>

<operation id="2626" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1216  %b_load_36 = load i32* %b_addr_36, align 4

]]></Node>
<StgValue><ssdm name="b_load_36"/></StgValue>
</operation>

<operation id="2627" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1238  %add_ln29_33 = add i14 %phi_mul101, 37

]]></Node>
<StgValue><ssdm name="add_ln29_33"/></StgValue>
</operation>

<operation id="2628" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1239  %zext_ln29_38 = zext i14 %add_ln29_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_38"/></StgValue>
</operation>

<operation id="2629" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1240  %b_addr_37 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_38

]]></Node>
<StgValue><ssdm name="b_addr_37"/></StgValue>
</operation>

<operation id="2630" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1241  %b_load_37 = load i32* %b_addr_37, align 4

]]></Node>
<StgValue><ssdm name="b_load_37"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2631" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:113  %add_ln29_127 = add i14 %mul_ln29, 34

]]></Node>
<StgValue><ssdm name="add_ln29_127"/></StgValue>
</operation>

<operation id="2632" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:114  %sext_ln29_33 = sext i14 %add_ln29_127 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_33"/></StgValue>
</operation>

<operation id="2633" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:115  %b_buff_addr_34 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_33

]]></Node>
<StgValue><ssdm name="b_buff_addr_34"/></StgValue>
</operation>

<operation id="2634" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:116  %add_ln29_128 = add i14 %mul_ln29, 35

]]></Node>
<StgValue><ssdm name="add_ln29_128"/></StgValue>
</operation>

<operation id="2635" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:117  %sext_ln29_34 = sext i14 %add_ln29_128 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_34"/></StgValue>
</operation>

<operation id="2636" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:118  %b_buff_addr_35 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_34

]]></Node>
<StgValue><ssdm name="b_buff_addr_35"/></StgValue>
</operation>

<operation id="2637" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1180  %tmp_87 = call i64 @llvm.part.select.i64(i64 %shl_ln29_69, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="2638" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1181  %select_ln29_140 = select i1 %icmp_ln29_35, i64 %tmp_87, i64 %shl_ln29_69

]]></Node>
<StgValue><ssdm name="select_ln29_140"/></StgValue>
</operation>

<operation id="2639" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1185  %and_ln29_69 = and i64 %select_ln29_140, %and_ln29_68

]]></Node>
<StgValue><ssdm name="and_ln29_69"/></StgValue>
</operation>

<operation id="2640" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1187  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_34, i64 %and_ln29_69, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2641" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1205  %tmp_88 = call i64 @llvm.part.select.i64(i64 %shl_ln29_71, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2642" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1206  %select_ln29_144 = select i1 %icmp_ln29_36, i64 %tmp_88, i64 %shl_ln29_71

]]></Node>
<StgValue><ssdm name="select_ln29_144"/></StgValue>
</operation>

<operation id="2643" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1210  %and_ln29_71 = and i64 %select_ln29_144, %and_ln29_70

]]></Node>
<StgValue><ssdm name="and_ln29_71"/></StgValue>
</operation>

<operation id="2644" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1212  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_35, i64 %and_ln29_71, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2645" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1216  %b_load_36 = load i32* %b_addr_36, align 4

]]></Node>
<StgValue><ssdm name="b_load_36"/></StgValue>
</operation>

<operation id="2646" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1220  %zext_ln29_321 = zext i32 %b_load_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_321"/></StgValue>
</operation>

<operation id="2647" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1221  %xor_ln29_72 = xor i7 %zext_ln29_319, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_72"/></StgValue>
</operation>

<operation id="2648" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1224  %select_ln29_147 = select i1 %icmp_ln29_37, i7 %xor_ln29_72, i7 %zext_ln29_319

]]></Node>
<StgValue><ssdm name="select_ln29_147"/></StgValue>
</operation>

<operation id="2649" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1226  %zext_ln29_322 = zext i7 %select_ln29_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_322"/></StgValue>
</operation>

<operation id="2650" st_id="73" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1229  %shl_ln29_73 = shl i64 %zext_ln29_321, %zext_ln29_322

]]></Node>
<StgValue><ssdm name="shl_ln29_73"/></StgValue>
</operation>

<operation id="2651" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1241  %b_load_37 = load i32* %b_addr_37, align 4

]]></Node>
<StgValue><ssdm name="b_load_37"/></StgValue>
</operation>

<operation id="2652" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1245  %zext_ln29_327 = zext i32 %b_load_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_327"/></StgValue>
</operation>

<operation id="2653" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1246  %xor_ln29_74 = xor i7 %zext_ln29_325, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_74"/></StgValue>
</operation>

<operation id="2654" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1249  %select_ln29_151 = select i1 %icmp_ln29_38, i7 %xor_ln29_74, i7 %zext_ln29_325

]]></Node>
<StgValue><ssdm name="select_ln29_151"/></StgValue>
</operation>

<operation id="2655" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1251  %zext_ln29_328 = zext i7 %select_ln29_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_328"/></StgValue>
</operation>

<operation id="2656" st_id="73" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1254  %shl_ln29_75 = shl i64 %zext_ln29_327, %zext_ln29_328

]]></Node>
<StgValue><ssdm name="shl_ln29_75"/></StgValue>
</operation>

<operation id="2657" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1263  %add_ln29_34 = add i14 %phi_mul101, 38

]]></Node>
<StgValue><ssdm name="add_ln29_34"/></StgValue>
</operation>

<operation id="2658" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1264  %zext_ln29_39 = zext i14 %add_ln29_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_39"/></StgValue>
</operation>

<operation id="2659" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1265  %b_addr_38 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_39

]]></Node>
<StgValue><ssdm name="b_addr_38"/></StgValue>
</operation>

<operation id="2660" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1266  %b_load_38 = load i32* %b_addr_38, align 4

]]></Node>
<StgValue><ssdm name="b_load_38"/></StgValue>
</operation>

<operation id="2661" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1288  %add_ln29_35 = add i14 %phi_mul101, 39

]]></Node>
<StgValue><ssdm name="add_ln29_35"/></StgValue>
</operation>

<operation id="2662" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1289  %zext_ln29_40 = zext i14 %add_ln29_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_40"/></StgValue>
</operation>

<operation id="2663" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1290  %b_addr_39 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_40

]]></Node>
<StgValue><ssdm name="b_addr_39"/></StgValue>
</operation>

<operation id="2664" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1291  %b_load_39 = load i32* %b_addr_39, align 4

]]></Node>
<StgValue><ssdm name="b_load_39"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2665" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:119  %add_ln29_129 = add i14 %mul_ln29, 36

]]></Node>
<StgValue><ssdm name="add_ln29_129"/></StgValue>
</operation>

<operation id="2666" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:120  %sext_ln29_35 = sext i14 %add_ln29_129 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_35"/></StgValue>
</operation>

<operation id="2667" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:121  %b_buff_addr_36 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_35

]]></Node>
<StgValue><ssdm name="b_buff_addr_36"/></StgValue>
</operation>

<operation id="2668" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:122  %add_ln29_130 = add i14 %mul_ln29, 37

]]></Node>
<StgValue><ssdm name="add_ln29_130"/></StgValue>
</operation>

<operation id="2669" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:123  %sext_ln29_36 = sext i14 %add_ln29_130 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_36"/></StgValue>
</operation>

<operation id="2670" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:124  %b_buff_addr_37 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_36

]]></Node>
<StgValue><ssdm name="b_buff_addr_37"/></StgValue>
</operation>

<operation id="2671" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1230  %tmp_89 = call i64 @llvm.part.select.i64(i64 %shl_ln29_73, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2672" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1231  %select_ln29_148 = select i1 %icmp_ln29_37, i64 %tmp_89, i64 %shl_ln29_73

]]></Node>
<StgValue><ssdm name="select_ln29_148"/></StgValue>
</operation>

<operation id="2673" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1235  %and_ln29_73 = and i64 %select_ln29_148, %and_ln29_72

]]></Node>
<StgValue><ssdm name="and_ln29_73"/></StgValue>
</operation>

<operation id="2674" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1237  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_36, i64 %and_ln29_73, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2675" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1255  %tmp_90 = call i64 @llvm.part.select.i64(i64 %shl_ln29_75, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2676" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1256  %select_ln29_152 = select i1 %icmp_ln29_38, i64 %tmp_90, i64 %shl_ln29_75

]]></Node>
<StgValue><ssdm name="select_ln29_152"/></StgValue>
</operation>

<operation id="2677" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1260  %and_ln29_75 = and i64 %select_ln29_152, %and_ln29_74

]]></Node>
<StgValue><ssdm name="and_ln29_75"/></StgValue>
</operation>

<operation id="2678" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1262  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_37, i64 %and_ln29_75, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2679" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1266  %b_load_38 = load i32* %b_addr_38, align 4

]]></Node>
<StgValue><ssdm name="b_load_38"/></StgValue>
</operation>

<operation id="2680" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1270  %zext_ln29_333 = zext i32 %b_load_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_333"/></StgValue>
</operation>

<operation id="2681" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1271  %xor_ln29_76 = xor i7 %zext_ln29_331, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_76"/></StgValue>
</operation>

<operation id="2682" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1274  %select_ln29_155 = select i1 %icmp_ln29_39, i7 %xor_ln29_76, i7 %zext_ln29_331

]]></Node>
<StgValue><ssdm name="select_ln29_155"/></StgValue>
</operation>

<operation id="2683" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1276  %zext_ln29_334 = zext i7 %select_ln29_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_334"/></StgValue>
</operation>

<operation id="2684" st_id="74" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1279  %shl_ln29_77 = shl i64 %zext_ln29_333, %zext_ln29_334

]]></Node>
<StgValue><ssdm name="shl_ln29_77"/></StgValue>
</operation>

<operation id="2685" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1291  %b_load_39 = load i32* %b_addr_39, align 4

]]></Node>
<StgValue><ssdm name="b_load_39"/></StgValue>
</operation>

<operation id="2686" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1295  %zext_ln29_339 = zext i32 %b_load_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_339"/></StgValue>
</operation>

<operation id="2687" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1296  %xor_ln29_78 = xor i7 %zext_ln29_337, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_78"/></StgValue>
</operation>

<operation id="2688" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1299  %select_ln29_159 = select i1 %icmp_ln29_40, i7 %xor_ln29_78, i7 %zext_ln29_337

]]></Node>
<StgValue><ssdm name="select_ln29_159"/></StgValue>
</operation>

<operation id="2689" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1301  %zext_ln29_340 = zext i7 %select_ln29_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_340"/></StgValue>
</operation>

<operation id="2690" st_id="74" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1304  %shl_ln29_79 = shl i64 %zext_ln29_339, %zext_ln29_340

]]></Node>
<StgValue><ssdm name="shl_ln29_79"/></StgValue>
</operation>

<operation id="2691" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1313  %add_ln29_36 = add i14 %phi_mul101, 40

]]></Node>
<StgValue><ssdm name="add_ln29_36"/></StgValue>
</operation>

<operation id="2692" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1314  %zext_ln29_41 = zext i14 %add_ln29_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_41"/></StgValue>
</operation>

<operation id="2693" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1315  %b_addr_40 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_41

]]></Node>
<StgValue><ssdm name="b_addr_40"/></StgValue>
</operation>

<operation id="2694" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1316  %b_load_40 = load i32* %b_addr_40, align 4

]]></Node>
<StgValue><ssdm name="b_load_40"/></StgValue>
</operation>

<operation id="2695" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1338  %add_ln29_37 = add i14 %phi_mul101, 41

]]></Node>
<StgValue><ssdm name="add_ln29_37"/></StgValue>
</operation>

<operation id="2696" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1339  %zext_ln29_42 = zext i14 %add_ln29_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_42"/></StgValue>
</operation>

<operation id="2697" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1340  %b_addr_41 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_42

]]></Node>
<StgValue><ssdm name="b_addr_41"/></StgValue>
</operation>

<operation id="2698" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1341  %b_load_41 = load i32* %b_addr_41, align 4

]]></Node>
<StgValue><ssdm name="b_load_41"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2699" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:125  %add_ln29_131 = add i14 %mul_ln29, 38

]]></Node>
<StgValue><ssdm name="add_ln29_131"/></StgValue>
</operation>

<operation id="2700" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:126  %sext_ln29_37 = sext i14 %add_ln29_131 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_37"/></StgValue>
</operation>

<operation id="2701" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:127  %b_buff_addr_38 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_37

]]></Node>
<StgValue><ssdm name="b_buff_addr_38"/></StgValue>
</operation>

<operation id="2702" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:128  %add_ln29_132 = add i14 %mul_ln29, 39

]]></Node>
<StgValue><ssdm name="add_ln29_132"/></StgValue>
</operation>

<operation id="2703" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:129  %sext_ln29_38 = sext i14 %add_ln29_132 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_38"/></StgValue>
</operation>

<operation id="2704" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:130  %b_buff_addr_39 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_38

]]></Node>
<StgValue><ssdm name="b_buff_addr_39"/></StgValue>
</operation>

<operation id="2705" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1280  %tmp_91 = call i64 @llvm.part.select.i64(i64 %shl_ln29_77, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2706" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1281  %select_ln29_156 = select i1 %icmp_ln29_39, i64 %tmp_91, i64 %shl_ln29_77

]]></Node>
<StgValue><ssdm name="select_ln29_156"/></StgValue>
</operation>

<operation id="2707" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1285  %and_ln29_77 = and i64 %select_ln29_156, %and_ln29_76

]]></Node>
<StgValue><ssdm name="and_ln29_77"/></StgValue>
</operation>

<operation id="2708" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1287  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_38, i64 %and_ln29_77, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2709" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1305  %tmp_92 = call i64 @llvm.part.select.i64(i64 %shl_ln29_79, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2710" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1306  %select_ln29_160 = select i1 %icmp_ln29_40, i64 %tmp_92, i64 %shl_ln29_79

]]></Node>
<StgValue><ssdm name="select_ln29_160"/></StgValue>
</operation>

<operation id="2711" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1310  %and_ln29_79 = and i64 %select_ln29_160, %and_ln29_78

]]></Node>
<StgValue><ssdm name="and_ln29_79"/></StgValue>
</operation>

<operation id="2712" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1312  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_39, i64 %and_ln29_79, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2713" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1316  %b_load_40 = load i32* %b_addr_40, align 4

]]></Node>
<StgValue><ssdm name="b_load_40"/></StgValue>
</operation>

<operation id="2714" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1320  %zext_ln29_345 = zext i32 %b_load_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_345"/></StgValue>
</operation>

<operation id="2715" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1321  %xor_ln29_80 = xor i7 %zext_ln29_343, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_80"/></StgValue>
</operation>

<operation id="2716" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1324  %select_ln29_163 = select i1 %icmp_ln29_41, i7 %xor_ln29_80, i7 %zext_ln29_343

]]></Node>
<StgValue><ssdm name="select_ln29_163"/></StgValue>
</operation>

<operation id="2717" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1326  %zext_ln29_346 = zext i7 %select_ln29_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_346"/></StgValue>
</operation>

<operation id="2718" st_id="75" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1329  %shl_ln29_81 = shl i64 %zext_ln29_345, %zext_ln29_346

]]></Node>
<StgValue><ssdm name="shl_ln29_81"/></StgValue>
</operation>

<operation id="2719" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1341  %b_load_41 = load i32* %b_addr_41, align 4

]]></Node>
<StgValue><ssdm name="b_load_41"/></StgValue>
</operation>

<operation id="2720" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1345  %zext_ln29_351 = zext i32 %b_load_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_351"/></StgValue>
</operation>

<operation id="2721" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1346  %xor_ln29_82 = xor i7 %zext_ln29_349, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_82"/></StgValue>
</operation>

<operation id="2722" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1349  %select_ln29_167 = select i1 %icmp_ln29_42, i7 %xor_ln29_82, i7 %zext_ln29_349

]]></Node>
<StgValue><ssdm name="select_ln29_167"/></StgValue>
</operation>

<operation id="2723" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1351  %zext_ln29_352 = zext i7 %select_ln29_167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_352"/></StgValue>
</operation>

<operation id="2724" st_id="75" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1354  %shl_ln29_83 = shl i64 %zext_ln29_351, %zext_ln29_352

]]></Node>
<StgValue><ssdm name="shl_ln29_83"/></StgValue>
</operation>

<operation id="2725" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1363  %add_ln29_38 = add i14 %phi_mul101, 42

]]></Node>
<StgValue><ssdm name="add_ln29_38"/></StgValue>
</operation>

<operation id="2726" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1364  %zext_ln29_43 = zext i14 %add_ln29_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_43"/></StgValue>
</operation>

<operation id="2727" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1365  %b_addr_42 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_43

]]></Node>
<StgValue><ssdm name="b_addr_42"/></StgValue>
</operation>

<operation id="2728" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1366  %b_load_42 = load i32* %b_addr_42, align 4

]]></Node>
<StgValue><ssdm name="b_load_42"/></StgValue>
</operation>

<operation id="2729" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1388  %add_ln29_39 = add i14 %phi_mul101, 43

]]></Node>
<StgValue><ssdm name="add_ln29_39"/></StgValue>
</operation>

<operation id="2730" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1389  %zext_ln29_44 = zext i14 %add_ln29_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_44"/></StgValue>
</operation>

<operation id="2731" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1390  %b_addr_43 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_44

]]></Node>
<StgValue><ssdm name="b_addr_43"/></StgValue>
</operation>

<operation id="2732" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1391  %b_load_43 = load i32* %b_addr_43, align 4

]]></Node>
<StgValue><ssdm name="b_load_43"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2733" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:131  %add_ln29_133 = add i14 %mul_ln29, 40

]]></Node>
<StgValue><ssdm name="add_ln29_133"/></StgValue>
</operation>

<operation id="2734" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:132  %sext_ln29_39 = sext i14 %add_ln29_133 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_39"/></StgValue>
</operation>

<operation id="2735" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:133  %b_buff_addr_40 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_39

]]></Node>
<StgValue><ssdm name="b_buff_addr_40"/></StgValue>
</operation>

<operation id="2736" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:134  %add_ln29_134 = add i14 %mul_ln29, 41

]]></Node>
<StgValue><ssdm name="add_ln29_134"/></StgValue>
</operation>

<operation id="2737" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:135  %sext_ln29_40 = sext i14 %add_ln29_134 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_40"/></StgValue>
</operation>

<operation id="2738" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:136  %b_buff_addr_41 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_40

]]></Node>
<StgValue><ssdm name="b_buff_addr_41"/></StgValue>
</operation>

<operation id="2739" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1330  %tmp_93 = call i64 @llvm.part.select.i64(i64 %shl_ln29_81, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2740" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1331  %select_ln29_164 = select i1 %icmp_ln29_41, i64 %tmp_93, i64 %shl_ln29_81

]]></Node>
<StgValue><ssdm name="select_ln29_164"/></StgValue>
</operation>

<operation id="2741" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1335  %and_ln29_81 = and i64 %select_ln29_164, %and_ln29_80

]]></Node>
<StgValue><ssdm name="and_ln29_81"/></StgValue>
</operation>

<operation id="2742" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1337  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_40, i64 %and_ln29_81, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2743" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1355  %tmp_94 = call i64 @llvm.part.select.i64(i64 %shl_ln29_83, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2744" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1356  %select_ln29_168 = select i1 %icmp_ln29_42, i64 %tmp_94, i64 %shl_ln29_83

]]></Node>
<StgValue><ssdm name="select_ln29_168"/></StgValue>
</operation>

<operation id="2745" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1360  %and_ln29_83 = and i64 %select_ln29_168, %and_ln29_82

]]></Node>
<StgValue><ssdm name="and_ln29_83"/></StgValue>
</operation>

<operation id="2746" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1362  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_41, i64 %and_ln29_83, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2747" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1366  %b_load_42 = load i32* %b_addr_42, align 4

]]></Node>
<StgValue><ssdm name="b_load_42"/></StgValue>
</operation>

<operation id="2748" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1370  %zext_ln29_357 = zext i32 %b_load_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_357"/></StgValue>
</operation>

<operation id="2749" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1371  %xor_ln29_84 = xor i7 %zext_ln29_355, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_84"/></StgValue>
</operation>

<operation id="2750" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1374  %select_ln29_171 = select i1 %icmp_ln29_43, i7 %xor_ln29_84, i7 %zext_ln29_355

]]></Node>
<StgValue><ssdm name="select_ln29_171"/></StgValue>
</operation>

<operation id="2751" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1376  %zext_ln29_358 = zext i7 %select_ln29_171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_358"/></StgValue>
</operation>

<operation id="2752" st_id="76" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1379  %shl_ln29_85 = shl i64 %zext_ln29_357, %zext_ln29_358

]]></Node>
<StgValue><ssdm name="shl_ln29_85"/></StgValue>
</operation>

<operation id="2753" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1391  %b_load_43 = load i32* %b_addr_43, align 4

]]></Node>
<StgValue><ssdm name="b_load_43"/></StgValue>
</operation>

<operation id="2754" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1395  %zext_ln29_363 = zext i32 %b_load_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_363"/></StgValue>
</operation>

<operation id="2755" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1396  %xor_ln29_86 = xor i7 %zext_ln29_361, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_86"/></StgValue>
</operation>

<operation id="2756" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1399  %select_ln29_175 = select i1 %icmp_ln29_44, i7 %xor_ln29_86, i7 %zext_ln29_361

]]></Node>
<StgValue><ssdm name="select_ln29_175"/></StgValue>
</operation>

<operation id="2757" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1401  %zext_ln29_364 = zext i7 %select_ln29_175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_364"/></StgValue>
</operation>

<operation id="2758" st_id="76" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1404  %shl_ln29_87 = shl i64 %zext_ln29_363, %zext_ln29_364

]]></Node>
<StgValue><ssdm name="shl_ln29_87"/></StgValue>
</operation>

<operation id="2759" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1413  %add_ln29_40 = add i14 %phi_mul101, 44

]]></Node>
<StgValue><ssdm name="add_ln29_40"/></StgValue>
</operation>

<operation id="2760" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1414  %zext_ln29_45 = zext i14 %add_ln29_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_45"/></StgValue>
</operation>

<operation id="2761" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1415  %b_addr_44 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_45

]]></Node>
<StgValue><ssdm name="b_addr_44"/></StgValue>
</operation>

<operation id="2762" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1416  %b_load_44 = load i32* %b_addr_44, align 4

]]></Node>
<StgValue><ssdm name="b_load_44"/></StgValue>
</operation>

<operation id="2763" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1438  %add_ln29_41 = add i14 %phi_mul101, 45

]]></Node>
<StgValue><ssdm name="add_ln29_41"/></StgValue>
</operation>

<operation id="2764" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1439  %zext_ln29_46 = zext i14 %add_ln29_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_46"/></StgValue>
</operation>

<operation id="2765" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1440  %b_addr_45 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_46

]]></Node>
<StgValue><ssdm name="b_addr_45"/></StgValue>
</operation>

<operation id="2766" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1441  %b_load_45 = load i32* %b_addr_45, align 4

]]></Node>
<StgValue><ssdm name="b_load_45"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2767" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:137  %add_ln29_135 = add i14 %mul_ln29, 42

]]></Node>
<StgValue><ssdm name="add_ln29_135"/></StgValue>
</operation>

<operation id="2768" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:138  %sext_ln29_41 = sext i14 %add_ln29_135 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_41"/></StgValue>
</operation>

<operation id="2769" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:139  %b_buff_addr_42 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_41

]]></Node>
<StgValue><ssdm name="b_buff_addr_42"/></StgValue>
</operation>

<operation id="2770" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:140  %add_ln29_136 = add i14 %mul_ln29, 43

]]></Node>
<StgValue><ssdm name="add_ln29_136"/></StgValue>
</operation>

<operation id="2771" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:141  %sext_ln29_42 = sext i14 %add_ln29_136 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_42"/></StgValue>
</operation>

<operation id="2772" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:142  %b_buff_addr_43 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_42

]]></Node>
<StgValue><ssdm name="b_buff_addr_43"/></StgValue>
</operation>

<operation id="2773" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1380  %tmp_95 = call i64 @llvm.part.select.i64(i64 %shl_ln29_85, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2774" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1381  %select_ln29_172 = select i1 %icmp_ln29_43, i64 %tmp_95, i64 %shl_ln29_85

]]></Node>
<StgValue><ssdm name="select_ln29_172"/></StgValue>
</operation>

<operation id="2775" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1385  %and_ln29_85 = and i64 %select_ln29_172, %and_ln29_84

]]></Node>
<StgValue><ssdm name="and_ln29_85"/></StgValue>
</operation>

<operation id="2776" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1387  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_42, i64 %and_ln29_85, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2777" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1405  %tmp_96 = call i64 @llvm.part.select.i64(i64 %shl_ln29_87, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2778" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1406  %select_ln29_176 = select i1 %icmp_ln29_44, i64 %tmp_96, i64 %shl_ln29_87

]]></Node>
<StgValue><ssdm name="select_ln29_176"/></StgValue>
</operation>

<operation id="2779" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1410  %and_ln29_87 = and i64 %select_ln29_176, %and_ln29_86

]]></Node>
<StgValue><ssdm name="and_ln29_87"/></StgValue>
</operation>

<operation id="2780" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1412  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_43, i64 %and_ln29_87, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2781" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1416  %b_load_44 = load i32* %b_addr_44, align 4

]]></Node>
<StgValue><ssdm name="b_load_44"/></StgValue>
</operation>

<operation id="2782" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1420  %zext_ln29_369 = zext i32 %b_load_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_369"/></StgValue>
</operation>

<operation id="2783" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1421  %xor_ln29_88 = xor i7 %zext_ln29_367, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_88"/></StgValue>
</operation>

<operation id="2784" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1424  %select_ln29_179 = select i1 %icmp_ln29_45, i7 %xor_ln29_88, i7 %zext_ln29_367

]]></Node>
<StgValue><ssdm name="select_ln29_179"/></StgValue>
</operation>

<operation id="2785" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1426  %zext_ln29_370 = zext i7 %select_ln29_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_370"/></StgValue>
</operation>

<operation id="2786" st_id="77" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1429  %shl_ln29_89 = shl i64 %zext_ln29_369, %zext_ln29_370

]]></Node>
<StgValue><ssdm name="shl_ln29_89"/></StgValue>
</operation>

<operation id="2787" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1441  %b_load_45 = load i32* %b_addr_45, align 4

]]></Node>
<StgValue><ssdm name="b_load_45"/></StgValue>
</operation>

<operation id="2788" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1445  %zext_ln29_375 = zext i32 %b_load_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_375"/></StgValue>
</operation>

<operation id="2789" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1446  %xor_ln29_90 = xor i7 %zext_ln29_373, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_90"/></StgValue>
</operation>

<operation id="2790" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1449  %select_ln29_183 = select i1 %icmp_ln29_46, i7 %xor_ln29_90, i7 %zext_ln29_373

]]></Node>
<StgValue><ssdm name="select_ln29_183"/></StgValue>
</operation>

<operation id="2791" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1451  %zext_ln29_376 = zext i7 %select_ln29_183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_376"/></StgValue>
</operation>

<operation id="2792" st_id="77" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1454  %shl_ln29_91 = shl i64 %zext_ln29_375, %zext_ln29_376

]]></Node>
<StgValue><ssdm name="shl_ln29_91"/></StgValue>
</operation>

<operation id="2793" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1463  %add_ln29_42 = add i14 %phi_mul101, 46

]]></Node>
<StgValue><ssdm name="add_ln29_42"/></StgValue>
</operation>

<operation id="2794" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1464  %zext_ln29_47 = zext i14 %add_ln29_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_47"/></StgValue>
</operation>

<operation id="2795" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1465  %b_addr_46 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_47

]]></Node>
<StgValue><ssdm name="b_addr_46"/></StgValue>
</operation>

<operation id="2796" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1466  %b_load_46 = load i32* %b_addr_46, align 4

]]></Node>
<StgValue><ssdm name="b_load_46"/></StgValue>
</operation>

<operation id="2797" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1488  %add_ln29_43 = add i14 %phi_mul101, 47

]]></Node>
<StgValue><ssdm name="add_ln29_43"/></StgValue>
</operation>

<operation id="2798" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1489  %zext_ln29_48 = zext i14 %add_ln29_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_48"/></StgValue>
</operation>

<operation id="2799" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1490  %b_addr_47 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_48

]]></Node>
<StgValue><ssdm name="b_addr_47"/></StgValue>
</operation>

<operation id="2800" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1491  %b_load_47 = load i32* %b_addr_47, align 4

]]></Node>
<StgValue><ssdm name="b_load_47"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2801" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:143  %add_ln29_137 = add i14 %mul_ln29, 44

]]></Node>
<StgValue><ssdm name="add_ln29_137"/></StgValue>
</operation>

<operation id="2802" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:144  %sext_ln29_43 = sext i14 %add_ln29_137 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_43"/></StgValue>
</operation>

<operation id="2803" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:145  %b_buff_addr_44 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_43

]]></Node>
<StgValue><ssdm name="b_buff_addr_44"/></StgValue>
</operation>

<operation id="2804" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:146  %add_ln29_138 = add i14 %mul_ln29, 45

]]></Node>
<StgValue><ssdm name="add_ln29_138"/></StgValue>
</operation>

<operation id="2805" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:147  %sext_ln29_44 = sext i14 %add_ln29_138 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_44"/></StgValue>
</operation>

<operation id="2806" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:148  %b_buff_addr_45 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_44

]]></Node>
<StgValue><ssdm name="b_buff_addr_45"/></StgValue>
</operation>

<operation id="2807" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1430  %tmp_97 = call i64 @llvm.part.select.i64(i64 %shl_ln29_89, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2808" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1431  %select_ln29_180 = select i1 %icmp_ln29_45, i64 %tmp_97, i64 %shl_ln29_89

]]></Node>
<StgValue><ssdm name="select_ln29_180"/></StgValue>
</operation>

<operation id="2809" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1435  %and_ln29_89 = and i64 %select_ln29_180, %and_ln29_88

]]></Node>
<StgValue><ssdm name="and_ln29_89"/></StgValue>
</operation>

<operation id="2810" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1437  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_44, i64 %and_ln29_89, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2811" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1455  %tmp_98 = call i64 @llvm.part.select.i64(i64 %shl_ln29_91, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2812" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1456  %select_ln29_184 = select i1 %icmp_ln29_46, i64 %tmp_98, i64 %shl_ln29_91

]]></Node>
<StgValue><ssdm name="select_ln29_184"/></StgValue>
</operation>

<operation id="2813" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1460  %and_ln29_91 = and i64 %select_ln29_184, %and_ln29_90

]]></Node>
<StgValue><ssdm name="and_ln29_91"/></StgValue>
</operation>

<operation id="2814" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1462  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_45, i64 %and_ln29_91, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2815" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1466  %b_load_46 = load i32* %b_addr_46, align 4

]]></Node>
<StgValue><ssdm name="b_load_46"/></StgValue>
</operation>

<operation id="2816" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1470  %zext_ln29_381 = zext i32 %b_load_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_381"/></StgValue>
</operation>

<operation id="2817" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1471  %xor_ln29_92 = xor i7 %zext_ln29_379, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_92"/></StgValue>
</operation>

<operation id="2818" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1474  %select_ln29_187 = select i1 %icmp_ln29_47, i7 %xor_ln29_92, i7 %zext_ln29_379

]]></Node>
<StgValue><ssdm name="select_ln29_187"/></StgValue>
</operation>

<operation id="2819" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1476  %zext_ln29_382 = zext i7 %select_ln29_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_382"/></StgValue>
</operation>

<operation id="2820" st_id="78" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1479  %shl_ln29_93 = shl i64 %zext_ln29_381, %zext_ln29_382

]]></Node>
<StgValue><ssdm name="shl_ln29_93"/></StgValue>
</operation>

<operation id="2821" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1491  %b_load_47 = load i32* %b_addr_47, align 4

]]></Node>
<StgValue><ssdm name="b_load_47"/></StgValue>
</operation>

<operation id="2822" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1495  %zext_ln29_387 = zext i32 %b_load_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_387"/></StgValue>
</operation>

<operation id="2823" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1496  %xor_ln29_94 = xor i7 %zext_ln29_385, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_94"/></StgValue>
</operation>

<operation id="2824" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1499  %select_ln29_191 = select i1 %icmp_ln29_48, i7 %xor_ln29_94, i7 %zext_ln29_385

]]></Node>
<StgValue><ssdm name="select_ln29_191"/></StgValue>
</operation>

<operation id="2825" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1501  %zext_ln29_388 = zext i7 %select_ln29_191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_388"/></StgValue>
</operation>

<operation id="2826" st_id="78" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1504  %shl_ln29_95 = shl i64 %zext_ln29_387, %zext_ln29_388

]]></Node>
<StgValue><ssdm name="shl_ln29_95"/></StgValue>
</operation>

<operation id="2827" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1513  %add_ln29_44 = add i14 %phi_mul101, 48

]]></Node>
<StgValue><ssdm name="add_ln29_44"/></StgValue>
</operation>

<operation id="2828" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1514  %zext_ln29_49 = zext i14 %add_ln29_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_49"/></StgValue>
</operation>

<operation id="2829" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1515  %b_addr_48 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_49

]]></Node>
<StgValue><ssdm name="b_addr_48"/></StgValue>
</operation>

<operation id="2830" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1516  %b_load_48 = load i32* %b_addr_48, align 4

]]></Node>
<StgValue><ssdm name="b_load_48"/></StgValue>
</operation>

<operation id="2831" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1538  %add_ln29_45 = add i14 %phi_mul101, 49

]]></Node>
<StgValue><ssdm name="add_ln29_45"/></StgValue>
</operation>

<operation id="2832" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1539  %zext_ln29_50 = zext i14 %add_ln29_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_50"/></StgValue>
</operation>

<operation id="2833" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1540  %b_addr_49 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_50

]]></Node>
<StgValue><ssdm name="b_addr_49"/></StgValue>
</operation>

<operation id="2834" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1541  %b_load_49 = load i32* %b_addr_49, align 4

]]></Node>
<StgValue><ssdm name="b_load_49"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2835" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:149  %add_ln29_139 = add i14 %mul_ln29, 46

]]></Node>
<StgValue><ssdm name="add_ln29_139"/></StgValue>
</operation>

<operation id="2836" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:150  %sext_ln29_45 = sext i14 %add_ln29_139 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_45"/></StgValue>
</operation>

<operation id="2837" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:151  %b_buff_addr_46 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_45

]]></Node>
<StgValue><ssdm name="b_buff_addr_46"/></StgValue>
</operation>

<operation id="2838" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:152  %add_ln29_140 = add i14 %mul_ln29, 47

]]></Node>
<StgValue><ssdm name="add_ln29_140"/></StgValue>
</operation>

<operation id="2839" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:153  %sext_ln29_46 = sext i14 %add_ln29_140 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_46"/></StgValue>
</operation>

<operation id="2840" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:154  %b_buff_addr_47 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_46

]]></Node>
<StgValue><ssdm name="b_buff_addr_47"/></StgValue>
</operation>

<operation id="2841" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1480  %tmp_99 = call i64 @llvm.part.select.i64(i64 %shl_ln29_93, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2842" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1481  %select_ln29_188 = select i1 %icmp_ln29_47, i64 %tmp_99, i64 %shl_ln29_93

]]></Node>
<StgValue><ssdm name="select_ln29_188"/></StgValue>
</operation>

<operation id="2843" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1485  %and_ln29_93 = and i64 %select_ln29_188, %and_ln29_92

]]></Node>
<StgValue><ssdm name="and_ln29_93"/></StgValue>
</operation>

<operation id="2844" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1487  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_46, i64 %and_ln29_93, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2845" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1505  %tmp_100 = call i64 @llvm.part.select.i64(i64 %shl_ln29_95, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2846" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1506  %select_ln29_192 = select i1 %icmp_ln29_48, i64 %tmp_100, i64 %shl_ln29_95

]]></Node>
<StgValue><ssdm name="select_ln29_192"/></StgValue>
</operation>

<operation id="2847" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1510  %and_ln29_95 = and i64 %select_ln29_192, %and_ln29_94

]]></Node>
<StgValue><ssdm name="and_ln29_95"/></StgValue>
</operation>

<operation id="2848" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1512  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_47, i64 %and_ln29_95, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2849" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1516  %b_load_48 = load i32* %b_addr_48, align 4

]]></Node>
<StgValue><ssdm name="b_load_48"/></StgValue>
</operation>

<operation id="2850" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1520  %zext_ln29_393 = zext i32 %b_load_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_393"/></StgValue>
</operation>

<operation id="2851" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1521  %xor_ln29_96 = xor i7 %zext_ln29_391, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_96"/></StgValue>
</operation>

<operation id="2852" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1524  %select_ln29_195 = select i1 %icmp_ln29_49, i7 %xor_ln29_96, i7 %zext_ln29_391

]]></Node>
<StgValue><ssdm name="select_ln29_195"/></StgValue>
</operation>

<operation id="2853" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1526  %zext_ln29_394 = zext i7 %select_ln29_195 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_394"/></StgValue>
</operation>

<operation id="2854" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1529  %shl_ln29_97 = shl i64 %zext_ln29_393, %zext_ln29_394

]]></Node>
<StgValue><ssdm name="shl_ln29_97"/></StgValue>
</operation>

<operation id="2855" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1541  %b_load_49 = load i32* %b_addr_49, align 4

]]></Node>
<StgValue><ssdm name="b_load_49"/></StgValue>
</operation>

<operation id="2856" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1545  %zext_ln29_399 = zext i32 %b_load_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_399"/></StgValue>
</operation>

<operation id="2857" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1546  %xor_ln29_98 = xor i7 %zext_ln29_397, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_98"/></StgValue>
</operation>

<operation id="2858" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1549  %select_ln29_199 = select i1 %icmp_ln29_50, i7 %xor_ln29_98, i7 %zext_ln29_397

]]></Node>
<StgValue><ssdm name="select_ln29_199"/></StgValue>
</operation>

<operation id="2859" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1551  %zext_ln29_400 = zext i7 %select_ln29_199 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_400"/></StgValue>
</operation>

<operation id="2860" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1554  %shl_ln29_99 = shl i64 %zext_ln29_399, %zext_ln29_400

]]></Node>
<StgValue><ssdm name="shl_ln29_99"/></StgValue>
</operation>

<operation id="2861" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1563  %add_ln29_46 = add i14 %phi_mul101, 50

]]></Node>
<StgValue><ssdm name="add_ln29_46"/></StgValue>
</operation>

<operation id="2862" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1564  %zext_ln29_51 = zext i14 %add_ln29_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_51"/></StgValue>
</operation>

<operation id="2863" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1565  %b_addr_50 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_51

]]></Node>
<StgValue><ssdm name="b_addr_50"/></StgValue>
</operation>

<operation id="2864" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1566  %b_load_50 = load i32* %b_addr_50, align 4

]]></Node>
<StgValue><ssdm name="b_load_50"/></StgValue>
</operation>

<operation id="2865" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1588  %add_ln29_47 = add i14 %phi_mul101, 51

]]></Node>
<StgValue><ssdm name="add_ln29_47"/></StgValue>
</operation>

<operation id="2866" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1589  %zext_ln29_52 = zext i14 %add_ln29_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_52"/></StgValue>
</operation>

<operation id="2867" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1590  %b_addr_51 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_52

]]></Node>
<StgValue><ssdm name="b_addr_51"/></StgValue>
</operation>

<operation id="2868" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1591  %b_load_51 = load i32* %b_addr_51, align 4

]]></Node>
<StgValue><ssdm name="b_load_51"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2869" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:155  %add_ln29_141 = add i14 %mul_ln29, 48

]]></Node>
<StgValue><ssdm name="add_ln29_141"/></StgValue>
</operation>

<operation id="2870" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:156  %sext_ln29_47 = sext i14 %add_ln29_141 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_47"/></StgValue>
</operation>

<operation id="2871" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:157  %b_buff_addr_48 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_47

]]></Node>
<StgValue><ssdm name="b_buff_addr_48"/></StgValue>
</operation>

<operation id="2872" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:158  %add_ln29_142 = add i14 %mul_ln29, 49

]]></Node>
<StgValue><ssdm name="add_ln29_142"/></StgValue>
</operation>

<operation id="2873" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:159  %sext_ln29_48 = sext i14 %add_ln29_142 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_48"/></StgValue>
</operation>

<operation id="2874" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:160  %b_buff_addr_49 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_48

]]></Node>
<StgValue><ssdm name="b_buff_addr_49"/></StgValue>
</operation>

<operation id="2875" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1530  %tmp_101 = call i64 @llvm.part.select.i64(i64 %shl_ln29_97, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2876" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1531  %select_ln29_196 = select i1 %icmp_ln29_49, i64 %tmp_101, i64 %shl_ln29_97

]]></Node>
<StgValue><ssdm name="select_ln29_196"/></StgValue>
</operation>

<operation id="2877" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1535  %and_ln29_97 = and i64 %select_ln29_196, %and_ln29_96

]]></Node>
<StgValue><ssdm name="and_ln29_97"/></StgValue>
</operation>

<operation id="2878" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1537  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_48, i64 %and_ln29_97, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2879" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1555  %tmp_102 = call i64 @llvm.part.select.i64(i64 %shl_ln29_99, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2880" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1556  %select_ln29_200 = select i1 %icmp_ln29_50, i64 %tmp_102, i64 %shl_ln29_99

]]></Node>
<StgValue><ssdm name="select_ln29_200"/></StgValue>
</operation>

<operation id="2881" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1560  %and_ln29_99 = and i64 %select_ln29_200, %and_ln29_98

]]></Node>
<StgValue><ssdm name="and_ln29_99"/></StgValue>
</operation>

<operation id="2882" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1562  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_49, i64 %and_ln29_99, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2883" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1566  %b_load_50 = load i32* %b_addr_50, align 4

]]></Node>
<StgValue><ssdm name="b_load_50"/></StgValue>
</operation>

<operation id="2884" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1570  %zext_ln29_405 = zext i32 %b_load_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_405"/></StgValue>
</operation>

<operation id="2885" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1571  %xor_ln29_100 = xor i7 %zext_ln29_403, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_100"/></StgValue>
</operation>

<operation id="2886" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1574  %select_ln29_203 = select i1 %icmp_ln29_51, i7 %xor_ln29_100, i7 %zext_ln29_403

]]></Node>
<StgValue><ssdm name="select_ln29_203"/></StgValue>
</operation>

<operation id="2887" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1576  %zext_ln29_406 = zext i7 %select_ln29_203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_406"/></StgValue>
</operation>

<operation id="2888" st_id="80" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1579  %shl_ln29_101 = shl i64 %zext_ln29_405, %zext_ln29_406

]]></Node>
<StgValue><ssdm name="shl_ln29_101"/></StgValue>
</operation>

<operation id="2889" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1591  %b_load_51 = load i32* %b_addr_51, align 4

]]></Node>
<StgValue><ssdm name="b_load_51"/></StgValue>
</operation>

<operation id="2890" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1595  %zext_ln29_411 = zext i32 %b_load_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_411"/></StgValue>
</operation>

<operation id="2891" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1596  %xor_ln29_102 = xor i7 %zext_ln29_409, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_102"/></StgValue>
</operation>

<operation id="2892" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1599  %select_ln29_207 = select i1 %icmp_ln29_52, i7 %xor_ln29_102, i7 %zext_ln29_409

]]></Node>
<StgValue><ssdm name="select_ln29_207"/></StgValue>
</operation>

<operation id="2893" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1601  %zext_ln29_412 = zext i7 %select_ln29_207 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_412"/></StgValue>
</operation>

<operation id="2894" st_id="80" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1604  %shl_ln29_103 = shl i64 %zext_ln29_411, %zext_ln29_412

]]></Node>
<StgValue><ssdm name="shl_ln29_103"/></StgValue>
</operation>

<operation id="2895" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1613  %add_ln29_48 = add i14 %phi_mul101, 52

]]></Node>
<StgValue><ssdm name="add_ln29_48"/></StgValue>
</operation>

<operation id="2896" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1614  %zext_ln29_53 = zext i14 %add_ln29_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_53"/></StgValue>
</operation>

<operation id="2897" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1615  %b_addr_52 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_53

]]></Node>
<StgValue><ssdm name="b_addr_52"/></StgValue>
</operation>

<operation id="2898" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1616  %b_load_52 = load i32* %b_addr_52, align 4

]]></Node>
<StgValue><ssdm name="b_load_52"/></StgValue>
</operation>

<operation id="2899" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1638  %add_ln29_49 = add i14 %phi_mul101, 53

]]></Node>
<StgValue><ssdm name="add_ln29_49"/></StgValue>
</operation>

<operation id="2900" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1639  %zext_ln29_54 = zext i14 %add_ln29_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_54"/></StgValue>
</operation>

<operation id="2901" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1640  %b_addr_53 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_54

]]></Node>
<StgValue><ssdm name="b_addr_53"/></StgValue>
</operation>

<operation id="2902" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1641  %b_load_53 = load i32* %b_addr_53, align 4

]]></Node>
<StgValue><ssdm name="b_load_53"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2903" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:161  %add_ln29_143 = add i14 %mul_ln29, 50

]]></Node>
<StgValue><ssdm name="add_ln29_143"/></StgValue>
</operation>

<operation id="2904" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:162  %sext_ln29_49 = sext i14 %add_ln29_143 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_49"/></StgValue>
</operation>

<operation id="2905" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:163  %b_buff_addr_50 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_49

]]></Node>
<StgValue><ssdm name="b_buff_addr_50"/></StgValue>
</operation>

<operation id="2906" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:164  %add_ln29_144 = add i14 %mul_ln29, 51

]]></Node>
<StgValue><ssdm name="add_ln29_144"/></StgValue>
</operation>

<operation id="2907" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:165  %sext_ln29_50 = sext i14 %add_ln29_144 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_50"/></StgValue>
</operation>

<operation id="2908" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:166  %b_buff_addr_51 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_50

]]></Node>
<StgValue><ssdm name="b_buff_addr_51"/></StgValue>
</operation>

<operation id="2909" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1580  %tmp_103 = call i64 @llvm.part.select.i64(i64 %shl_ln29_101, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2910" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1581  %select_ln29_204 = select i1 %icmp_ln29_51, i64 %tmp_103, i64 %shl_ln29_101

]]></Node>
<StgValue><ssdm name="select_ln29_204"/></StgValue>
</operation>

<operation id="2911" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1585  %and_ln29_101 = and i64 %select_ln29_204, %and_ln29_100

]]></Node>
<StgValue><ssdm name="and_ln29_101"/></StgValue>
</operation>

<operation id="2912" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1587  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_50, i64 %and_ln29_101, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2913" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1605  %tmp_104 = call i64 @llvm.part.select.i64(i64 %shl_ln29_103, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2914" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1606  %select_ln29_208 = select i1 %icmp_ln29_52, i64 %tmp_104, i64 %shl_ln29_103

]]></Node>
<StgValue><ssdm name="select_ln29_208"/></StgValue>
</operation>

<operation id="2915" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1610  %and_ln29_103 = and i64 %select_ln29_208, %and_ln29_102

]]></Node>
<StgValue><ssdm name="and_ln29_103"/></StgValue>
</operation>

<operation id="2916" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1612  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_51, i64 %and_ln29_103, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2917" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1616  %b_load_52 = load i32* %b_addr_52, align 4

]]></Node>
<StgValue><ssdm name="b_load_52"/></StgValue>
</operation>

<operation id="2918" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1620  %zext_ln29_417 = zext i32 %b_load_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_417"/></StgValue>
</operation>

<operation id="2919" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1621  %xor_ln29_104 = xor i7 %zext_ln29_415, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_104"/></StgValue>
</operation>

<operation id="2920" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1624  %select_ln29_211 = select i1 %icmp_ln29_53, i7 %xor_ln29_104, i7 %zext_ln29_415

]]></Node>
<StgValue><ssdm name="select_ln29_211"/></StgValue>
</operation>

<operation id="2921" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1626  %zext_ln29_418 = zext i7 %select_ln29_211 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_418"/></StgValue>
</operation>

<operation id="2922" st_id="81" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1629  %shl_ln29_105 = shl i64 %zext_ln29_417, %zext_ln29_418

]]></Node>
<StgValue><ssdm name="shl_ln29_105"/></StgValue>
</operation>

<operation id="2923" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1641  %b_load_53 = load i32* %b_addr_53, align 4

]]></Node>
<StgValue><ssdm name="b_load_53"/></StgValue>
</operation>

<operation id="2924" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1645  %zext_ln29_423 = zext i32 %b_load_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_423"/></StgValue>
</operation>

<operation id="2925" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1646  %xor_ln29_106 = xor i7 %zext_ln29_421, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_106"/></StgValue>
</operation>

<operation id="2926" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1649  %select_ln29_215 = select i1 %icmp_ln29_54, i7 %xor_ln29_106, i7 %zext_ln29_421

]]></Node>
<StgValue><ssdm name="select_ln29_215"/></StgValue>
</operation>

<operation id="2927" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1651  %zext_ln29_424 = zext i7 %select_ln29_215 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_424"/></StgValue>
</operation>

<operation id="2928" st_id="81" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1654  %shl_ln29_107 = shl i64 %zext_ln29_423, %zext_ln29_424

]]></Node>
<StgValue><ssdm name="shl_ln29_107"/></StgValue>
</operation>

<operation id="2929" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1663  %add_ln29_50 = add i14 %phi_mul101, 54

]]></Node>
<StgValue><ssdm name="add_ln29_50"/></StgValue>
</operation>

<operation id="2930" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1664  %zext_ln29_55 = zext i14 %add_ln29_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_55"/></StgValue>
</operation>

<operation id="2931" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1665  %b_addr_54 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_55

]]></Node>
<StgValue><ssdm name="b_addr_54"/></StgValue>
</operation>

<operation id="2932" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1666  %b_load_54 = load i32* %b_addr_54, align 4

]]></Node>
<StgValue><ssdm name="b_load_54"/></StgValue>
</operation>

<operation id="2933" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1688  %add_ln29_51 = add i14 %phi_mul101, 55

]]></Node>
<StgValue><ssdm name="add_ln29_51"/></StgValue>
</operation>

<operation id="2934" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1689  %zext_ln29_56 = zext i14 %add_ln29_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_56"/></StgValue>
</operation>

<operation id="2935" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1690  %b_addr_55 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_56

]]></Node>
<StgValue><ssdm name="b_addr_55"/></StgValue>
</operation>

<operation id="2936" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1691  %b_load_55 = load i32* %b_addr_55, align 4

]]></Node>
<StgValue><ssdm name="b_load_55"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2937" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:167  %add_ln29_145 = add i14 %mul_ln29, 52

]]></Node>
<StgValue><ssdm name="add_ln29_145"/></StgValue>
</operation>

<operation id="2938" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:168  %sext_ln29_51 = sext i14 %add_ln29_145 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_51"/></StgValue>
</operation>

<operation id="2939" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:169  %b_buff_addr_52 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_51

]]></Node>
<StgValue><ssdm name="b_buff_addr_52"/></StgValue>
</operation>

<operation id="2940" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:170  %add_ln29_146 = add i14 %mul_ln29, 53

]]></Node>
<StgValue><ssdm name="add_ln29_146"/></StgValue>
</operation>

<operation id="2941" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:171  %sext_ln29_52 = sext i14 %add_ln29_146 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_52"/></StgValue>
</operation>

<operation id="2942" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:172  %b_buff_addr_53 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_52

]]></Node>
<StgValue><ssdm name="b_buff_addr_53"/></StgValue>
</operation>

<operation id="2943" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1630  %tmp_105 = call i64 @llvm.part.select.i64(i64 %shl_ln29_105, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2944" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1631  %select_ln29_212 = select i1 %icmp_ln29_53, i64 %tmp_105, i64 %shl_ln29_105

]]></Node>
<StgValue><ssdm name="select_ln29_212"/></StgValue>
</operation>

<operation id="2945" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1635  %and_ln29_105 = and i64 %select_ln29_212, %and_ln29_104

]]></Node>
<StgValue><ssdm name="and_ln29_105"/></StgValue>
</operation>

<operation id="2946" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1637  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_52, i64 %and_ln29_105, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2947" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1655  %tmp_106 = call i64 @llvm.part.select.i64(i64 %shl_ln29_107, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2948" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1656  %select_ln29_216 = select i1 %icmp_ln29_54, i64 %tmp_106, i64 %shl_ln29_107

]]></Node>
<StgValue><ssdm name="select_ln29_216"/></StgValue>
</operation>

<operation id="2949" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1660  %and_ln29_107 = and i64 %select_ln29_216, %and_ln29_106

]]></Node>
<StgValue><ssdm name="and_ln29_107"/></StgValue>
</operation>

<operation id="2950" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1662  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_53, i64 %and_ln29_107, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2951" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1666  %b_load_54 = load i32* %b_addr_54, align 4

]]></Node>
<StgValue><ssdm name="b_load_54"/></StgValue>
</operation>

<operation id="2952" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1670  %zext_ln29_429 = zext i32 %b_load_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_429"/></StgValue>
</operation>

<operation id="2953" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1671  %xor_ln29_108 = xor i7 %zext_ln29_427, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_108"/></StgValue>
</operation>

<operation id="2954" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1674  %select_ln29_219 = select i1 %icmp_ln29_55, i7 %xor_ln29_108, i7 %zext_ln29_427

]]></Node>
<StgValue><ssdm name="select_ln29_219"/></StgValue>
</operation>

<operation id="2955" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1676  %zext_ln29_430 = zext i7 %select_ln29_219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_430"/></StgValue>
</operation>

<operation id="2956" st_id="82" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1679  %shl_ln29_109 = shl i64 %zext_ln29_429, %zext_ln29_430

]]></Node>
<StgValue><ssdm name="shl_ln29_109"/></StgValue>
</operation>

<operation id="2957" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1691  %b_load_55 = load i32* %b_addr_55, align 4

]]></Node>
<StgValue><ssdm name="b_load_55"/></StgValue>
</operation>

<operation id="2958" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1695  %zext_ln29_435 = zext i32 %b_load_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_435"/></StgValue>
</operation>

<operation id="2959" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1696  %xor_ln29_110 = xor i7 %zext_ln29_433, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_110"/></StgValue>
</operation>

<operation id="2960" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1699  %select_ln29_223 = select i1 %icmp_ln29_56, i7 %xor_ln29_110, i7 %zext_ln29_433

]]></Node>
<StgValue><ssdm name="select_ln29_223"/></StgValue>
</operation>

<operation id="2961" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1701  %zext_ln29_436 = zext i7 %select_ln29_223 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_436"/></StgValue>
</operation>

<operation id="2962" st_id="82" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1704  %shl_ln29_111 = shl i64 %zext_ln29_435, %zext_ln29_436

]]></Node>
<StgValue><ssdm name="shl_ln29_111"/></StgValue>
</operation>

<operation id="2963" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1713  %add_ln29_52 = add i14 %phi_mul101, 56

]]></Node>
<StgValue><ssdm name="add_ln29_52"/></StgValue>
</operation>

<operation id="2964" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1714  %zext_ln29_57 = zext i14 %add_ln29_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_57"/></StgValue>
</operation>

<operation id="2965" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1715  %b_addr_56 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_57

]]></Node>
<StgValue><ssdm name="b_addr_56"/></StgValue>
</operation>

<operation id="2966" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1716  %b_load_56 = load i32* %b_addr_56, align 4

]]></Node>
<StgValue><ssdm name="b_load_56"/></StgValue>
</operation>

<operation id="2967" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1738  %add_ln29_53 = add i14 %phi_mul101, 57

]]></Node>
<StgValue><ssdm name="add_ln29_53"/></StgValue>
</operation>

<operation id="2968" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1739  %zext_ln29_58 = zext i14 %add_ln29_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_58"/></StgValue>
</operation>

<operation id="2969" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1740  %b_addr_57 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_58

]]></Node>
<StgValue><ssdm name="b_addr_57"/></StgValue>
</operation>

<operation id="2970" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1741  %b_load_57 = load i32* %b_addr_57, align 4

]]></Node>
<StgValue><ssdm name="b_load_57"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2971" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:173  %add_ln29_147 = add i14 %mul_ln29, 54

]]></Node>
<StgValue><ssdm name="add_ln29_147"/></StgValue>
</operation>

<operation id="2972" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:174  %sext_ln29_53 = sext i14 %add_ln29_147 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_53"/></StgValue>
</operation>

<operation id="2973" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:175  %b_buff_addr_54 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_53

]]></Node>
<StgValue><ssdm name="b_buff_addr_54"/></StgValue>
</operation>

<operation id="2974" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:176  %add_ln29_148 = add i14 %mul_ln29, 55

]]></Node>
<StgValue><ssdm name="add_ln29_148"/></StgValue>
</operation>

<operation id="2975" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:177  %sext_ln29_54 = sext i14 %add_ln29_148 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_54"/></StgValue>
</operation>

<operation id="2976" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:178  %b_buff_addr_55 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_54

]]></Node>
<StgValue><ssdm name="b_buff_addr_55"/></StgValue>
</operation>

<operation id="2977" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1680  %tmp_107 = call i64 @llvm.part.select.i64(i64 %shl_ln29_109, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2978" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1681  %select_ln29_220 = select i1 %icmp_ln29_55, i64 %tmp_107, i64 %shl_ln29_109

]]></Node>
<StgValue><ssdm name="select_ln29_220"/></StgValue>
</operation>

<operation id="2979" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1685  %and_ln29_109 = and i64 %select_ln29_220, %and_ln29_108

]]></Node>
<StgValue><ssdm name="and_ln29_109"/></StgValue>
</operation>

<operation id="2980" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1687  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_54, i64 %and_ln29_109, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2981" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1705  %tmp_108 = call i64 @llvm.part.select.i64(i64 %shl_ln29_111, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2982" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1706  %select_ln29_224 = select i1 %icmp_ln29_56, i64 %tmp_108, i64 %shl_ln29_111

]]></Node>
<StgValue><ssdm name="select_ln29_224"/></StgValue>
</operation>

<operation id="2983" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1710  %and_ln29_111 = and i64 %select_ln29_224, %and_ln29_110

]]></Node>
<StgValue><ssdm name="and_ln29_111"/></StgValue>
</operation>

<operation id="2984" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1712  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_55, i64 %and_ln29_111, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2985" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1716  %b_load_56 = load i32* %b_addr_56, align 4

]]></Node>
<StgValue><ssdm name="b_load_56"/></StgValue>
</operation>

<operation id="2986" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1720  %zext_ln29_441 = zext i32 %b_load_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_441"/></StgValue>
</operation>

<operation id="2987" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1721  %xor_ln29_112 = xor i7 %zext_ln29_439, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_112"/></StgValue>
</operation>

<operation id="2988" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1724  %select_ln29_227 = select i1 %icmp_ln29_57, i7 %xor_ln29_112, i7 %zext_ln29_439

]]></Node>
<StgValue><ssdm name="select_ln29_227"/></StgValue>
</operation>

<operation id="2989" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1726  %zext_ln29_442 = zext i7 %select_ln29_227 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_442"/></StgValue>
</operation>

<operation id="2990" st_id="83" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1729  %shl_ln29_113 = shl i64 %zext_ln29_441, %zext_ln29_442

]]></Node>
<StgValue><ssdm name="shl_ln29_113"/></StgValue>
</operation>

<operation id="2991" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1741  %b_load_57 = load i32* %b_addr_57, align 4

]]></Node>
<StgValue><ssdm name="b_load_57"/></StgValue>
</operation>

<operation id="2992" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1745  %zext_ln29_447 = zext i32 %b_load_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_447"/></StgValue>
</operation>

<operation id="2993" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1746  %xor_ln29_114 = xor i7 %zext_ln29_445, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_114"/></StgValue>
</operation>

<operation id="2994" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1749  %select_ln29_231 = select i1 %icmp_ln29_58, i7 %xor_ln29_114, i7 %zext_ln29_445

]]></Node>
<StgValue><ssdm name="select_ln29_231"/></StgValue>
</operation>

<operation id="2995" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1751  %zext_ln29_448 = zext i7 %select_ln29_231 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_448"/></StgValue>
</operation>

<operation id="2996" st_id="83" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1754  %shl_ln29_115 = shl i64 %zext_ln29_447, %zext_ln29_448

]]></Node>
<StgValue><ssdm name="shl_ln29_115"/></StgValue>
</operation>

<operation id="2997" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1763  %add_ln29_54 = add i14 %phi_mul101, 58

]]></Node>
<StgValue><ssdm name="add_ln29_54"/></StgValue>
</operation>

<operation id="2998" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1764  %zext_ln29_59 = zext i14 %add_ln29_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_59"/></StgValue>
</operation>

<operation id="2999" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1765  %b_addr_58 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_59

]]></Node>
<StgValue><ssdm name="b_addr_58"/></StgValue>
</operation>

<operation id="3000" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1766  %b_load_58 = load i32* %b_addr_58, align 4

]]></Node>
<StgValue><ssdm name="b_load_58"/></StgValue>
</operation>

<operation id="3001" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1788  %add_ln29_55 = add i14 %phi_mul101, 59

]]></Node>
<StgValue><ssdm name="add_ln29_55"/></StgValue>
</operation>

<operation id="3002" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1789  %zext_ln29_60 = zext i14 %add_ln29_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_60"/></StgValue>
</operation>

<operation id="3003" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1790  %b_addr_59 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_60

]]></Node>
<StgValue><ssdm name="b_addr_59"/></StgValue>
</operation>

<operation id="3004" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1791  %b_load_59 = load i32* %b_addr_59, align 4

]]></Node>
<StgValue><ssdm name="b_load_59"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="3005" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:179  %add_ln29_149 = add i14 %mul_ln29, 56

]]></Node>
<StgValue><ssdm name="add_ln29_149"/></StgValue>
</operation>

<operation id="3006" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:180  %sext_ln29_55 = sext i14 %add_ln29_149 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_55"/></StgValue>
</operation>

<operation id="3007" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:181  %b_buff_addr_56 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_55

]]></Node>
<StgValue><ssdm name="b_buff_addr_56"/></StgValue>
</operation>

<operation id="3008" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:182  %add_ln29_150 = add i14 %mul_ln29, 57

]]></Node>
<StgValue><ssdm name="add_ln29_150"/></StgValue>
</operation>

<operation id="3009" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:183  %sext_ln29_56 = sext i14 %add_ln29_150 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_56"/></StgValue>
</operation>

<operation id="3010" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:184  %b_buff_addr_57 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_56

]]></Node>
<StgValue><ssdm name="b_buff_addr_57"/></StgValue>
</operation>

<operation id="3011" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1730  %tmp_109 = call i64 @llvm.part.select.i64(i64 %shl_ln29_113, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="3012" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1731  %select_ln29_228 = select i1 %icmp_ln29_57, i64 %tmp_109, i64 %shl_ln29_113

]]></Node>
<StgValue><ssdm name="select_ln29_228"/></StgValue>
</operation>

<operation id="3013" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1735  %and_ln29_113 = and i64 %select_ln29_228, %and_ln29_112

]]></Node>
<StgValue><ssdm name="and_ln29_113"/></StgValue>
</operation>

<operation id="3014" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1737  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_56, i64 %and_ln29_113, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3015" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1755  %tmp_110 = call i64 @llvm.part.select.i64(i64 %shl_ln29_115, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="3016" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1756  %select_ln29_232 = select i1 %icmp_ln29_58, i64 %tmp_110, i64 %shl_ln29_115

]]></Node>
<StgValue><ssdm name="select_ln29_232"/></StgValue>
</operation>

<operation id="3017" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1760  %and_ln29_115 = and i64 %select_ln29_232, %and_ln29_114

]]></Node>
<StgValue><ssdm name="and_ln29_115"/></StgValue>
</operation>

<operation id="3018" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1762  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_57, i64 %and_ln29_115, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3019" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1766  %b_load_58 = load i32* %b_addr_58, align 4

]]></Node>
<StgValue><ssdm name="b_load_58"/></StgValue>
</operation>

<operation id="3020" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1770  %zext_ln29_453 = zext i32 %b_load_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_453"/></StgValue>
</operation>

<operation id="3021" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1771  %xor_ln29_116 = xor i7 %zext_ln29_451, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_116"/></StgValue>
</operation>

<operation id="3022" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1774  %select_ln29_235 = select i1 %icmp_ln29_59, i7 %xor_ln29_116, i7 %zext_ln29_451

]]></Node>
<StgValue><ssdm name="select_ln29_235"/></StgValue>
</operation>

<operation id="3023" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1776  %zext_ln29_454 = zext i7 %select_ln29_235 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_454"/></StgValue>
</operation>

<operation id="3024" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1779  %shl_ln29_117 = shl i64 %zext_ln29_453, %zext_ln29_454

]]></Node>
<StgValue><ssdm name="shl_ln29_117"/></StgValue>
</operation>

<operation id="3025" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1791  %b_load_59 = load i32* %b_addr_59, align 4

]]></Node>
<StgValue><ssdm name="b_load_59"/></StgValue>
</operation>

<operation id="3026" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1795  %zext_ln29_459 = zext i32 %b_load_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_459"/></StgValue>
</operation>

<operation id="3027" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1796  %xor_ln29_118 = xor i7 %zext_ln29_457, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_118"/></StgValue>
</operation>

<operation id="3028" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1799  %select_ln29_239 = select i1 %icmp_ln29_60, i7 %xor_ln29_118, i7 %zext_ln29_457

]]></Node>
<StgValue><ssdm name="select_ln29_239"/></StgValue>
</operation>

<operation id="3029" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1801  %zext_ln29_460 = zext i7 %select_ln29_239 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_460"/></StgValue>
</operation>

<operation id="3030" st_id="84" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1804  %shl_ln29_119 = shl i64 %zext_ln29_459, %zext_ln29_460

]]></Node>
<StgValue><ssdm name="shl_ln29_119"/></StgValue>
</operation>

<operation id="3031" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1813  %add_ln29_56 = add i14 %phi_mul101, 60

]]></Node>
<StgValue><ssdm name="add_ln29_56"/></StgValue>
</operation>

<operation id="3032" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1814  %zext_ln29_61 = zext i14 %add_ln29_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_61"/></StgValue>
</operation>

<operation id="3033" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1815  %b_addr_60 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_61

]]></Node>
<StgValue><ssdm name="b_addr_60"/></StgValue>
</operation>

<operation id="3034" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1816  %b_load_60 = load i32* %b_addr_60, align 4

]]></Node>
<StgValue><ssdm name="b_load_60"/></StgValue>
</operation>

<operation id="3035" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1838  %add_ln29_57 = add i14 %phi_mul101, 61

]]></Node>
<StgValue><ssdm name="add_ln29_57"/></StgValue>
</operation>

<operation id="3036" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1839  %zext_ln29_62 = zext i14 %add_ln29_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_62"/></StgValue>
</operation>

<operation id="3037" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1840  %b_addr_61 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_62

]]></Node>
<StgValue><ssdm name="b_addr_61"/></StgValue>
</operation>

<operation id="3038" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1841  %b_load_61 = load i32* %b_addr_61, align 4

]]></Node>
<StgValue><ssdm name="b_load_61"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="3039" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:185  %add_ln29_151 = add i14 %mul_ln29, 58

]]></Node>
<StgValue><ssdm name="add_ln29_151"/></StgValue>
</operation>

<operation id="3040" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:186  %sext_ln29_57 = sext i14 %add_ln29_151 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_57"/></StgValue>
</operation>

<operation id="3041" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:187  %b_buff_addr_58 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_57

]]></Node>
<StgValue><ssdm name="b_buff_addr_58"/></StgValue>
</operation>

<operation id="3042" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:188  %add_ln29_152 = add i14 %mul_ln29, 59

]]></Node>
<StgValue><ssdm name="add_ln29_152"/></StgValue>
</operation>

<operation id="3043" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:189  %sext_ln29_58 = sext i14 %add_ln29_152 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_58"/></StgValue>
</operation>

<operation id="3044" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:190  %b_buff_addr_59 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_58

]]></Node>
<StgValue><ssdm name="b_buff_addr_59"/></StgValue>
</operation>

<operation id="3045" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1780  %tmp_111 = call i64 @llvm.part.select.i64(i64 %shl_ln29_117, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="3046" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1781  %select_ln29_236 = select i1 %icmp_ln29_59, i64 %tmp_111, i64 %shl_ln29_117

]]></Node>
<StgValue><ssdm name="select_ln29_236"/></StgValue>
</operation>

<operation id="3047" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1785  %and_ln29_117 = and i64 %select_ln29_236, %and_ln29_116

]]></Node>
<StgValue><ssdm name="and_ln29_117"/></StgValue>
</operation>

<operation id="3048" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1787  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_58, i64 %and_ln29_117, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3049" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1805  %tmp_112 = call i64 @llvm.part.select.i64(i64 %shl_ln29_119, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="3050" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1806  %select_ln29_240 = select i1 %icmp_ln29_60, i64 %tmp_112, i64 %shl_ln29_119

]]></Node>
<StgValue><ssdm name="select_ln29_240"/></StgValue>
</operation>

<operation id="3051" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1810  %and_ln29_119 = and i64 %select_ln29_240, %and_ln29_118

]]></Node>
<StgValue><ssdm name="and_ln29_119"/></StgValue>
</operation>

<operation id="3052" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1812  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_59, i64 %and_ln29_119, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3053" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1816  %b_load_60 = load i32* %b_addr_60, align 4

]]></Node>
<StgValue><ssdm name="b_load_60"/></StgValue>
</operation>

<operation id="3054" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1820  %zext_ln29_465 = zext i32 %b_load_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_465"/></StgValue>
</operation>

<operation id="3055" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1821  %xor_ln29_120 = xor i7 %zext_ln29_463, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_120"/></StgValue>
</operation>

<operation id="3056" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1824  %select_ln29_243 = select i1 %icmp_ln29_61, i7 %xor_ln29_120, i7 %zext_ln29_463

]]></Node>
<StgValue><ssdm name="select_ln29_243"/></StgValue>
</operation>

<operation id="3057" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1826  %zext_ln29_466 = zext i7 %select_ln29_243 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_466"/></StgValue>
</operation>

<operation id="3058" st_id="85" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1829  %shl_ln29_121 = shl i64 %zext_ln29_465, %zext_ln29_466

]]></Node>
<StgValue><ssdm name="shl_ln29_121"/></StgValue>
</operation>

<operation id="3059" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1841  %b_load_61 = load i32* %b_addr_61, align 4

]]></Node>
<StgValue><ssdm name="b_load_61"/></StgValue>
</operation>

<operation id="3060" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1845  %zext_ln29_471 = zext i32 %b_load_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_471"/></StgValue>
</operation>

<operation id="3061" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1846  %xor_ln29_122 = xor i7 %zext_ln29_469, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_122"/></StgValue>
</operation>

<operation id="3062" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1849  %select_ln29_247 = select i1 %icmp_ln29_62, i7 %xor_ln29_122, i7 %zext_ln29_469

]]></Node>
<StgValue><ssdm name="select_ln29_247"/></StgValue>
</operation>

<operation id="3063" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1851  %zext_ln29_472 = zext i7 %select_ln29_247 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_472"/></StgValue>
</operation>

<operation id="3064" st_id="85" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1854  %shl_ln29_123 = shl i64 %zext_ln29_471, %zext_ln29_472

]]></Node>
<StgValue><ssdm name="shl_ln29_123"/></StgValue>
</operation>

<operation id="3065" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1863  %add_ln29_58 = add i14 %phi_mul101, 62

]]></Node>
<StgValue><ssdm name="add_ln29_58"/></StgValue>
</operation>

<operation id="3066" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1864  %zext_ln29_63 = zext i14 %add_ln29_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_63"/></StgValue>
</operation>

<operation id="3067" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1865  %b_addr_62 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_63

]]></Node>
<StgValue><ssdm name="b_addr_62"/></StgValue>
</operation>

<operation id="3068" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1866  %b_load_62 = load i32* %b_addr_62, align 4

]]></Node>
<StgValue><ssdm name="b_load_62"/></StgValue>
</operation>

<operation id="3069" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1888  %add_ln29_59 = add i14 %phi_mul101, 63

]]></Node>
<StgValue><ssdm name="add_ln29_59"/></StgValue>
</operation>

<operation id="3070" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1889  %zext_ln29_64 = zext i14 %add_ln29_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_64"/></StgValue>
</operation>

<operation id="3071" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1890  %b_addr_63 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_64

]]></Node>
<StgValue><ssdm name="b_addr_63"/></StgValue>
</operation>

<operation id="3072" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1891  %b_load_63 = load i32* %b_addr_63, align 4

]]></Node>
<StgValue><ssdm name="b_load_63"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="3073" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:191  %add_ln29_153 = add i14 %mul_ln29, 60

]]></Node>
<StgValue><ssdm name="add_ln29_153"/></StgValue>
</operation>

<operation id="3074" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:192  %sext_ln29_59 = sext i14 %add_ln29_153 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_59"/></StgValue>
</operation>

<operation id="3075" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:193  %b_buff_addr_60 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_59

]]></Node>
<StgValue><ssdm name="b_buff_addr_60"/></StgValue>
</operation>

<operation id="3076" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:194  %add_ln29_154 = add i14 %mul_ln29, 61

]]></Node>
<StgValue><ssdm name="add_ln29_154"/></StgValue>
</operation>

<operation id="3077" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:195  %sext_ln29_60 = sext i14 %add_ln29_154 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_60"/></StgValue>
</operation>

<operation id="3078" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:196  %b_buff_addr_61 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_60

]]></Node>
<StgValue><ssdm name="b_buff_addr_61"/></StgValue>
</operation>

<operation id="3079" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1830  %tmp_113 = call i64 @llvm.part.select.i64(i64 %shl_ln29_121, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="3080" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1831  %select_ln29_244 = select i1 %icmp_ln29_61, i64 %tmp_113, i64 %shl_ln29_121

]]></Node>
<StgValue><ssdm name="select_ln29_244"/></StgValue>
</operation>

<operation id="3081" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1835  %and_ln29_121 = and i64 %select_ln29_244, %and_ln29_120

]]></Node>
<StgValue><ssdm name="and_ln29_121"/></StgValue>
</operation>

<operation id="3082" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1837  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_60, i64 %and_ln29_121, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3083" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1855  %tmp_114 = call i64 @llvm.part.select.i64(i64 %shl_ln29_123, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="3084" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1856  %select_ln29_248 = select i1 %icmp_ln29_62, i64 %tmp_114, i64 %shl_ln29_123

]]></Node>
<StgValue><ssdm name="select_ln29_248"/></StgValue>
</operation>

<operation id="3085" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1860  %and_ln29_123 = and i64 %select_ln29_248, %and_ln29_122

]]></Node>
<StgValue><ssdm name="and_ln29_123"/></StgValue>
</operation>

<operation id="3086" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1862  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_61, i64 %and_ln29_123, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3087" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1866  %b_load_62 = load i32* %b_addr_62, align 4

]]></Node>
<StgValue><ssdm name="b_load_62"/></StgValue>
</operation>

<operation id="3088" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1870  %zext_ln29_477 = zext i32 %b_load_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_477"/></StgValue>
</operation>

<operation id="3089" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1871  %xor_ln29_124 = xor i7 %zext_ln29_475, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_124"/></StgValue>
</operation>

<operation id="3090" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1874  %select_ln29_251 = select i1 %icmp_ln29_63, i7 %xor_ln29_124, i7 %zext_ln29_475

]]></Node>
<StgValue><ssdm name="select_ln29_251"/></StgValue>
</operation>

<operation id="3091" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1876  %zext_ln29_478 = zext i7 %select_ln29_251 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_478"/></StgValue>
</operation>

<operation id="3092" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1879  %shl_ln29_125 = shl i64 %zext_ln29_477, %zext_ln29_478

]]></Node>
<StgValue><ssdm name="shl_ln29_125"/></StgValue>
</operation>

<operation id="3093" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1891  %b_load_63 = load i32* %b_addr_63, align 4

]]></Node>
<StgValue><ssdm name="b_load_63"/></StgValue>
</operation>

<operation id="3094" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1895  %zext_ln29_483 = zext i32 %b_load_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_483"/></StgValue>
</operation>

<operation id="3095" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1896  %xor_ln29_126 = xor i7 %zext_ln29_481, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_126"/></StgValue>
</operation>

<operation id="3096" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1899  %select_ln29_255 = select i1 %icmp_ln29_64, i7 %xor_ln29_126, i7 %zext_ln29_481

]]></Node>
<StgValue><ssdm name="select_ln29_255"/></StgValue>
</operation>

<operation id="3097" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1901  %zext_ln29_484 = zext i7 %select_ln29_255 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_484"/></StgValue>
</operation>

<operation id="3098" st_id="86" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1904  %shl_ln29_127 = shl i64 %zext_ln29_483, %zext_ln29_484

]]></Node>
<StgValue><ssdm name="shl_ln29_127"/></StgValue>
</operation>

<operation id="3099" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1913  %add_ln29_60 = add i14 %phi_mul101, 64

]]></Node>
<StgValue><ssdm name="add_ln29_60"/></StgValue>
</operation>

<operation id="3100" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1914  %zext_ln29_65 = zext i14 %add_ln29_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_65"/></StgValue>
</operation>

<operation id="3101" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1915  %b_addr_64 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_65

]]></Node>
<StgValue><ssdm name="b_addr_64"/></StgValue>
</operation>

<operation id="3102" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1916  %b_load_64 = load i32* %b_addr_64, align 4

]]></Node>
<StgValue><ssdm name="b_load_64"/></StgValue>
</operation>

<operation id="3103" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1938  %add_ln29_61 = add i14 %phi_mul101, 65

]]></Node>
<StgValue><ssdm name="add_ln29_61"/></StgValue>
</operation>

<operation id="3104" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1939  %zext_ln29_66 = zext i14 %add_ln29_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_66"/></StgValue>
</operation>

<operation id="3105" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1940  %b_addr_65 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_66

]]></Node>
<StgValue><ssdm name="b_addr_65"/></StgValue>
</operation>

<operation id="3106" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1941  %b_load_65 = load i32* %b_addr_65, align 4

]]></Node>
<StgValue><ssdm name="b_load_65"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="3107" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:197  %add_ln29_155 = add i14 %mul_ln29, 62

]]></Node>
<StgValue><ssdm name="add_ln29_155"/></StgValue>
</operation>

<operation id="3108" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:198  %sext_ln29_61 = sext i14 %add_ln29_155 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_61"/></StgValue>
</operation>

<operation id="3109" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:199  %b_buff_addr_62 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_61

]]></Node>
<StgValue><ssdm name="b_buff_addr_62"/></StgValue>
</operation>

<operation id="3110" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:200  %add_ln29_156 = add i14 %mul_ln29, 63

]]></Node>
<StgValue><ssdm name="add_ln29_156"/></StgValue>
</operation>

<operation id="3111" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:201  %sext_ln29_62 = sext i14 %add_ln29_156 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_62"/></StgValue>
</operation>

<operation id="3112" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:202  %b_buff_addr_63 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_62

]]></Node>
<StgValue><ssdm name="b_buff_addr_63"/></StgValue>
</operation>

<operation id="3113" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1880  %tmp_115 = call i64 @llvm.part.select.i64(i64 %shl_ln29_125, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="3114" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1881  %select_ln29_252 = select i1 %icmp_ln29_63, i64 %tmp_115, i64 %shl_ln29_125

]]></Node>
<StgValue><ssdm name="select_ln29_252"/></StgValue>
</operation>

<operation id="3115" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1885  %and_ln29_125 = and i64 %select_ln29_252, %and_ln29_124

]]></Node>
<StgValue><ssdm name="and_ln29_125"/></StgValue>
</operation>

<operation id="3116" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1887  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_62, i64 %and_ln29_125, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3117" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1905  %tmp_116 = call i64 @llvm.part.select.i64(i64 %shl_ln29_127, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="3118" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1906  %select_ln29_256 = select i1 %icmp_ln29_64, i64 %tmp_116, i64 %shl_ln29_127

]]></Node>
<StgValue><ssdm name="select_ln29_256"/></StgValue>
</operation>

<operation id="3119" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1910  %and_ln29_127 = and i64 %select_ln29_256, %and_ln29_126

]]></Node>
<StgValue><ssdm name="and_ln29_127"/></StgValue>
</operation>

<operation id="3120" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1912  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_63, i64 %and_ln29_127, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3121" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1916  %b_load_64 = load i32* %b_addr_64, align 4

]]></Node>
<StgValue><ssdm name="b_load_64"/></StgValue>
</operation>

<operation id="3122" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1920  %zext_ln29_489 = zext i32 %b_load_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_489"/></StgValue>
</operation>

<operation id="3123" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1921  %xor_ln29_128 = xor i7 %zext_ln29_487, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_128"/></StgValue>
</operation>

<operation id="3124" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1924  %select_ln29_259 = select i1 %icmp_ln29_65, i7 %xor_ln29_128, i7 %zext_ln29_487

]]></Node>
<StgValue><ssdm name="select_ln29_259"/></StgValue>
</operation>

<operation id="3125" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1926  %zext_ln29_490 = zext i7 %select_ln29_259 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_490"/></StgValue>
</operation>

<operation id="3126" st_id="87" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1929  %shl_ln29_129 = shl i64 %zext_ln29_489, %zext_ln29_490

]]></Node>
<StgValue><ssdm name="shl_ln29_129"/></StgValue>
</operation>

<operation id="3127" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1941  %b_load_65 = load i32* %b_addr_65, align 4

]]></Node>
<StgValue><ssdm name="b_load_65"/></StgValue>
</operation>

<operation id="3128" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1945  %zext_ln29_495 = zext i32 %b_load_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_495"/></StgValue>
</operation>

<operation id="3129" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1946  %xor_ln29_130 = xor i7 %zext_ln29_493, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_130"/></StgValue>
</operation>

<operation id="3130" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1949  %select_ln29_263 = select i1 %icmp_ln29_66, i7 %xor_ln29_130, i7 %zext_ln29_493

]]></Node>
<StgValue><ssdm name="select_ln29_263"/></StgValue>
</operation>

<operation id="3131" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1951  %zext_ln29_496 = zext i7 %select_ln29_263 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_496"/></StgValue>
</operation>

<operation id="3132" st_id="87" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1954  %shl_ln29_131 = shl i64 %zext_ln29_495, %zext_ln29_496

]]></Node>
<StgValue><ssdm name="shl_ln29_131"/></StgValue>
</operation>

<operation id="3133" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1963  %add_ln29_62 = add i14 %phi_mul101, 66

]]></Node>
<StgValue><ssdm name="add_ln29_62"/></StgValue>
</operation>

<operation id="3134" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1964  %zext_ln29_67 = zext i14 %add_ln29_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_67"/></StgValue>
</operation>

<operation id="3135" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1965  %b_addr_66 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_67

]]></Node>
<StgValue><ssdm name="b_addr_66"/></StgValue>
</operation>

<operation id="3136" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1966  %b_load_66 = load i32* %b_addr_66, align 4

]]></Node>
<StgValue><ssdm name="b_load_66"/></StgValue>
</operation>

<operation id="3137" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:1988  %add_ln29_63 = add i14 %phi_mul101, 67

]]></Node>
<StgValue><ssdm name="add_ln29_63"/></StgValue>
</operation>

<operation id="3138" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:1989  %zext_ln29_68 = zext i14 %add_ln29_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_68"/></StgValue>
</operation>

<operation id="3139" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1990  %b_addr_67 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_68

]]></Node>
<StgValue><ssdm name="b_addr_67"/></StgValue>
</operation>

<operation id="3140" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1991  %b_load_67 = load i32* %b_addr_67, align 4

]]></Node>
<StgValue><ssdm name="b_load_67"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="3141" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:203  %add_ln29_157 = add i14 %mul_ln29, 64

]]></Node>
<StgValue><ssdm name="add_ln29_157"/></StgValue>
</operation>

<operation id="3142" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:204  %sext_ln29_63 = sext i14 %add_ln29_157 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_63"/></StgValue>
</operation>

<operation id="3143" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:205  %b_buff_addr_64 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_63

]]></Node>
<StgValue><ssdm name="b_buff_addr_64"/></StgValue>
</operation>

<operation id="3144" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:206  %add_ln29_158 = add i14 %mul_ln29, 65

]]></Node>
<StgValue><ssdm name="add_ln29_158"/></StgValue>
</operation>

<operation id="3145" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:207  %sext_ln29_64 = sext i14 %add_ln29_158 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_64"/></StgValue>
</operation>

<operation id="3146" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:208  %b_buff_addr_65 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_64

]]></Node>
<StgValue><ssdm name="b_buff_addr_65"/></StgValue>
</operation>

<operation id="3147" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1930  %tmp_117 = call i64 @llvm.part.select.i64(i64 %shl_ln29_129, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="3148" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1931  %select_ln29_260 = select i1 %icmp_ln29_65, i64 %tmp_117, i64 %shl_ln29_129

]]></Node>
<StgValue><ssdm name="select_ln29_260"/></StgValue>
</operation>

<operation id="3149" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1935  %and_ln29_129 = and i64 %select_ln29_260, %and_ln29_128

]]></Node>
<StgValue><ssdm name="and_ln29_129"/></StgValue>
</operation>

<operation id="3150" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1937  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_64, i64 %and_ln29_129, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3151" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1955  %tmp_118 = call i64 @llvm.part.select.i64(i64 %shl_ln29_131, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="3152" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1956  %select_ln29_264 = select i1 %icmp_ln29_66, i64 %tmp_118, i64 %shl_ln29_131

]]></Node>
<StgValue><ssdm name="select_ln29_264"/></StgValue>
</operation>

<operation id="3153" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1960  %and_ln29_131 = and i64 %select_ln29_264, %and_ln29_130

]]></Node>
<StgValue><ssdm name="and_ln29_131"/></StgValue>
</operation>

<operation id="3154" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1962  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_65, i64 %and_ln29_131, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3155" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1966  %b_load_66 = load i32* %b_addr_66, align 4

]]></Node>
<StgValue><ssdm name="b_load_66"/></StgValue>
</operation>

<operation id="3156" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1970  %zext_ln29_501 = zext i32 %b_load_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_501"/></StgValue>
</operation>

<operation id="3157" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1971  %xor_ln29_132 = xor i7 %zext_ln29_499, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_132"/></StgValue>
</operation>

<operation id="3158" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1974  %select_ln29_267 = select i1 %icmp_ln29_67, i7 %xor_ln29_132, i7 %zext_ln29_499

]]></Node>
<StgValue><ssdm name="select_ln29_267"/></StgValue>
</operation>

<operation id="3159" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:1976  %zext_ln29_502 = zext i7 %select_ln29_267 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_502"/></StgValue>
</operation>

<operation id="3160" st_id="88" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1979  %shl_ln29_133 = shl i64 %zext_ln29_501, %zext_ln29_502

]]></Node>
<StgValue><ssdm name="shl_ln29_133"/></StgValue>
</operation>

<operation id="3161" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:1991  %b_load_67 = load i32* %b_addr_67, align 4

]]></Node>
<StgValue><ssdm name="b_load_67"/></StgValue>
</operation>

<operation id="3162" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:1995  %zext_ln29_507 = zext i32 %b_load_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_507"/></StgValue>
</operation>

<operation id="3163" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:1996  %xor_ln29_134 = xor i7 %zext_ln29_505, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_134"/></StgValue>
</operation>

<operation id="3164" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:1999  %select_ln29_271 = select i1 %icmp_ln29_68, i7 %xor_ln29_134, i7 %zext_ln29_505

]]></Node>
<StgValue><ssdm name="select_ln29_271"/></StgValue>
</operation>

<operation id="3165" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2001  %zext_ln29_508 = zext i7 %select_ln29_271 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_508"/></StgValue>
</operation>

<operation id="3166" st_id="88" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2004  %shl_ln29_135 = shl i64 %zext_ln29_507, %zext_ln29_508

]]></Node>
<StgValue><ssdm name="shl_ln29_135"/></StgValue>
</operation>

<operation id="3167" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2013  %add_ln29_64 = add i14 %phi_mul101, 68

]]></Node>
<StgValue><ssdm name="add_ln29_64"/></StgValue>
</operation>

<operation id="3168" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2014  %zext_ln29_69 = zext i14 %add_ln29_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_69"/></StgValue>
</operation>

<operation id="3169" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2015  %b_addr_68 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_69

]]></Node>
<StgValue><ssdm name="b_addr_68"/></StgValue>
</operation>

<operation id="3170" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2016  %b_load_68 = load i32* %b_addr_68, align 4

]]></Node>
<StgValue><ssdm name="b_load_68"/></StgValue>
</operation>

<operation id="3171" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2038  %add_ln29_65 = add i14 %phi_mul101, 69

]]></Node>
<StgValue><ssdm name="add_ln29_65"/></StgValue>
</operation>

<operation id="3172" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2039  %zext_ln29_70 = zext i14 %add_ln29_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_70"/></StgValue>
</operation>

<operation id="3173" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2040  %b_addr_69 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_70

]]></Node>
<StgValue><ssdm name="b_addr_69"/></StgValue>
</operation>

<operation id="3174" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2041  %b_load_69 = load i32* %b_addr_69, align 4

]]></Node>
<StgValue><ssdm name="b_load_69"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="3175" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:209  %add_ln29_159 = add i14 %mul_ln29, 66

]]></Node>
<StgValue><ssdm name="add_ln29_159"/></StgValue>
</operation>

<operation id="3176" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:210  %sext_ln29_65 = sext i14 %add_ln29_159 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_65"/></StgValue>
</operation>

<operation id="3177" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:211  %b_buff_addr_66 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_65

]]></Node>
<StgValue><ssdm name="b_buff_addr_66"/></StgValue>
</operation>

<operation id="3178" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:212  %add_ln29_160 = add i14 %mul_ln29, 67

]]></Node>
<StgValue><ssdm name="add_ln29_160"/></StgValue>
</operation>

<operation id="3179" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:213  %sext_ln29_66 = sext i14 %add_ln29_160 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_66"/></StgValue>
</operation>

<operation id="3180" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:214  %b_buff_addr_67 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_66

]]></Node>
<StgValue><ssdm name="b_buff_addr_67"/></StgValue>
</operation>

<operation id="3181" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:1980  %tmp_119 = call i64 @llvm.part.select.i64(i64 %shl_ln29_133, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="3182" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:1981  %select_ln29_268 = select i1 %icmp_ln29_67, i64 %tmp_119, i64 %shl_ln29_133

]]></Node>
<StgValue><ssdm name="select_ln29_268"/></StgValue>
</operation>

<operation id="3183" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:1985  %and_ln29_133 = and i64 %select_ln29_268, %and_ln29_132

]]></Node>
<StgValue><ssdm name="and_ln29_133"/></StgValue>
</operation>

<operation id="3184" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:1987  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_66, i64 %and_ln29_133, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3185" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2005  %tmp_120 = call i64 @llvm.part.select.i64(i64 %shl_ln29_135, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="3186" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2006  %select_ln29_272 = select i1 %icmp_ln29_68, i64 %tmp_120, i64 %shl_ln29_135

]]></Node>
<StgValue><ssdm name="select_ln29_272"/></StgValue>
</operation>

<operation id="3187" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2010  %and_ln29_135 = and i64 %select_ln29_272, %and_ln29_134

]]></Node>
<StgValue><ssdm name="and_ln29_135"/></StgValue>
</operation>

<operation id="3188" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2012  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_67, i64 %and_ln29_135, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3189" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2016  %b_load_68 = load i32* %b_addr_68, align 4

]]></Node>
<StgValue><ssdm name="b_load_68"/></StgValue>
</operation>

<operation id="3190" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2020  %zext_ln29_513 = zext i32 %b_load_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_513"/></StgValue>
</operation>

<operation id="3191" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2021  %xor_ln29_136 = xor i7 %zext_ln29_511, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_136"/></StgValue>
</operation>

<operation id="3192" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2024  %select_ln29_275 = select i1 %icmp_ln29_69, i7 %xor_ln29_136, i7 %zext_ln29_511

]]></Node>
<StgValue><ssdm name="select_ln29_275"/></StgValue>
</operation>

<operation id="3193" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2026  %zext_ln29_514 = zext i7 %select_ln29_275 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_514"/></StgValue>
</operation>

<operation id="3194" st_id="89" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2029  %shl_ln29_137 = shl i64 %zext_ln29_513, %zext_ln29_514

]]></Node>
<StgValue><ssdm name="shl_ln29_137"/></StgValue>
</operation>

<operation id="3195" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2041  %b_load_69 = load i32* %b_addr_69, align 4

]]></Node>
<StgValue><ssdm name="b_load_69"/></StgValue>
</operation>

<operation id="3196" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2045  %zext_ln29_519 = zext i32 %b_load_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_519"/></StgValue>
</operation>

<operation id="3197" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2046  %xor_ln29_138 = xor i7 %zext_ln29_517, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_138"/></StgValue>
</operation>

<operation id="3198" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2049  %select_ln29_279 = select i1 %icmp_ln29_70, i7 %xor_ln29_138, i7 %zext_ln29_517

]]></Node>
<StgValue><ssdm name="select_ln29_279"/></StgValue>
</operation>

<operation id="3199" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2051  %zext_ln29_520 = zext i7 %select_ln29_279 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_520"/></StgValue>
</operation>

<operation id="3200" st_id="89" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2054  %shl_ln29_139 = shl i64 %zext_ln29_519, %zext_ln29_520

]]></Node>
<StgValue><ssdm name="shl_ln29_139"/></StgValue>
</operation>

<operation id="3201" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2063  %add_ln29_66 = add i14 %phi_mul101, 70

]]></Node>
<StgValue><ssdm name="add_ln29_66"/></StgValue>
</operation>

<operation id="3202" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2064  %zext_ln29_71 = zext i14 %add_ln29_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_71"/></StgValue>
</operation>

<operation id="3203" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2065  %b_addr_70 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_71

]]></Node>
<StgValue><ssdm name="b_addr_70"/></StgValue>
</operation>

<operation id="3204" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2066  %b_load_70 = load i32* %b_addr_70, align 4

]]></Node>
<StgValue><ssdm name="b_load_70"/></StgValue>
</operation>

<operation id="3205" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2088  %add_ln29_67 = add i14 %phi_mul101, 71

]]></Node>
<StgValue><ssdm name="add_ln29_67"/></StgValue>
</operation>

<operation id="3206" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2089  %zext_ln29_72 = zext i14 %add_ln29_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_72"/></StgValue>
</operation>

<operation id="3207" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2090  %b_addr_71 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_72

]]></Node>
<StgValue><ssdm name="b_addr_71"/></StgValue>
</operation>

<operation id="3208" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2091  %b_load_71 = load i32* %b_addr_71, align 4

]]></Node>
<StgValue><ssdm name="b_load_71"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="3209" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:215  %add_ln29_161 = add i14 %mul_ln29, 68

]]></Node>
<StgValue><ssdm name="add_ln29_161"/></StgValue>
</operation>

<operation id="3210" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:216  %sext_ln29_67 = sext i14 %add_ln29_161 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_67"/></StgValue>
</operation>

<operation id="3211" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:217  %b_buff_addr_68 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_67

]]></Node>
<StgValue><ssdm name="b_buff_addr_68"/></StgValue>
</operation>

<operation id="3212" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:218  %add_ln29_162 = add i14 %mul_ln29, 69

]]></Node>
<StgValue><ssdm name="add_ln29_162"/></StgValue>
</operation>

<operation id="3213" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:219  %sext_ln29_68 = sext i14 %add_ln29_162 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_68"/></StgValue>
</operation>

<operation id="3214" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:220  %b_buff_addr_69 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_68

]]></Node>
<StgValue><ssdm name="b_buff_addr_69"/></StgValue>
</operation>

<operation id="3215" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2030  %tmp_121 = call i64 @llvm.part.select.i64(i64 %shl_ln29_137, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="3216" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2031  %select_ln29_276 = select i1 %icmp_ln29_69, i64 %tmp_121, i64 %shl_ln29_137

]]></Node>
<StgValue><ssdm name="select_ln29_276"/></StgValue>
</operation>

<operation id="3217" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2035  %and_ln29_137 = and i64 %select_ln29_276, %and_ln29_136

]]></Node>
<StgValue><ssdm name="and_ln29_137"/></StgValue>
</operation>

<operation id="3218" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2037  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_68, i64 %and_ln29_137, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3219" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2055  %tmp_122 = call i64 @llvm.part.select.i64(i64 %shl_ln29_139, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="3220" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2056  %select_ln29_280 = select i1 %icmp_ln29_70, i64 %tmp_122, i64 %shl_ln29_139

]]></Node>
<StgValue><ssdm name="select_ln29_280"/></StgValue>
</operation>

<operation id="3221" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2060  %and_ln29_139 = and i64 %select_ln29_280, %and_ln29_138

]]></Node>
<StgValue><ssdm name="and_ln29_139"/></StgValue>
</operation>

<operation id="3222" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2062  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_69, i64 %and_ln29_139, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3223" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2066  %b_load_70 = load i32* %b_addr_70, align 4

]]></Node>
<StgValue><ssdm name="b_load_70"/></StgValue>
</operation>

<operation id="3224" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2070  %zext_ln29_525 = zext i32 %b_load_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_525"/></StgValue>
</operation>

<operation id="3225" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2071  %xor_ln29_140 = xor i7 %zext_ln29_523, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_140"/></StgValue>
</operation>

<operation id="3226" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2074  %select_ln29_283 = select i1 %icmp_ln29_71, i7 %xor_ln29_140, i7 %zext_ln29_523

]]></Node>
<StgValue><ssdm name="select_ln29_283"/></StgValue>
</operation>

<operation id="3227" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2076  %zext_ln29_526 = zext i7 %select_ln29_283 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_526"/></StgValue>
</operation>

<operation id="3228" st_id="90" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2079  %shl_ln29_141 = shl i64 %zext_ln29_525, %zext_ln29_526

]]></Node>
<StgValue><ssdm name="shl_ln29_141"/></StgValue>
</operation>

<operation id="3229" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2091  %b_load_71 = load i32* %b_addr_71, align 4

]]></Node>
<StgValue><ssdm name="b_load_71"/></StgValue>
</operation>

<operation id="3230" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2095  %zext_ln29_531 = zext i32 %b_load_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_531"/></StgValue>
</operation>

<operation id="3231" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2096  %xor_ln29_142 = xor i7 %zext_ln29_529, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_142"/></StgValue>
</operation>

<operation id="3232" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2099  %select_ln29_287 = select i1 %icmp_ln29_72, i7 %xor_ln29_142, i7 %zext_ln29_529

]]></Node>
<StgValue><ssdm name="select_ln29_287"/></StgValue>
</operation>

<operation id="3233" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2101  %zext_ln29_532 = zext i7 %select_ln29_287 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_532"/></StgValue>
</operation>

<operation id="3234" st_id="90" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2104  %shl_ln29_143 = shl i64 %zext_ln29_531, %zext_ln29_532

]]></Node>
<StgValue><ssdm name="shl_ln29_143"/></StgValue>
</operation>

<operation id="3235" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2113  %add_ln29_68 = add i14 %phi_mul101, 72

]]></Node>
<StgValue><ssdm name="add_ln29_68"/></StgValue>
</operation>

<operation id="3236" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2114  %zext_ln29_73 = zext i14 %add_ln29_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_73"/></StgValue>
</operation>

<operation id="3237" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2115  %b_addr_72 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_73

]]></Node>
<StgValue><ssdm name="b_addr_72"/></StgValue>
</operation>

<operation id="3238" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2116  %b_load_72 = load i32* %b_addr_72, align 4

]]></Node>
<StgValue><ssdm name="b_load_72"/></StgValue>
</operation>

<operation id="3239" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2138  %add_ln29_69 = add i14 %phi_mul101, 73

]]></Node>
<StgValue><ssdm name="add_ln29_69"/></StgValue>
</operation>

<operation id="3240" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2139  %zext_ln29_74 = zext i14 %add_ln29_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_74"/></StgValue>
</operation>

<operation id="3241" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2140  %b_addr_73 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_74

]]></Node>
<StgValue><ssdm name="b_addr_73"/></StgValue>
</operation>

<operation id="3242" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2141  %b_load_73 = load i32* %b_addr_73, align 4

]]></Node>
<StgValue><ssdm name="b_load_73"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="3243" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:221  %add_ln29_163 = add i14 %mul_ln29, 70

]]></Node>
<StgValue><ssdm name="add_ln29_163"/></StgValue>
</operation>

<operation id="3244" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:222  %sext_ln29_69 = sext i14 %add_ln29_163 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_69"/></StgValue>
</operation>

<operation id="3245" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:223  %b_buff_addr_70 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_69

]]></Node>
<StgValue><ssdm name="b_buff_addr_70"/></StgValue>
</operation>

<operation id="3246" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:224  %add_ln29_164 = add i14 %mul_ln29, 71

]]></Node>
<StgValue><ssdm name="add_ln29_164"/></StgValue>
</operation>

<operation id="3247" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:225  %sext_ln29_70 = sext i14 %add_ln29_164 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_70"/></StgValue>
</operation>

<operation id="3248" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:226  %b_buff_addr_71 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_70

]]></Node>
<StgValue><ssdm name="b_buff_addr_71"/></StgValue>
</operation>

<operation id="3249" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2080  %tmp_123 = call i64 @llvm.part.select.i64(i64 %shl_ln29_141, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="3250" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2081  %select_ln29_284 = select i1 %icmp_ln29_71, i64 %tmp_123, i64 %shl_ln29_141

]]></Node>
<StgValue><ssdm name="select_ln29_284"/></StgValue>
</operation>

<operation id="3251" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2085  %and_ln29_141 = and i64 %select_ln29_284, %and_ln29_140

]]></Node>
<StgValue><ssdm name="and_ln29_141"/></StgValue>
</operation>

<operation id="3252" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2087  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_70, i64 %and_ln29_141, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3253" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2105  %tmp_124 = call i64 @llvm.part.select.i64(i64 %shl_ln29_143, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="3254" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2106  %select_ln29_288 = select i1 %icmp_ln29_72, i64 %tmp_124, i64 %shl_ln29_143

]]></Node>
<StgValue><ssdm name="select_ln29_288"/></StgValue>
</operation>

<operation id="3255" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2110  %and_ln29_143 = and i64 %select_ln29_288, %and_ln29_142

]]></Node>
<StgValue><ssdm name="and_ln29_143"/></StgValue>
</operation>

<operation id="3256" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2112  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_71, i64 %and_ln29_143, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3257" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2116  %b_load_72 = load i32* %b_addr_72, align 4

]]></Node>
<StgValue><ssdm name="b_load_72"/></StgValue>
</operation>

<operation id="3258" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2120  %zext_ln29_537 = zext i32 %b_load_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_537"/></StgValue>
</operation>

<operation id="3259" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2121  %xor_ln29_144 = xor i7 %zext_ln29_535, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_144"/></StgValue>
</operation>

<operation id="3260" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2124  %select_ln29_291 = select i1 %icmp_ln29_73, i7 %xor_ln29_144, i7 %zext_ln29_535

]]></Node>
<StgValue><ssdm name="select_ln29_291"/></StgValue>
</operation>

<operation id="3261" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2126  %zext_ln29_538 = zext i7 %select_ln29_291 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_538"/></StgValue>
</operation>

<operation id="3262" st_id="91" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2129  %shl_ln29_145 = shl i64 %zext_ln29_537, %zext_ln29_538

]]></Node>
<StgValue><ssdm name="shl_ln29_145"/></StgValue>
</operation>

<operation id="3263" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2141  %b_load_73 = load i32* %b_addr_73, align 4

]]></Node>
<StgValue><ssdm name="b_load_73"/></StgValue>
</operation>

<operation id="3264" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2145  %zext_ln29_543 = zext i32 %b_load_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_543"/></StgValue>
</operation>

<operation id="3265" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2146  %xor_ln29_146 = xor i7 %zext_ln29_541, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_146"/></StgValue>
</operation>

<operation id="3266" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2149  %select_ln29_295 = select i1 %icmp_ln29_74, i7 %xor_ln29_146, i7 %zext_ln29_541

]]></Node>
<StgValue><ssdm name="select_ln29_295"/></StgValue>
</operation>

<operation id="3267" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2151  %zext_ln29_544 = zext i7 %select_ln29_295 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_544"/></StgValue>
</operation>

<operation id="3268" st_id="91" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2154  %shl_ln29_147 = shl i64 %zext_ln29_543, %zext_ln29_544

]]></Node>
<StgValue><ssdm name="shl_ln29_147"/></StgValue>
</operation>

<operation id="3269" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2163  %add_ln29_70 = add i14 %phi_mul101, 74

]]></Node>
<StgValue><ssdm name="add_ln29_70"/></StgValue>
</operation>

<operation id="3270" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2164  %zext_ln29_75 = zext i14 %add_ln29_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_75"/></StgValue>
</operation>

<operation id="3271" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2165  %b_addr_74 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_75

]]></Node>
<StgValue><ssdm name="b_addr_74"/></StgValue>
</operation>

<operation id="3272" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2166  %b_load_74 = load i32* %b_addr_74, align 4

]]></Node>
<StgValue><ssdm name="b_load_74"/></StgValue>
</operation>

<operation id="3273" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2188  %add_ln29_71 = add i14 %phi_mul101, 75

]]></Node>
<StgValue><ssdm name="add_ln29_71"/></StgValue>
</operation>

<operation id="3274" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2189  %zext_ln29_76 = zext i14 %add_ln29_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_76"/></StgValue>
</operation>

<operation id="3275" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2190  %b_addr_75 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_76

]]></Node>
<StgValue><ssdm name="b_addr_75"/></StgValue>
</operation>

<operation id="3276" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2191  %b_load_75 = load i32* %b_addr_75, align 4

]]></Node>
<StgValue><ssdm name="b_load_75"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="3277" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:227  %add_ln29_165 = add i14 %mul_ln29, 72

]]></Node>
<StgValue><ssdm name="add_ln29_165"/></StgValue>
</operation>

<operation id="3278" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:228  %sext_ln29_71 = sext i14 %add_ln29_165 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_71"/></StgValue>
</operation>

<operation id="3279" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:229  %b_buff_addr_72 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_71

]]></Node>
<StgValue><ssdm name="b_buff_addr_72"/></StgValue>
</operation>

<operation id="3280" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:230  %add_ln29_166 = add i14 %mul_ln29, 73

]]></Node>
<StgValue><ssdm name="add_ln29_166"/></StgValue>
</operation>

<operation id="3281" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:231  %sext_ln29_72 = sext i14 %add_ln29_166 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_72"/></StgValue>
</operation>

<operation id="3282" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:232  %b_buff_addr_73 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_72

]]></Node>
<StgValue><ssdm name="b_buff_addr_73"/></StgValue>
</operation>

<operation id="3283" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2130  %tmp_125 = call i64 @llvm.part.select.i64(i64 %shl_ln29_145, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="3284" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2131  %select_ln29_292 = select i1 %icmp_ln29_73, i64 %tmp_125, i64 %shl_ln29_145

]]></Node>
<StgValue><ssdm name="select_ln29_292"/></StgValue>
</operation>

<operation id="3285" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2135  %and_ln29_145 = and i64 %select_ln29_292, %and_ln29_144

]]></Node>
<StgValue><ssdm name="and_ln29_145"/></StgValue>
</operation>

<operation id="3286" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2137  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_72, i64 %and_ln29_145, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3287" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2155  %tmp_126 = call i64 @llvm.part.select.i64(i64 %shl_ln29_147, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="3288" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2156  %select_ln29_296 = select i1 %icmp_ln29_74, i64 %tmp_126, i64 %shl_ln29_147

]]></Node>
<StgValue><ssdm name="select_ln29_296"/></StgValue>
</operation>

<operation id="3289" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2160  %and_ln29_147 = and i64 %select_ln29_296, %and_ln29_146

]]></Node>
<StgValue><ssdm name="and_ln29_147"/></StgValue>
</operation>

<operation id="3290" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2162  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_73, i64 %and_ln29_147, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3291" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2166  %b_load_74 = load i32* %b_addr_74, align 4

]]></Node>
<StgValue><ssdm name="b_load_74"/></StgValue>
</operation>

<operation id="3292" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2170  %zext_ln29_549 = zext i32 %b_load_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_549"/></StgValue>
</operation>

<operation id="3293" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2171  %xor_ln29_148 = xor i7 %zext_ln29_547, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_148"/></StgValue>
</operation>

<operation id="3294" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2174  %select_ln29_299 = select i1 %icmp_ln29_75, i7 %xor_ln29_148, i7 %zext_ln29_547

]]></Node>
<StgValue><ssdm name="select_ln29_299"/></StgValue>
</operation>

<operation id="3295" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2176  %zext_ln29_550 = zext i7 %select_ln29_299 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_550"/></StgValue>
</operation>

<operation id="3296" st_id="92" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2179  %shl_ln29_149 = shl i64 %zext_ln29_549, %zext_ln29_550

]]></Node>
<StgValue><ssdm name="shl_ln29_149"/></StgValue>
</operation>

<operation id="3297" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2191  %b_load_75 = load i32* %b_addr_75, align 4

]]></Node>
<StgValue><ssdm name="b_load_75"/></StgValue>
</operation>

<operation id="3298" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2195  %zext_ln29_555 = zext i32 %b_load_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_555"/></StgValue>
</operation>

<operation id="3299" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2196  %xor_ln29_150 = xor i7 %zext_ln29_553, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_150"/></StgValue>
</operation>

<operation id="3300" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2199  %select_ln29_303 = select i1 %icmp_ln29_76, i7 %xor_ln29_150, i7 %zext_ln29_553

]]></Node>
<StgValue><ssdm name="select_ln29_303"/></StgValue>
</operation>

<operation id="3301" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2201  %zext_ln29_556 = zext i7 %select_ln29_303 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_556"/></StgValue>
</operation>

<operation id="3302" st_id="92" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2204  %shl_ln29_151 = shl i64 %zext_ln29_555, %zext_ln29_556

]]></Node>
<StgValue><ssdm name="shl_ln29_151"/></StgValue>
</operation>

<operation id="3303" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2213  %add_ln29_72 = add i14 %phi_mul101, 76

]]></Node>
<StgValue><ssdm name="add_ln29_72"/></StgValue>
</operation>

<operation id="3304" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2214  %zext_ln29_77 = zext i14 %add_ln29_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_77"/></StgValue>
</operation>

<operation id="3305" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2215  %b_addr_76 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_77

]]></Node>
<StgValue><ssdm name="b_addr_76"/></StgValue>
</operation>

<operation id="3306" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2216  %b_load_76 = load i32* %b_addr_76, align 4

]]></Node>
<StgValue><ssdm name="b_load_76"/></StgValue>
</operation>

<operation id="3307" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2238  %add_ln29_73 = add i14 %phi_mul101, 77

]]></Node>
<StgValue><ssdm name="add_ln29_73"/></StgValue>
</operation>

<operation id="3308" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2239  %zext_ln29_78 = zext i14 %add_ln29_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_78"/></StgValue>
</operation>

<operation id="3309" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2240  %b_addr_77 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_78

]]></Node>
<StgValue><ssdm name="b_addr_77"/></StgValue>
</operation>

<operation id="3310" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2241  %b_load_77 = load i32* %b_addr_77, align 4

]]></Node>
<StgValue><ssdm name="b_load_77"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="3311" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:233  %add_ln29_167 = add i14 %mul_ln29, 74

]]></Node>
<StgValue><ssdm name="add_ln29_167"/></StgValue>
</operation>

<operation id="3312" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:234  %sext_ln29_73 = sext i14 %add_ln29_167 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_73"/></StgValue>
</operation>

<operation id="3313" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:235  %b_buff_addr_74 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_73

]]></Node>
<StgValue><ssdm name="b_buff_addr_74"/></StgValue>
</operation>

<operation id="3314" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:236  %add_ln29_168 = add i14 %mul_ln29, 75

]]></Node>
<StgValue><ssdm name="add_ln29_168"/></StgValue>
</operation>

<operation id="3315" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:237  %sext_ln29_74 = sext i14 %add_ln29_168 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_74"/></StgValue>
</operation>

<operation id="3316" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:238  %b_buff_addr_75 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_74

]]></Node>
<StgValue><ssdm name="b_buff_addr_75"/></StgValue>
</operation>

<operation id="3317" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2180  %tmp_127 = call i64 @llvm.part.select.i64(i64 %shl_ln29_149, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="3318" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2181  %select_ln29_300 = select i1 %icmp_ln29_75, i64 %tmp_127, i64 %shl_ln29_149

]]></Node>
<StgValue><ssdm name="select_ln29_300"/></StgValue>
</operation>

<operation id="3319" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2185  %and_ln29_149 = and i64 %select_ln29_300, %and_ln29_148

]]></Node>
<StgValue><ssdm name="and_ln29_149"/></StgValue>
</operation>

<operation id="3320" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2187  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_74, i64 %and_ln29_149, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3321" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2205  %tmp_128 = call i64 @llvm.part.select.i64(i64 %shl_ln29_151, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="3322" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2206  %select_ln29_304 = select i1 %icmp_ln29_76, i64 %tmp_128, i64 %shl_ln29_151

]]></Node>
<StgValue><ssdm name="select_ln29_304"/></StgValue>
</operation>

<operation id="3323" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2210  %and_ln29_151 = and i64 %select_ln29_304, %and_ln29_150

]]></Node>
<StgValue><ssdm name="and_ln29_151"/></StgValue>
</operation>

<operation id="3324" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2212  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_75, i64 %and_ln29_151, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3325" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2216  %b_load_76 = load i32* %b_addr_76, align 4

]]></Node>
<StgValue><ssdm name="b_load_76"/></StgValue>
</operation>

<operation id="3326" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2220  %zext_ln29_561 = zext i32 %b_load_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_561"/></StgValue>
</operation>

<operation id="3327" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2221  %xor_ln29_152 = xor i7 %zext_ln29_559, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_152"/></StgValue>
</operation>

<operation id="3328" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2224  %select_ln29_307 = select i1 %icmp_ln29_77, i7 %xor_ln29_152, i7 %zext_ln29_559

]]></Node>
<StgValue><ssdm name="select_ln29_307"/></StgValue>
</operation>

<operation id="3329" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2226  %zext_ln29_562 = zext i7 %select_ln29_307 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_562"/></StgValue>
</operation>

<operation id="3330" st_id="93" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2229  %shl_ln29_153 = shl i64 %zext_ln29_561, %zext_ln29_562

]]></Node>
<StgValue><ssdm name="shl_ln29_153"/></StgValue>
</operation>

<operation id="3331" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2241  %b_load_77 = load i32* %b_addr_77, align 4

]]></Node>
<StgValue><ssdm name="b_load_77"/></StgValue>
</operation>

<operation id="3332" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2245  %zext_ln29_567 = zext i32 %b_load_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_567"/></StgValue>
</operation>

<operation id="3333" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2246  %xor_ln29_154 = xor i7 %zext_ln29_565, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_154"/></StgValue>
</operation>

<operation id="3334" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2249  %select_ln29_311 = select i1 %icmp_ln29_78, i7 %xor_ln29_154, i7 %zext_ln29_565

]]></Node>
<StgValue><ssdm name="select_ln29_311"/></StgValue>
</operation>

<operation id="3335" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2251  %zext_ln29_568 = zext i7 %select_ln29_311 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_568"/></StgValue>
</operation>

<operation id="3336" st_id="93" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2254  %shl_ln29_155 = shl i64 %zext_ln29_567, %zext_ln29_568

]]></Node>
<StgValue><ssdm name="shl_ln29_155"/></StgValue>
</operation>

<operation id="3337" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2263  %add_ln29_74 = add i14 %phi_mul101, 78

]]></Node>
<StgValue><ssdm name="add_ln29_74"/></StgValue>
</operation>

<operation id="3338" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2264  %zext_ln29_79 = zext i14 %add_ln29_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_79"/></StgValue>
</operation>

<operation id="3339" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2265  %b_addr_78 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_79

]]></Node>
<StgValue><ssdm name="b_addr_78"/></StgValue>
</operation>

<operation id="3340" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2266  %b_load_78 = load i32* %b_addr_78, align 4

]]></Node>
<StgValue><ssdm name="b_load_78"/></StgValue>
</operation>

<operation id="3341" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2288  %add_ln29_75 = add i14 %phi_mul101, 79

]]></Node>
<StgValue><ssdm name="add_ln29_75"/></StgValue>
</operation>

<operation id="3342" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2289  %zext_ln29_80 = zext i14 %add_ln29_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_80"/></StgValue>
</operation>

<operation id="3343" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2290  %b_addr_79 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_80

]]></Node>
<StgValue><ssdm name="b_addr_79"/></StgValue>
</operation>

<operation id="3344" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2291  %b_load_79 = load i32* %b_addr_79, align 4

]]></Node>
<StgValue><ssdm name="b_load_79"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="3345" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:239  %add_ln29_169 = add i14 %mul_ln29, 76

]]></Node>
<StgValue><ssdm name="add_ln29_169"/></StgValue>
</operation>

<operation id="3346" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:240  %sext_ln29_75 = sext i14 %add_ln29_169 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_75"/></StgValue>
</operation>

<operation id="3347" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:241  %b_buff_addr_76 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_75

]]></Node>
<StgValue><ssdm name="b_buff_addr_76"/></StgValue>
</operation>

<operation id="3348" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:242  %add_ln29_170 = add i14 %mul_ln29, 77

]]></Node>
<StgValue><ssdm name="add_ln29_170"/></StgValue>
</operation>

<operation id="3349" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:243  %sext_ln29_76 = sext i14 %add_ln29_170 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_76"/></StgValue>
</operation>

<operation id="3350" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:244  %b_buff_addr_77 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_76

]]></Node>
<StgValue><ssdm name="b_buff_addr_77"/></StgValue>
</operation>

<operation id="3351" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2230  %tmp_129 = call i64 @llvm.part.select.i64(i64 %shl_ln29_153, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="3352" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2231  %select_ln29_308 = select i1 %icmp_ln29_77, i64 %tmp_129, i64 %shl_ln29_153

]]></Node>
<StgValue><ssdm name="select_ln29_308"/></StgValue>
</operation>

<operation id="3353" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2235  %and_ln29_153 = and i64 %select_ln29_308, %and_ln29_152

]]></Node>
<StgValue><ssdm name="and_ln29_153"/></StgValue>
</operation>

<operation id="3354" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2237  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_76, i64 %and_ln29_153, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3355" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2255  %tmp_130 = call i64 @llvm.part.select.i64(i64 %shl_ln29_155, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3356" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2256  %select_ln29_312 = select i1 %icmp_ln29_78, i64 %tmp_130, i64 %shl_ln29_155

]]></Node>
<StgValue><ssdm name="select_ln29_312"/></StgValue>
</operation>

<operation id="3357" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2260  %and_ln29_155 = and i64 %select_ln29_312, %and_ln29_154

]]></Node>
<StgValue><ssdm name="and_ln29_155"/></StgValue>
</operation>

<operation id="3358" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2262  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_77, i64 %and_ln29_155, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3359" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2266  %b_load_78 = load i32* %b_addr_78, align 4

]]></Node>
<StgValue><ssdm name="b_load_78"/></StgValue>
</operation>

<operation id="3360" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2270  %zext_ln29_573 = zext i32 %b_load_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_573"/></StgValue>
</operation>

<operation id="3361" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2271  %xor_ln29_156 = xor i7 %zext_ln29_571, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_156"/></StgValue>
</operation>

<operation id="3362" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2274  %select_ln29_315 = select i1 %icmp_ln29_79, i7 %xor_ln29_156, i7 %zext_ln29_571

]]></Node>
<StgValue><ssdm name="select_ln29_315"/></StgValue>
</operation>

<operation id="3363" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2276  %zext_ln29_574 = zext i7 %select_ln29_315 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_574"/></StgValue>
</operation>

<operation id="3364" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2279  %shl_ln29_157 = shl i64 %zext_ln29_573, %zext_ln29_574

]]></Node>
<StgValue><ssdm name="shl_ln29_157"/></StgValue>
</operation>

<operation id="3365" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2291  %b_load_79 = load i32* %b_addr_79, align 4

]]></Node>
<StgValue><ssdm name="b_load_79"/></StgValue>
</operation>

<operation id="3366" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2295  %zext_ln29_579 = zext i32 %b_load_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_579"/></StgValue>
</operation>

<operation id="3367" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2296  %xor_ln29_158 = xor i7 %zext_ln29_577, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_158"/></StgValue>
</operation>

<operation id="3368" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2299  %select_ln29_319 = select i1 %icmp_ln29_80, i7 %xor_ln29_158, i7 %zext_ln29_577

]]></Node>
<StgValue><ssdm name="select_ln29_319"/></StgValue>
</operation>

<operation id="3369" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2301  %zext_ln29_580 = zext i7 %select_ln29_319 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_580"/></StgValue>
</operation>

<operation id="3370" st_id="94" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2304  %shl_ln29_159 = shl i64 %zext_ln29_579, %zext_ln29_580

]]></Node>
<StgValue><ssdm name="shl_ln29_159"/></StgValue>
</operation>

<operation id="3371" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2313  %add_ln29_76 = add i14 %phi_mul101, 80

]]></Node>
<StgValue><ssdm name="add_ln29_76"/></StgValue>
</operation>

<operation id="3372" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2314  %zext_ln29_81 = zext i14 %add_ln29_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_81"/></StgValue>
</operation>

<operation id="3373" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2315  %b_addr_80 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_81

]]></Node>
<StgValue><ssdm name="b_addr_80"/></StgValue>
</operation>

<operation id="3374" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2316  %b_load_80 = load i32* %b_addr_80, align 4

]]></Node>
<StgValue><ssdm name="b_load_80"/></StgValue>
</operation>

<operation id="3375" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2338  %add_ln29_77 = add i14 %phi_mul101, 81

]]></Node>
<StgValue><ssdm name="add_ln29_77"/></StgValue>
</operation>

<operation id="3376" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2339  %zext_ln29_82 = zext i14 %add_ln29_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_82"/></StgValue>
</operation>

<operation id="3377" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2340  %b_addr_81 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_82

]]></Node>
<StgValue><ssdm name="b_addr_81"/></StgValue>
</operation>

<operation id="3378" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2341  %b_load_81 = load i32* %b_addr_81, align 4

]]></Node>
<StgValue><ssdm name="b_load_81"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="3379" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:245  %add_ln29_171 = add i14 %mul_ln29, 78

]]></Node>
<StgValue><ssdm name="add_ln29_171"/></StgValue>
</operation>

<operation id="3380" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:246  %sext_ln29_77 = sext i14 %add_ln29_171 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_77"/></StgValue>
</operation>

<operation id="3381" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:247  %b_buff_addr_78 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_77

]]></Node>
<StgValue><ssdm name="b_buff_addr_78"/></StgValue>
</operation>

<operation id="3382" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:248  %add_ln29_172 = add i14 %mul_ln29, 79

]]></Node>
<StgValue><ssdm name="add_ln29_172"/></StgValue>
</operation>

<operation id="3383" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:249  %sext_ln29_78 = sext i14 %add_ln29_172 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_78"/></StgValue>
</operation>

<operation id="3384" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:250  %b_buff_addr_79 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_78

]]></Node>
<StgValue><ssdm name="b_buff_addr_79"/></StgValue>
</operation>

<operation id="3385" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2280  %tmp_131 = call i64 @llvm.part.select.i64(i64 %shl_ln29_157, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="3386" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2281  %select_ln29_316 = select i1 %icmp_ln29_79, i64 %tmp_131, i64 %shl_ln29_157

]]></Node>
<StgValue><ssdm name="select_ln29_316"/></StgValue>
</operation>

<operation id="3387" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2285  %and_ln29_157 = and i64 %select_ln29_316, %and_ln29_156

]]></Node>
<StgValue><ssdm name="and_ln29_157"/></StgValue>
</operation>

<operation id="3388" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2287  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_78, i64 %and_ln29_157, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3389" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2305  %tmp_132 = call i64 @llvm.part.select.i64(i64 %shl_ln29_159, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="3390" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2306  %select_ln29_320 = select i1 %icmp_ln29_80, i64 %tmp_132, i64 %shl_ln29_159

]]></Node>
<StgValue><ssdm name="select_ln29_320"/></StgValue>
</operation>

<operation id="3391" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2310  %and_ln29_159 = and i64 %select_ln29_320, %and_ln29_158

]]></Node>
<StgValue><ssdm name="and_ln29_159"/></StgValue>
</operation>

<operation id="3392" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2312  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_79, i64 %and_ln29_159, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3393" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2316  %b_load_80 = load i32* %b_addr_80, align 4

]]></Node>
<StgValue><ssdm name="b_load_80"/></StgValue>
</operation>

<operation id="3394" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2320  %zext_ln29_585 = zext i32 %b_load_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_585"/></StgValue>
</operation>

<operation id="3395" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2321  %xor_ln29_160 = xor i7 %zext_ln29_583, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_160"/></StgValue>
</operation>

<operation id="3396" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2324  %select_ln29_323 = select i1 %icmp_ln29_81, i7 %xor_ln29_160, i7 %zext_ln29_583

]]></Node>
<StgValue><ssdm name="select_ln29_323"/></StgValue>
</operation>

<operation id="3397" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2326  %zext_ln29_586 = zext i7 %select_ln29_323 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_586"/></StgValue>
</operation>

<operation id="3398" st_id="95" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2329  %shl_ln29_161 = shl i64 %zext_ln29_585, %zext_ln29_586

]]></Node>
<StgValue><ssdm name="shl_ln29_161"/></StgValue>
</operation>

<operation id="3399" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2341  %b_load_81 = load i32* %b_addr_81, align 4

]]></Node>
<StgValue><ssdm name="b_load_81"/></StgValue>
</operation>

<operation id="3400" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2345  %zext_ln29_591 = zext i32 %b_load_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_591"/></StgValue>
</operation>

<operation id="3401" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2346  %xor_ln29_162 = xor i7 %zext_ln29_589, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_162"/></StgValue>
</operation>

<operation id="3402" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2349  %select_ln29_327 = select i1 %icmp_ln29_82, i7 %xor_ln29_162, i7 %zext_ln29_589

]]></Node>
<StgValue><ssdm name="select_ln29_327"/></StgValue>
</operation>

<operation id="3403" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2351  %zext_ln29_592 = zext i7 %select_ln29_327 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_592"/></StgValue>
</operation>

<operation id="3404" st_id="95" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2354  %shl_ln29_163 = shl i64 %zext_ln29_591, %zext_ln29_592

]]></Node>
<StgValue><ssdm name="shl_ln29_163"/></StgValue>
</operation>

<operation id="3405" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2363  %add_ln29_78 = add i14 %phi_mul101, 82

]]></Node>
<StgValue><ssdm name="add_ln29_78"/></StgValue>
</operation>

<operation id="3406" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2364  %zext_ln29_83 = zext i14 %add_ln29_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_83"/></StgValue>
</operation>

<operation id="3407" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2365  %b_addr_82 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_83

]]></Node>
<StgValue><ssdm name="b_addr_82"/></StgValue>
</operation>

<operation id="3408" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2366  %b_load_82 = load i32* %b_addr_82, align 4

]]></Node>
<StgValue><ssdm name="b_load_82"/></StgValue>
</operation>

<operation id="3409" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2388  %add_ln29_79 = add i14 %phi_mul101, 83

]]></Node>
<StgValue><ssdm name="add_ln29_79"/></StgValue>
</operation>

<operation id="3410" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2389  %zext_ln29_84 = zext i14 %add_ln29_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_84"/></StgValue>
</operation>

<operation id="3411" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2390  %b_addr_83 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_84

]]></Node>
<StgValue><ssdm name="b_addr_83"/></StgValue>
</operation>

<operation id="3412" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2391  %b_load_83 = load i32* %b_addr_83, align 4

]]></Node>
<StgValue><ssdm name="b_load_83"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="3413" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:251  %add_ln29_173 = add i14 %mul_ln29, 80

]]></Node>
<StgValue><ssdm name="add_ln29_173"/></StgValue>
</operation>

<operation id="3414" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:252  %sext_ln29_79 = sext i14 %add_ln29_173 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_79"/></StgValue>
</operation>

<operation id="3415" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:253  %b_buff_addr_80 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_79

]]></Node>
<StgValue><ssdm name="b_buff_addr_80"/></StgValue>
</operation>

<operation id="3416" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:254  %add_ln29_174 = add i14 %mul_ln29, 81

]]></Node>
<StgValue><ssdm name="add_ln29_174"/></StgValue>
</operation>

<operation id="3417" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:255  %sext_ln29_80 = sext i14 %add_ln29_174 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_80"/></StgValue>
</operation>

<operation id="3418" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:256  %b_buff_addr_81 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_80

]]></Node>
<StgValue><ssdm name="b_buff_addr_81"/></StgValue>
</operation>

<operation id="3419" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2330  %tmp_133 = call i64 @llvm.part.select.i64(i64 %shl_ln29_161, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="3420" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2331  %select_ln29_324 = select i1 %icmp_ln29_81, i64 %tmp_133, i64 %shl_ln29_161

]]></Node>
<StgValue><ssdm name="select_ln29_324"/></StgValue>
</operation>

<operation id="3421" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2335  %and_ln29_161 = and i64 %select_ln29_324, %and_ln29_160

]]></Node>
<StgValue><ssdm name="and_ln29_161"/></StgValue>
</operation>

<operation id="3422" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2337  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_80, i64 %and_ln29_161, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3423" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2355  %tmp_134 = call i64 @llvm.part.select.i64(i64 %shl_ln29_163, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="3424" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2356  %select_ln29_328 = select i1 %icmp_ln29_82, i64 %tmp_134, i64 %shl_ln29_163

]]></Node>
<StgValue><ssdm name="select_ln29_328"/></StgValue>
</operation>

<operation id="3425" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2360  %and_ln29_163 = and i64 %select_ln29_328, %and_ln29_162

]]></Node>
<StgValue><ssdm name="and_ln29_163"/></StgValue>
</operation>

<operation id="3426" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2362  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_81, i64 %and_ln29_163, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3427" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2366  %b_load_82 = load i32* %b_addr_82, align 4

]]></Node>
<StgValue><ssdm name="b_load_82"/></StgValue>
</operation>

<operation id="3428" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2370  %zext_ln29_597 = zext i32 %b_load_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_597"/></StgValue>
</operation>

<operation id="3429" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2371  %xor_ln29_164 = xor i7 %zext_ln29_595, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_164"/></StgValue>
</operation>

<operation id="3430" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2374  %select_ln29_331 = select i1 %icmp_ln29_83, i7 %xor_ln29_164, i7 %zext_ln29_595

]]></Node>
<StgValue><ssdm name="select_ln29_331"/></StgValue>
</operation>

<operation id="3431" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2376  %zext_ln29_598 = zext i7 %select_ln29_331 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_598"/></StgValue>
</operation>

<operation id="3432" st_id="96" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2379  %shl_ln29_165 = shl i64 %zext_ln29_597, %zext_ln29_598

]]></Node>
<StgValue><ssdm name="shl_ln29_165"/></StgValue>
</operation>

<operation id="3433" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2391  %b_load_83 = load i32* %b_addr_83, align 4

]]></Node>
<StgValue><ssdm name="b_load_83"/></StgValue>
</operation>

<operation id="3434" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2395  %zext_ln29_603 = zext i32 %b_load_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_603"/></StgValue>
</operation>

<operation id="3435" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2396  %xor_ln29_166 = xor i7 %zext_ln29_601, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_166"/></StgValue>
</operation>

<operation id="3436" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2399  %select_ln29_335 = select i1 %icmp_ln29_84, i7 %xor_ln29_166, i7 %zext_ln29_601

]]></Node>
<StgValue><ssdm name="select_ln29_335"/></StgValue>
</operation>

<operation id="3437" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2401  %zext_ln29_604 = zext i7 %select_ln29_335 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_604"/></StgValue>
</operation>

<operation id="3438" st_id="96" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2404  %shl_ln29_167 = shl i64 %zext_ln29_603, %zext_ln29_604

]]></Node>
<StgValue><ssdm name="shl_ln29_167"/></StgValue>
</operation>

<operation id="3439" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2413  %add_ln29_80 = add i14 %phi_mul101, 84

]]></Node>
<StgValue><ssdm name="add_ln29_80"/></StgValue>
</operation>

<operation id="3440" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2414  %zext_ln29_85 = zext i14 %add_ln29_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_85"/></StgValue>
</operation>

<operation id="3441" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2415  %b_addr_84 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_85

]]></Node>
<StgValue><ssdm name="b_addr_84"/></StgValue>
</operation>

<operation id="3442" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2416  %b_load_84 = load i32* %b_addr_84, align 4

]]></Node>
<StgValue><ssdm name="b_load_84"/></StgValue>
</operation>

<operation id="3443" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2438  %add_ln29_81 = add i14 %phi_mul101, 85

]]></Node>
<StgValue><ssdm name="add_ln29_81"/></StgValue>
</operation>

<operation id="3444" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2439  %zext_ln29_86 = zext i14 %add_ln29_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_86"/></StgValue>
</operation>

<operation id="3445" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2440  %b_addr_85 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_86

]]></Node>
<StgValue><ssdm name="b_addr_85"/></StgValue>
</operation>

<operation id="3446" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2441  %b_load_85 = load i32* %b_addr_85, align 4

]]></Node>
<StgValue><ssdm name="b_load_85"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="3447" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:257  %add_ln29_175 = add i14 %mul_ln29, 82

]]></Node>
<StgValue><ssdm name="add_ln29_175"/></StgValue>
</operation>

<operation id="3448" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:258  %sext_ln29_81 = sext i14 %add_ln29_175 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_81"/></StgValue>
</operation>

<operation id="3449" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:259  %b_buff_addr_82 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_81

]]></Node>
<StgValue><ssdm name="b_buff_addr_82"/></StgValue>
</operation>

<operation id="3450" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:260  %add_ln29_176 = add i14 %mul_ln29, 83

]]></Node>
<StgValue><ssdm name="add_ln29_176"/></StgValue>
</operation>

<operation id="3451" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:261  %sext_ln29_82 = sext i14 %add_ln29_176 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_82"/></StgValue>
</operation>

<operation id="3452" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:262  %b_buff_addr_83 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_82

]]></Node>
<StgValue><ssdm name="b_buff_addr_83"/></StgValue>
</operation>

<operation id="3453" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2380  %tmp_135 = call i64 @llvm.part.select.i64(i64 %shl_ln29_165, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="3454" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2381  %select_ln29_332 = select i1 %icmp_ln29_83, i64 %tmp_135, i64 %shl_ln29_165

]]></Node>
<StgValue><ssdm name="select_ln29_332"/></StgValue>
</operation>

<operation id="3455" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2385  %and_ln29_165 = and i64 %select_ln29_332, %and_ln29_164

]]></Node>
<StgValue><ssdm name="and_ln29_165"/></StgValue>
</operation>

<operation id="3456" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2387  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_82, i64 %and_ln29_165, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3457" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2405  %tmp_136 = call i64 @llvm.part.select.i64(i64 %shl_ln29_167, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3458" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2406  %select_ln29_336 = select i1 %icmp_ln29_84, i64 %tmp_136, i64 %shl_ln29_167

]]></Node>
<StgValue><ssdm name="select_ln29_336"/></StgValue>
</operation>

<operation id="3459" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2410  %and_ln29_167 = and i64 %select_ln29_336, %and_ln29_166

]]></Node>
<StgValue><ssdm name="and_ln29_167"/></StgValue>
</operation>

<operation id="3460" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2412  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_83, i64 %and_ln29_167, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3461" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2416  %b_load_84 = load i32* %b_addr_84, align 4

]]></Node>
<StgValue><ssdm name="b_load_84"/></StgValue>
</operation>

<operation id="3462" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2420  %zext_ln29_609 = zext i32 %b_load_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_609"/></StgValue>
</operation>

<operation id="3463" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2421  %xor_ln29_168 = xor i7 %zext_ln29_607, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_168"/></StgValue>
</operation>

<operation id="3464" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2424  %select_ln29_339 = select i1 %icmp_ln29_85, i7 %xor_ln29_168, i7 %zext_ln29_607

]]></Node>
<StgValue><ssdm name="select_ln29_339"/></StgValue>
</operation>

<operation id="3465" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2426  %zext_ln29_610 = zext i7 %select_ln29_339 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_610"/></StgValue>
</operation>

<operation id="3466" st_id="97" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2429  %shl_ln29_169 = shl i64 %zext_ln29_609, %zext_ln29_610

]]></Node>
<StgValue><ssdm name="shl_ln29_169"/></StgValue>
</operation>

<operation id="3467" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2441  %b_load_85 = load i32* %b_addr_85, align 4

]]></Node>
<StgValue><ssdm name="b_load_85"/></StgValue>
</operation>

<operation id="3468" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2445  %zext_ln29_615 = zext i32 %b_load_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_615"/></StgValue>
</operation>

<operation id="3469" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2446  %xor_ln29_170 = xor i7 %zext_ln29_613, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_170"/></StgValue>
</operation>

<operation id="3470" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2449  %select_ln29_343 = select i1 %icmp_ln29_86, i7 %xor_ln29_170, i7 %zext_ln29_613

]]></Node>
<StgValue><ssdm name="select_ln29_343"/></StgValue>
</operation>

<operation id="3471" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2451  %zext_ln29_616 = zext i7 %select_ln29_343 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_616"/></StgValue>
</operation>

<operation id="3472" st_id="97" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2454  %shl_ln29_171 = shl i64 %zext_ln29_615, %zext_ln29_616

]]></Node>
<StgValue><ssdm name="shl_ln29_171"/></StgValue>
</operation>

<operation id="3473" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2463  %add_ln29_82 = add i14 %phi_mul101, 86

]]></Node>
<StgValue><ssdm name="add_ln29_82"/></StgValue>
</operation>

<operation id="3474" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2464  %zext_ln29_87 = zext i14 %add_ln29_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_87"/></StgValue>
</operation>

<operation id="3475" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2465  %b_addr_86 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_87

]]></Node>
<StgValue><ssdm name="b_addr_86"/></StgValue>
</operation>

<operation id="3476" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2466  %b_load_86 = load i32* %b_addr_86, align 4

]]></Node>
<StgValue><ssdm name="b_load_86"/></StgValue>
</operation>

<operation id="3477" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2488  %add_ln29_83 = add i14 %phi_mul101, 87

]]></Node>
<StgValue><ssdm name="add_ln29_83"/></StgValue>
</operation>

<operation id="3478" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2489  %zext_ln29_88 = zext i14 %add_ln29_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_88"/></StgValue>
</operation>

<operation id="3479" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2490  %b_addr_87 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_88

]]></Node>
<StgValue><ssdm name="b_addr_87"/></StgValue>
</operation>

<operation id="3480" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2491  %b_load_87 = load i32* %b_addr_87, align 4

]]></Node>
<StgValue><ssdm name="b_load_87"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="3481" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:263  %add_ln29_177 = add i14 %mul_ln29, 84

]]></Node>
<StgValue><ssdm name="add_ln29_177"/></StgValue>
</operation>

<operation id="3482" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:264  %sext_ln29_83 = sext i14 %add_ln29_177 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_83"/></StgValue>
</operation>

<operation id="3483" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:265  %b_buff_addr_84 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_83

]]></Node>
<StgValue><ssdm name="b_buff_addr_84"/></StgValue>
</operation>

<operation id="3484" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:266  %add_ln29_178 = add i14 %mul_ln29, 85

]]></Node>
<StgValue><ssdm name="add_ln29_178"/></StgValue>
</operation>

<operation id="3485" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:267  %sext_ln29_84 = sext i14 %add_ln29_178 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_84"/></StgValue>
</operation>

<operation id="3486" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:268  %b_buff_addr_85 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_84

]]></Node>
<StgValue><ssdm name="b_buff_addr_85"/></StgValue>
</operation>

<operation id="3487" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2430  %tmp_137 = call i64 @llvm.part.select.i64(i64 %shl_ln29_169, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3488" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2431  %select_ln29_340 = select i1 %icmp_ln29_85, i64 %tmp_137, i64 %shl_ln29_169

]]></Node>
<StgValue><ssdm name="select_ln29_340"/></StgValue>
</operation>

<operation id="3489" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2435  %and_ln29_169 = and i64 %select_ln29_340, %and_ln29_168

]]></Node>
<StgValue><ssdm name="and_ln29_169"/></StgValue>
</operation>

<operation id="3490" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2437  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_84, i64 %and_ln29_169, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3491" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2455  %tmp_138 = call i64 @llvm.part.select.i64(i64 %shl_ln29_171, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3492" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2456  %select_ln29_344 = select i1 %icmp_ln29_86, i64 %tmp_138, i64 %shl_ln29_171

]]></Node>
<StgValue><ssdm name="select_ln29_344"/></StgValue>
</operation>

<operation id="3493" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2460  %and_ln29_171 = and i64 %select_ln29_344, %and_ln29_170

]]></Node>
<StgValue><ssdm name="and_ln29_171"/></StgValue>
</operation>

<operation id="3494" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2462  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_85, i64 %and_ln29_171, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3495" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2466  %b_load_86 = load i32* %b_addr_86, align 4

]]></Node>
<StgValue><ssdm name="b_load_86"/></StgValue>
</operation>

<operation id="3496" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2470  %zext_ln29_621 = zext i32 %b_load_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_621"/></StgValue>
</operation>

<operation id="3497" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2471  %xor_ln29_172 = xor i7 %zext_ln29_619, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_172"/></StgValue>
</operation>

<operation id="3498" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2474  %select_ln29_347 = select i1 %icmp_ln29_87, i7 %xor_ln29_172, i7 %zext_ln29_619

]]></Node>
<StgValue><ssdm name="select_ln29_347"/></StgValue>
</operation>

<operation id="3499" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2476  %zext_ln29_622 = zext i7 %select_ln29_347 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_622"/></StgValue>
</operation>

<operation id="3500" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2479  %shl_ln29_173 = shl i64 %zext_ln29_621, %zext_ln29_622

]]></Node>
<StgValue><ssdm name="shl_ln29_173"/></StgValue>
</operation>

<operation id="3501" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2491  %b_load_87 = load i32* %b_addr_87, align 4

]]></Node>
<StgValue><ssdm name="b_load_87"/></StgValue>
</operation>

<operation id="3502" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2495  %zext_ln29_627 = zext i32 %b_load_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_627"/></StgValue>
</operation>

<operation id="3503" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2496  %xor_ln29_174 = xor i7 %zext_ln29_625, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_174"/></StgValue>
</operation>

<operation id="3504" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2499  %select_ln29_351 = select i1 %icmp_ln29_88, i7 %xor_ln29_174, i7 %zext_ln29_625

]]></Node>
<StgValue><ssdm name="select_ln29_351"/></StgValue>
</operation>

<operation id="3505" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2501  %zext_ln29_628 = zext i7 %select_ln29_351 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_628"/></StgValue>
</operation>

<operation id="3506" st_id="98" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2504  %shl_ln29_175 = shl i64 %zext_ln29_627, %zext_ln29_628

]]></Node>
<StgValue><ssdm name="shl_ln29_175"/></StgValue>
</operation>

<operation id="3507" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2513  %add_ln29_84 = add i14 %phi_mul101, 88

]]></Node>
<StgValue><ssdm name="add_ln29_84"/></StgValue>
</operation>

<operation id="3508" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2514  %zext_ln29_89 = zext i14 %add_ln29_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_89"/></StgValue>
</operation>

<operation id="3509" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2515  %b_addr_88 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_89

]]></Node>
<StgValue><ssdm name="b_addr_88"/></StgValue>
</operation>

<operation id="3510" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2516  %b_load_88 = load i32* %b_addr_88, align 4

]]></Node>
<StgValue><ssdm name="b_load_88"/></StgValue>
</operation>

<operation id="3511" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2538  %add_ln29_85 = add i14 %phi_mul101, 89

]]></Node>
<StgValue><ssdm name="add_ln29_85"/></StgValue>
</operation>

<operation id="3512" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2539  %zext_ln29_90 = zext i14 %add_ln29_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_90"/></StgValue>
</operation>

<operation id="3513" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2540  %b_addr_89 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_90

]]></Node>
<StgValue><ssdm name="b_addr_89"/></StgValue>
</operation>

<operation id="3514" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2541  %b_load_89 = load i32* %b_addr_89, align 4

]]></Node>
<StgValue><ssdm name="b_load_89"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="3515" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:269  %add_ln29_179 = add i14 %mul_ln29, 86

]]></Node>
<StgValue><ssdm name="add_ln29_179"/></StgValue>
</operation>

<operation id="3516" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:270  %sext_ln29_85 = sext i14 %add_ln29_179 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_85"/></StgValue>
</operation>

<operation id="3517" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:271  %b_buff_addr_86 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_85

]]></Node>
<StgValue><ssdm name="b_buff_addr_86"/></StgValue>
</operation>

<operation id="3518" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:272  %add_ln29_180 = add i14 %mul_ln29, 87

]]></Node>
<StgValue><ssdm name="add_ln29_180"/></StgValue>
</operation>

<operation id="3519" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:273  %sext_ln29_86 = sext i14 %add_ln29_180 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_86"/></StgValue>
</operation>

<operation id="3520" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:274  %b_buff_addr_87 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_86

]]></Node>
<StgValue><ssdm name="b_buff_addr_87"/></StgValue>
</operation>

<operation id="3521" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2480  %tmp_139 = call i64 @llvm.part.select.i64(i64 %shl_ln29_173, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3522" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2481  %select_ln29_348 = select i1 %icmp_ln29_87, i64 %tmp_139, i64 %shl_ln29_173

]]></Node>
<StgValue><ssdm name="select_ln29_348"/></StgValue>
</operation>

<operation id="3523" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2485  %and_ln29_173 = and i64 %select_ln29_348, %and_ln29_172

]]></Node>
<StgValue><ssdm name="and_ln29_173"/></StgValue>
</operation>

<operation id="3524" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2487  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_86, i64 %and_ln29_173, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3525" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2505  %tmp_140 = call i64 @llvm.part.select.i64(i64 %shl_ln29_175, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="3526" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2506  %select_ln29_352 = select i1 %icmp_ln29_88, i64 %tmp_140, i64 %shl_ln29_175

]]></Node>
<StgValue><ssdm name="select_ln29_352"/></StgValue>
</operation>

<operation id="3527" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2510  %and_ln29_175 = and i64 %select_ln29_352, %and_ln29_174

]]></Node>
<StgValue><ssdm name="and_ln29_175"/></StgValue>
</operation>

<operation id="3528" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2512  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_87, i64 %and_ln29_175, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3529" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2516  %b_load_88 = load i32* %b_addr_88, align 4

]]></Node>
<StgValue><ssdm name="b_load_88"/></StgValue>
</operation>

<operation id="3530" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2520  %zext_ln29_633 = zext i32 %b_load_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_633"/></StgValue>
</operation>

<operation id="3531" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2521  %xor_ln29_176 = xor i7 %zext_ln29_631, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_176"/></StgValue>
</operation>

<operation id="3532" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2524  %select_ln29_355 = select i1 %icmp_ln29_89, i7 %xor_ln29_176, i7 %zext_ln29_631

]]></Node>
<StgValue><ssdm name="select_ln29_355"/></StgValue>
</operation>

<operation id="3533" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2526  %zext_ln29_634 = zext i7 %select_ln29_355 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_634"/></StgValue>
</operation>

<operation id="3534" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2529  %shl_ln29_177 = shl i64 %zext_ln29_633, %zext_ln29_634

]]></Node>
<StgValue><ssdm name="shl_ln29_177"/></StgValue>
</operation>

<operation id="3535" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2541  %b_load_89 = load i32* %b_addr_89, align 4

]]></Node>
<StgValue><ssdm name="b_load_89"/></StgValue>
</operation>

<operation id="3536" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2545  %zext_ln29_639 = zext i32 %b_load_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_639"/></StgValue>
</operation>

<operation id="3537" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2546  %xor_ln29_178 = xor i7 %zext_ln29_637, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_178"/></StgValue>
</operation>

<operation id="3538" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2549  %select_ln29_359 = select i1 %icmp_ln29_90, i7 %xor_ln29_178, i7 %zext_ln29_637

]]></Node>
<StgValue><ssdm name="select_ln29_359"/></StgValue>
</operation>

<operation id="3539" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2551  %zext_ln29_640 = zext i7 %select_ln29_359 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_640"/></StgValue>
</operation>

<operation id="3540" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2554  %shl_ln29_179 = shl i64 %zext_ln29_639, %zext_ln29_640

]]></Node>
<StgValue><ssdm name="shl_ln29_179"/></StgValue>
</operation>

<operation id="3541" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2563  %add_ln29_86 = add i14 %phi_mul101, 90

]]></Node>
<StgValue><ssdm name="add_ln29_86"/></StgValue>
</operation>

<operation id="3542" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2564  %zext_ln29_91 = zext i14 %add_ln29_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_91"/></StgValue>
</operation>

<operation id="3543" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2565  %b_addr_90 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_91

]]></Node>
<StgValue><ssdm name="b_addr_90"/></StgValue>
</operation>

<operation id="3544" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2566  %b_load_90 = load i32* %b_addr_90, align 4

]]></Node>
<StgValue><ssdm name="b_load_90"/></StgValue>
</operation>

<operation id="3545" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2588  %add_ln29_87 = add i14 %phi_mul101, 91

]]></Node>
<StgValue><ssdm name="add_ln29_87"/></StgValue>
</operation>

<operation id="3546" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3224" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2589  %zext_ln29_92 = zext i14 %add_ln29_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_92"/></StgValue>
</operation>

<operation id="3547" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3225" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2590  %b_addr_91 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_92

]]></Node>
<StgValue><ssdm name="b_addr_91"/></StgValue>
</operation>

<operation id="3548" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2591  %b_load_91 = load i32* %b_addr_91, align 4

]]></Node>
<StgValue><ssdm name="b_load_91"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="3549" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:275  %add_ln29_181 = add i14 %mul_ln29, 88

]]></Node>
<StgValue><ssdm name="add_ln29_181"/></StgValue>
</operation>

<operation id="3550" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:276  %sext_ln29_87 = sext i14 %add_ln29_181 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_87"/></StgValue>
</operation>

<operation id="3551" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:277  %b_buff_addr_88 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_87

]]></Node>
<StgValue><ssdm name="b_buff_addr_88"/></StgValue>
</operation>

<operation id="3552" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:278  %add_ln29_182 = add i14 %mul_ln29, 89

]]></Node>
<StgValue><ssdm name="add_ln29_182"/></StgValue>
</operation>

<operation id="3553" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:279  %sext_ln29_88 = sext i14 %add_ln29_182 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_88"/></StgValue>
</operation>

<operation id="3554" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:280  %b_buff_addr_89 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_88

]]></Node>
<StgValue><ssdm name="b_buff_addr_89"/></StgValue>
</operation>

<operation id="3555" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2530  %tmp_141 = call i64 @llvm.part.select.i64(i64 %shl_ln29_177, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="3556" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2531  %select_ln29_356 = select i1 %icmp_ln29_89, i64 %tmp_141, i64 %shl_ln29_177

]]></Node>
<StgValue><ssdm name="select_ln29_356"/></StgValue>
</operation>

<operation id="3557" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2535  %and_ln29_177 = and i64 %select_ln29_356, %and_ln29_176

]]></Node>
<StgValue><ssdm name="and_ln29_177"/></StgValue>
</operation>

<operation id="3558" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2537  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_88, i64 %and_ln29_177, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3559" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2555  %tmp_142 = call i64 @llvm.part.select.i64(i64 %shl_ln29_179, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="3560" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2556  %select_ln29_360 = select i1 %icmp_ln29_90, i64 %tmp_142, i64 %shl_ln29_179

]]></Node>
<StgValue><ssdm name="select_ln29_360"/></StgValue>
</operation>

<operation id="3561" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2560  %and_ln29_179 = and i64 %select_ln29_360, %and_ln29_178

]]></Node>
<StgValue><ssdm name="and_ln29_179"/></StgValue>
</operation>

<operation id="3562" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2562  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_89, i64 %and_ln29_179, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3563" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2566  %b_load_90 = load i32* %b_addr_90, align 4

]]></Node>
<StgValue><ssdm name="b_load_90"/></StgValue>
</operation>

<operation id="3564" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2570  %zext_ln29_645 = zext i32 %b_load_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_645"/></StgValue>
</operation>

<operation id="3565" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2571  %xor_ln29_180 = xor i7 %zext_ln29_643, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_180"/></StgValue>
</operation>

<operation id="3566" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2574  %select_ln29_363 = select i1 %icmp_ln29_91, i7 %xor_ln29_180, i7 %zext_ln29_643

]]></Node>
<StgValue><ssdm name="select_ln29_363"/></StgValue>
</operation>

<operation id="3567" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3211" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2576  %zext_ln29_646 = zext i7 %select_ln29_363 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_646"/></StgValue>
</operation>

<operation id="3568" st_id="100" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2579  %shl_ln29_181 = shl i64 %zext_ln29_645, %zext_ln29_646

]]></Node>
<StgValue><ssdm name="shl_ln29_181"/></StgValue>
</operation>

<operation id="3569" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2591  %b_load_91 = load i32* %b_addr_91, align 4

]]></Node>
<StgValue><ssdm name="b_load_91"/></StgValue>
</operation>

<operation id="3570" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3230" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2595  %zext_ln29_651 = zext i32 %b_load_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_651"/></StgValue>
</operation>

<operation id="3571" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3231" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2596  %xor_ln29_182 = xor i7 %zext_ln29_649, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_182"/></StgValue>
</operation>

<operation id="3572" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2599  %select_ln29_367 = select i1 %icmp_ln29_92, i7 %xor_ln29_182, i7 %zext_ln29_649

]]></Node>
<StgValue><ssdm name="select_ln29_367"/></StgValue>
</operation>

<operation id="3573" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2601  %zext_ln29_652 = zext i7 %select_ln29_367 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_652"/></StgValue>
</operation>

<operation id="3574" st_id="100" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2604  %shl_ln29_183 = shl i64 %zext_ln29_651, %zext_ln29_652

]]></Node>
<StgValue><ssdm name="shl_ln29_183"/></StgValue>
</operation>

<operation id="3575" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2613  %add_ln29_88 = add i14 %phi_mul101, 92

]]></Node>
<StgValue><ssdm name="add_ln29_88"/></StgValue>
</operation>

<operation id="3576" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2614  %zext_ln29_93 = zext i14 %add_ln29_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_93"/></StgValue>
</operation>

<operation id="3577" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2615  %b_addr_92 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_93

]]></Node>
<StgValue><ssdm name="b_addr_92"/></StgValue>
</operation>

<operation id="3578" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2616  %b_load_92 = load i32* %b_addr_92, align 4

]]></Node>
<StgValue><ssdm name="b_load_92"/></StgValue>
</operation>

<operation id="3579" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2638  %add_ln29_89 = add i14 %phi_mul101, 93

]]></Node>
<StgValue><ssdm name="add_ln29_89"/></StgValue>
</operation>

<operation id="3580" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3274" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2639  %zext_ln29_94 = zext i14 %add_ln29_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_94"/></StgValue>
</operation>

<operation id="3581" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2640  %b_addr_93 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_94

]]></Node>
<StgValue><ssdm name="b_addr_93"/></StgValue>
</operation>

<operation id="3582" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2641  %b_load_93 = load i32* %b_addr_93, align 4

]]></Node>
<StgValue><ssdm name="b_load_93"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="3583" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:281  %add_ln29_183 = add i14 %mul_ln29, 90

]]></Node>
<StgValue><ssdm name="add_ln29_183"/></StgValue>
</operation>

<operation id="3584" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:282  %sext_ln29_89 = sext i14 %add_ln29_183 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_89"/></StgValue>
</operation>

<operation id="3585" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:283  %b_buff_addr_90 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_89

]]></Node>
<StgValue><ssdm name="b_buff_addr_90"/></StgValue>
</operation>

<operation id="3586" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:284  %add_ln29_184 = add i14 %mul_ln29, 91

]]></Node>
<StgValue><ssdm name="add_ln29_184"/></StgValue>
</operation>

<operation id="3587" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:285  %sext_ln29_90 = sext i14 %add_ln29_184 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_90"/></StgValue>
</operation>

<operation id="3588" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:286  %b_buff_addr_91 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_90

]]></Node>
<StgValue><ssdm name="b_buff_addr_91"/></StgValue>
</operation>

<operation id="3589" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3215" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2580  %tmp_143 = call i64 @llvm.part.select.i64(i64 %shl_ln29_181, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="3590" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2581  %select_ln29_364 = select i1 %icmp_ln29_91, i64 %tmp_143, i64 %shl_ln29_181

]]></Node>
<StgValue><ssdm name="select_ln29_364"/></StgValue>
</operation>

<operation id="3591" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2585  %and_ln29_181 = and i64 %select_ln29_364, %and_ln29_180

]]></Node>
<StgValue><ssdm name="and_ln29_181"/></StgValue>
</operation>

<operation id="3592" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3222" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2587  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_90, i64 %and_ln29_181, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3593" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3240" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2605  %tmp_144 = call i64 @llvm.part.select.i64(i64 %shl_ln29_183, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="3594" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3241" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2606  %select_ln29_368 = select i1 %icmp_ln29_92, i64 %tmp_144, i64 %shl_ln29_183

]]></Node>
<StgValue><ssdm name="select_ln29_368"/></StgValue>
</operation>

<operation id="3595" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2610  %and_ln29_183 = and i64 %select_ln29_368, %and_ln29_182

]]></Node>
<StgValue><ssdm name="and_ln29_183"/></StgValue>
</operation>

<operation id="3596" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2612  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_91, i64 %and_ln29_183, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3597" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2616  %b_load_92 = load i32* %b_addr_92, align 4

]]></Node>
<StgValue><ssdm name="b_load_92"/></StgValue>
</operation>

<operation id="3598" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2620  %zext_ln29_657 = zext i32 %b_load_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_657"/></StgValue>
</operation>

<operation id="3599" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2621  %xor_ln29_184 = xor i7 %zext_ln29_655, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_184"/></StgValue>
</operation>

<operation id="3600" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2624  %select_ln29_371 = select i1 %icmp_ln29_93, i7 %xor_ln29_184, i7 %zext_ln29_655

]]></Node>
<StgValue><ssdm name="select_ln29_371"/></StgValue>
</operation>

<operation id="3601" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2626  %zext_ln29_658 = zext i7 %select_ln29_371 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_658"/></StgValue>
</operation>

<operation id="3602" st_id="101" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2629  %shl_ln29_185 = shl i64 %zext_ln29_657, %zext_ln29_658

]]></Node>
<StgValue><ssdm name="shl_ln29_185"/></StgValue>
</operation>

<operation id="3603" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2641  %b_load_93 = load i32* %b_addr_93, align 4

]]></Node>
<StgValue><ssdm name="b_load_93"/></StgValue>
</operation>

<operation id="3604" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3280" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2645  %zext_ln29_663 = zext i32 %b_load_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_663"/></StgValue>
</operation>

<operation id="3605" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2646  %xor_ln29_186 = xor i7 %zext_ln29_661, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_186"/></StgValue>
</operation>

<operation id="3606" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3284" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2649  %select_ln29_375 = select i1 %icmp_ln29_94, i7 %xor_ln29_186, i7 %zext_ln29_661

]]></Node>
<StgValue><ssdm name="select_ln29_375"/></StgValue>
</operation>

<operation id="3607" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3286" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2651  %zext_ln29_664 = zext i7 %select_ln29_375 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_664"/></StgValue>
</operation>

<operation id="3608" st_id="101" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2654  %shl_ln29_187 = shl i64 %zext_ln29_663, %zext_ln29_664

]]></Node>
<StgValue><ssdm name="shl_ln29_187"/></StgValue>
</operation>

<operation id="3609" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2663  %add_ln29_90 = add i14 %phi_mul101, 94

]]></Node>
<StgValue><ssdm name="add_ln29_90"/></StgValue>
</operation>

<operation id="3610" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2664  %zext_ln29_95 = zext i14 %add_ln29_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_95"/></StgValue>
</operation>

<operation id="3611" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2665  %b_addr_94 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_95

]]></Node>
<StgValue><ssdm name="b_addr_94"/></StgValue>
</operation>

<operation id="3612" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2666  %b_load_94 = load i32* %b_addr_94, align 4

]]></Node>
<StgValue><ssdm name="b_load_94"/></StgValue>
</operation>

<operation id="3613" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2688  %add_ln29_91 = add i14 %phi_mul101, 95

]]></Node>
<StgValue><ssdm name="add_ln29_91"/></StgValue>
</operation>

<operation id="3614" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2689  %zext_ln29_96 = zext i14 %add_ln29_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_96"/></StgValue>
</operation>

<operation id="3615" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2690  %b_addr_95 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_96

]]></Node>
<StgValue><ssdm name="b_addr_95"/></StgValue>
</operation>

<operation id="3616" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2691  %b_load_95 = load i32* %b_addr_95, align 4

]]></Node>
<StgValue><ssdm name="b_load_95"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="3617" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:287  %add_ln29_185 = add i14 %mul_ln29, 92

]]></Node>
<StgValue><ssdm name="add_ln29_185"/></StgValue>
</operation>

<operation id="3618" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:288  %sext_ln29_91 = sext i14 %add_ln29_185 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_91"/></StgValue>
</operation>

<operation id="3619" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:289  %b_buff_addr_92 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_91

]]></Node>
<StgValue><ssdm name="b_buff_addr_92"/></StgValue>
</operation>

<operation id="3620" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:290  %add_ln29_186 = add i14 %mul_ln29, 93

]]></Node>
<StgValue><ssdm name="add_ln29_186"/></StgValue>
</operation>

<operation id="3621" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:291  %sext_ln29_92 = sext i14 %add_ln29_186 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_92"/></StgValue>
</operation>

<operation id="3622" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:292  %b_buff_addr_93 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_92

]]></Node>
<StgValue><ssdm name="b_buff_addr_93"/></StgValue>
</operation>

<operation id="3623" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2630  %tmp_145 = call i64 @llvm.part.select.i64(i64 %shl_ln29_185, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="3624" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2631  %select_ln29_372 = select i1 %icmp_ln29_93, i64 %tmp_145, i64 %shl_ln29_185

]]></Node>
<StgValue><ssdm name="select_ln29_372"/></StgValue>
</operation>

<operation id="3625" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2635  %and_ln29_185 = and i64 %select_ln29_372, %and_ln29_184

]]></Node>
<StgValue><ssdm name="and_ln29_185"/></StgValue>
</operation>

<operation id="3626" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3272" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2637  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_92, i64 %and_ln29_185, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3627" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3290" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2655  %tmp_146 = call i64 @llvm.part.select.i64(i64 %shl_ln29_187, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="3628" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3291" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2656  %select_ln29_376 = select i1 %icmp_ln29_94, i64 %tmp_146, i64 %shl_ln29_187

]]></Node>
<StgValue><ssdm name="select_ln29_376"/></StgValue>
</operation>

<operation id="3629" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2660  %and_ln29_187 = and i64 %select_ln29_376, %and_ln29_186

]]></Node>
<StgValue><ssdm name="and_ln29_187"/></StgValue>
</operation>

<operation id="3630" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2662  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_93, i64 %and_ln29_187, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3631" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2666  %b_load_94 = load i32* %b_addr_94, align 4

]]></Node>
<StgValue><ssdm name="b_load_94"/></StgValue>
</operation>

<operation id="3632" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3305" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2670  %zext_ln29_669 = zext i32 %b_load_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_669"/></StgValue>
</operation>

<operation id="3633" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3306" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2671  %xor_ln29_188 = xor i7 %zext_ln29_667, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_188"/></StgValue>
</operation>

<operation id="3634" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3309" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2674  %select_ln29_379 = select i1 %icmp_ln29_95, i7 %xor_ln29_188, i7 %zext_ln29_667

]]></Node>
<StgValue><ssdm name="select_ln29_379"/></StgValue>
</operation>

<operation id="3635" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3311" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2676  %zext_ln29_670 = zext i7 %select_ln29_379 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_670"/></StgValue>
</operation>

<operation id="3636" st_id="102" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2679  %shl_ln29_189 = shl i64 %zext_ln29_669, %zext_ln29_670

]]></Node>
<StgValue><ssdm name="shl_ln29_189"/></StgValue>
</operation>

<operation id="3637" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2691  %b_load_95 = load i32* %b_addr_95, align 4

]]></Node>
<StgValue><ssdm name="b_load_95"/></StgValue>
</operation>

<operation id="3638" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2695  %zext_ln29_675 = zext i32 %b_load_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_675"/></StgValue>
</operation>

<operation id="3639" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2696  %xor_ln29_190 = xor i7 %zext_ln29_673, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_190"/></StgValue>
</operation>

<operation id="3640" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2699  %select_ln29_383 = select i1 %icmp_ln29_96, i7 %xor_ln29_190, i7 %zext_ln29_673

]]></Node>
<StgValue><ssdm name="select_ln29_383"/></StgValue>
</operation>

<operation id="3641" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2701  %zext_ln29_676 = zext i7 %select_ln29_383 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_676"/></StgValue>
</operation>

<operation id="3642" st_id="102" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2704  %shl_ln29_191 = shl i64 %zext_ln29_675, %zext_ln29_676

]]></Node>
<StgValue><ssdm name="shl_ln29_191"/></StgValue>
</operation>

<operation id="3643" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3348" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2713  %add_ln29_92 = add i14 %phi_mul101, 96

]]></Node>
<StgValue><ssdm name="add_ln29_92"/></StgValue>
</operation>

<operation id="3644" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3349" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2714  %zext_ln29_97 = zext i14 %add_ln29_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_97"/></StgValue>
</operation>

<operation id="3645" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3350" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2715  %b_addr_96 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_97

]]></Node>
<StgValue><ssdm name="b_addr_96"/></StgValue>
</operation>

<operation id="3646" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2716  %b_load_96 = load i32* %b_addr_96, align 4

]]></Node>
<StgValue><ssdm name="b_load_96"/></StgValue>
</operation>

<operation id="3647" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3373" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2738  %add_ln29_93 = add i14 %phi_mul101, 97

]]></Node>
<StgValue><ssdm name="add_ln29_93"/></StgValue>
</operation>

<operation id="3648" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3374" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2739  %zext_ln29_98 = zext i14 %add_ln29_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_98"/></StgValue>
</operation>

<operation id="3649" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3375" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2740  %b_addr_97 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_98

]]></Node>
<StgValue><ssdm name="b_addr_97"/></StgValue>
</operation>

<operation id="3650" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2741  %b_load_97 = load i32* %b_addr_97, align 4

]]></Node>
<StgValue><ssdm name="b_load_97"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="3651" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2  %add_ln29_193 = add i14 %phi_mul101, 100

]]></Node>
<StgValue><ssdm name="add_ln29_193"/></StgValue>
</operation>

<operation id="3652" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:8  %add_ln29_194 = add i15 %phi_mul103, 164

]]></Node>
<StgValue><ssdm name="add_ln29_194"/></StgValue>
</operation>

<operation id="3653" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:293  %add_ln29_187 = add i14 %mul_ln29, 94

]]></Node>
<StgValue><ssdm name="add_ln29_187"/></StgValue>
</operation>

<operation id="3654" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:294  %sext_ln29_93 = sext i14 %add_ln29_187 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_93"/></StgValue>
</operation>

<operation id="3655" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:295  %b_buff_addr_94 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_93

]]></Node>
<StgValue><ssdm name="b_buff_addr_94"/></StgValue>
</operation>

<operation id="3656" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:296  %add_ln29_188 = add i14 %mul_ln29, 95

]]></Node>
<StgValue><ssdm name="add_ln29_188"/></StgValue>
</operation>

<operation id="3657" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:297  %sext_ln29_94 = sext i14 %add_ln29_188 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_94"/></StgValue>
</operation>

<operation id="3658" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:298  %b_buff_addr_95 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_94

]]></Node>
<StgValue><ssdm name="b_buff_addr_95"/></StgValue>
</operation>

<operation id="3659" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2680  %tmp_147 = call i64 @llvm.part.select.i64(i64 %shl_ln29_189, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="3660" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2681  %select_ln29_380 = select i1 %icmp_ln29_95, i64 %tmp_147, i64 %shl_ln29_189

]]></Node>
<StgValue><ssdm name="select_ln29_380"/></StgValue>
</operation>

<operation id="3661" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2685  %and_ln29_189 = and i64 %select_ln29_380, %and_ln29_188

]]></Node>
<StgValue><ssdm name="and_ln29_189"/></StgValue>
</operation>

<operation id="3662" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2687  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_94, i64 %and_ln29_189, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3663" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3340" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2705  %tmp_148 = call i64 @llvm.part.select.i64(i64 %shl_ln29_191, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3664" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3341" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2706  %select_ln29_384 = select i1 %icmp_ln29_96, i64 %tmp_148, i64 %shl_ln29_191

]]></Node>
<StgValue><ssdm name="select_ln29_384"/></StgValue>
</operation>

<operation id="3665" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2710  %and_ln29_191 = and i64 %select_ln29_384, %and_ln29_190

]]></Node>
<StgValue><ssdm name="and_ln29_191"/></StgValue>
</operation>

<operation id="3666" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3347" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2712  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_95, i64 %and_ln29_191, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3667" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3351" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2716  %b_load_96 = load i32* %b_addr_96, align 4

]]></Node>
<StgValue><ssdm name="b_load_96"/></StgValue>
</operation>

<operation id="3668" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3355" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2720  %zext_ln29_681 = zext i32 %b_load_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_681"/></StgValue>
</operation>

<operation id="3669" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3356" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2721  %xor_ln29_192 = xor i7 %zext_ln29_679, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_192"/></StgValue>
</operation>

<operation id="3670" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3359" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2724  %select_ln29_387 = select i1 %icmp_ln29_97, i7 %xor_ln29_192, i7 %zext_ln29_679

]]></Node>
<StgValue><ssdm name="select_ln29_387"/></StgValue>
</operation>

<operation id="3671" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3361" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2726  %zext_ln29_682 = zext i7 %select_ln29_387 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_682"/></StgValue>
</operation>

<operation id="3672" st_id="103" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2729  %shl_ln29_193 = shl i64 %zext_ln29_681, %zext_ln29_682

]]></Node>
<StgValue><ssdm name="shl_ln29_193"/></StgValue>
</operation>

<operation id="3673" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3376" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2741  %b_load_97 = load i32* %b_addr_97, align 4

]]></Node>
<StgValue><ssdm name="b_load_97"/></StgValue>
</operation>

<operation id="3674" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2745  %zext_ln29_687 = zext i32 %b_load_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_687"/></StgValue>
</operation>

<operation id="3675" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2746  %xor_ln29_194 = xor i7 %zext_ln29_685, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_194"/></StgValue>
</operation>

<operation id="3676" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2749  %select_ln29_391 = select i1 %icmp_ln29_98, i7 %xor_ln29_194, i7 %zext_ln29_685

]]></Node>
<StgValue><ssdm name="select_ln29_391"/></StgValue>
</operation>

<operation id="3677" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2751  %zext_ln29_688 = zext i7 %select_ln29_391 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_688"/></StgValue>
</operation>

<operation id="3678" st_id="103" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2754  %shl_ln29_195 = shl i64 %zext_ln29_687, %zext_ln29_688

]]></Node>
<StgValue><ssdm name="shl_ln29_195"/></StgValue>
</operation>

<operation id="3679" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2763  %add_ln29_94 = add i14 %phi_mul101, 98

]]></Node>
<StgValue><ssdm name="add_ln29_94"/></StgValue>
</operation>

<operation id="3680" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2764  %zext_ln29_99 = zext i14 %add_ln29_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_99"/></StgValue>
</operation>

<operation id="3681" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2765  %b_addr_98 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_99

]]></Node>
<StgValue><ssdm name="b_addr_98"/></StgValue>
</operation>

<operation id="3682" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2766  %b_load_98 = load i32* %b_addr_98, align 4

]]></Node>
<StgValue><ssdm name="b_load_98"/></StgValue>
</operation>

<operation id="3683" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3423" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:2788  %add_ln29_95 = add i14 %phi_mul101, 99

]]></Node>
<StgValue><ssdm name="add_ln29_95"/></StgValue>
</operation>

<operation id="3684" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3424" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:2789  %zext_ln29_100 = zext i14 %add_ln29_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_100"/></StgValue>
</operation>

<operation id="3685" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3425" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2790  %b_addr_99 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln29_100

]]></Node>
<StgValue><ssdm name="b_addr_99"/></StgValue>
</operation>

<operation id="3686" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2791  %b_load_99 = load i32* %b_addr_99, align 4

]]></Node>
<StgValue><ssdm name="b_load_99"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="3687" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:299  %add_ln29_189 = add i14 %mul_ln29, 96

]]></Node>
<StgValue><ssdm name="add_ln29_189"/></StgValue>
</operation>

<operation id="3688" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:300  %sext_ln29_95 = sext i14 %add_ln29_189 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_95"/></StgValue>
</operation>

<operation id="3689" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:301  %b_buff_addr_96 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_95

]]></Node>
<StgValue><ssdm name="b_buff_addr_96"/></StgValue>
</operation>

<operation id="3690" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:302  %add_ln29_190 = add i14 %mul_ln29, 97

]]></Node>
<StgValue><ssdm name="add_ln29_190"/></StgValue>
</operation>

<operation id="3691" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:303  %sext_ln29_96 = sext i14 %add_ln29_190 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_96"/></StgValue>
</operation>

<operation id="3692" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:304  %b_buff_addr_97 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_96

]]></Node>
<StgValue><ssdm name="b_buff_addr_97"/></StgValue>
</operation>

<operation id="3693" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2730  %tmp_149 = call i64 @llvm.part.select.i64(i64 %shl_ln29_193, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="3694" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2731  %select_ln29_388 = select i1 %icmp_ln29_97, i64 %tmp_149, i64 %shl_ln29_193

]]></Node>
<StgValue><ssdm name="select_ln29_388"/></StgValue>
</operation>

<operation id="3695" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2735  %and_ln29_193 = and i64 %select_ln29_388, %and_ln29_192

]]></Node>
<StgValue><ssdm name="and_ln29_193"/></StgValue>
</operation>

<operation id="3696" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3372" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2737  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_96, i64 %and_ln29_193, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3697" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2755  %tmp_150 = call i64 @llvm.part.select.i64(i64 %shl_ln29_195, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="3698" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2756  %select_ln29_392 = select i1 %icmp_ln29_98, i64 %tmp_150, i64 %shl_ln29_195

]]></Node>
<StgValue><ssdm name="select_ln29_392"/></StgValue>
</operation>

<operation id="3699" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2760  %and_ln29_195 = and i64 %select_ln29_392, %and_ln29_194

]]></Node>
<StgValue><ssdm name="and_ln29_195"/></StgValue>
</operation>

<operation id="3700" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2762  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_97, i64 %and_ln29_195, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3701" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2766  %b_load_98 = load i32* %b_addr_98, align 4

]]></Node>
<StgValue><ssdm name="b_load_98"/></StgValue>
</operation>

<operation id="3702" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3405" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2770  %zext_ln29_693 = zext i32 %b_load_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_693"/></StgValue>
</operation>

<operation id="3703" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3406" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2771  %xor_ln29_196 = xor i7 %zext_ln29_691, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_196"/></StgValue>
</operation>

<operation id="3704" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3409" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2774  %select_ln29_395 = select i1 %icmp_ln29_99, i7 %xor_ln29_196, i7 %zext_ln29_691

]]></Node>
<StgValue><ssdm name="select_ln29_395"/></StgValue>
</operation>

<operation id="3705" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2776  %zext_ln29_694 = zext i7 %select_ln29_395 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_694"/></StgValue>
</operation>

<operation id="3706" st_id="104" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2779  %shl_ln29_197 = shl i64 %zext_ln29_693, %zext_ln29_694

]]></Node>
<StgValue><ssdm name="shl_ln29_197"/></StgValue>
</operation>

<operation id="3707" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="14">
<![CDATA[
hls_label_1:2791  %b_load_99 = load i32* %b_addr_99, align 4

]]></Node>
<StgValue><ssdm name="b_load_99"/></StgValue>
</operation>

<operation id="3708" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1:2795  %zext_ln29_699 = zext i32 %b_load_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_699"/></StgValue>
</operation>

<operation id="3709" st_id="104" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_1:2796  %xor_ln29_198 = xor i7 %zext_ln29_697, 63

]]></Node>
<StgValue><ssdm name="xor_ln29_198"/></StgValue>
</operation>

<operation id="3710" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3434" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_1:2799  %select_ln29_399 = select i1 %icmp_ln29_100, i7 %xor_ln29_198, i7 %zext_ln29_697

]]></Node>
<StgValue><ssdm name="select_ln29_399"/></StgValue>
</operation>

<operation id="3711" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3436" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:2801  %zext_ln29_700 = zext i7 %select_ln29_399 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_700"/></StgValue>
</operation>

<operation id="3712" st_id="104" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2804  %shl_ln29_199 = shl i64 %zext_ln29_699, %zext_ln29_700

]]></Node>
<StgValue><ssdm name="shl_ln29_199"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="3713" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="3714" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="3715" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:305  %add_ln29_191 = add i14 %mul_ln29, 98

]]></Node>
<StgValue><ssdm name="add_ln29_191"/></StgValue>
</operation>

<operation id="3716" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:306  %sext_ln29_97 = sext i14 %add_ln29_191 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_97"/></StgValue>
</operation>

<operation id="3717" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:307  %b_buff_addr_98 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_97

]]></Node>
<StgValue><ssdm name="b_buff_addr_98"/></StgValue>
</operation>

<operation id="3718" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:308  %add_ln29_192 = add i14 %mul_ln29, 99

]]></Node>
<StgValue><ssdm name="add_ln29_192"/></StgValue>
</operation>

<operation id="3719" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="14">
<![CDATA[
hls_label_1:309  %sext_ln29_98 = sext i14 %add_ln29_192 to i64

]]></Node>
<StgValue><ssdm name="sext_ln29_98"/></StgValue>
</operation>

<operation id="3720" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:310  %b_buff_addr_99 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %sext_ln29_98

]]></Node>
<StgValue><ssdm name="b_buff_addr_99"/></StgValue>
</operation>

<operation id="3721" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:333  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3722" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:361  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3723" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:386  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3724" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:411  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3725" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:436  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3726" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:461  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3727" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:486  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3728" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:511  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3729" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:536  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3730" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:561  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3731" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:586  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3732" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:611  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3733" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:636  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3734" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:661  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3735" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:686  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3736" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:711  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3737" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:736  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3738" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:761  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3739" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:786  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3740" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:811  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3741" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:836  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3742" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:861  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3743" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:886  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3744" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:911  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3745" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:936  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3746" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:961  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3747" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:986  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3748" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1011  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3749" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1036  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3750" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1061  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3751" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1086  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3752" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1111  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3753" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1136  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3754" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1161  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3755" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1186  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3756" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1211  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3757" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1236  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3758" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1261  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3759" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1286  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3760" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1311  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3761" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1336  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3762" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1361  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3763" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1386  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3764" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1411  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3765" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1436  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3766" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1461  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3767" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1486  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3768" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1511  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3769" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1536  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3770" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1561  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3771" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1586  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3772" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1611  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3773" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1636  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3774" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1661  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3775" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1686  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3776" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1711  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3777" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1736  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3778" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1761  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3779" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1786  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3780" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1811  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3781" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1836  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3782" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1861  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3783" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1886  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3784" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1911  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3785" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1936  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3786" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1961  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3787" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:1986  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3788" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2011  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3789" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2036  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3790" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2061  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3791" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2086  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3792" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2111  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3793" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2136  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3794" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2161  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3795" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2186  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3796" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2211  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3797" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2236  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3798" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2261  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3799" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2286  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3800" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2311  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3801" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2336  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3802" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2361  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3803" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2386  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3804" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2411  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3805" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2436  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3806" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2461  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3807" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2486  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3808" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2511  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3809" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2536  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3810" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2561  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3811" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3221" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2586  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3812" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2611  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3813" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2636  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3814" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3296" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2661  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3815" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2686  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3816" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2711  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3817" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2736  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3818" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2761  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3819" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3415" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2780  %tmp_153 = call i64 @llvm.part.select.i64(i64 %shl_ln29_197, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="3820" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3416" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2781  %select_ln29_396 = select i1 %icmp_ln29_99, i64 %tmp_153, i64 %shl_ln29_197

]]></Node>
<StgValue><ssdm name="select_ln29_396"/></StgValue>
</operation>

<operation id="3821" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2785  %and_ln29_197 = and i64 %select_ln29_396, %and_ln29_196

]]></Node>
<StgValue><ssdm name="and_ln29_197"/></StgValue>
</operation>

<operation id="3822" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3421" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2786  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3823" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3422" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2787  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_98, i64 %and_ln29_197, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3824" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln29_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3440" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:2805  %tmp_154 = call i64 @llvm.part.select.i64(i64 %shl_ln29_199, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="3825" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3441" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:2806  %select_ln29_400 = select i1 %icmp_ln29_100, i64 %tmp_154, i64 %shl_ln29_199

]]></Node>
<StgValue><ssdm name="select_ln29_400"/></StgValue>
</operation>

<operation id="3826" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_1:2810  %and_ln29_199 = and i64 %select_ln29_400, %and_ln29_198

]]></Node>
<StgValue><ssdm name="and_ln29_199"/></StgValue>
</operation>

<operation id="3827" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
hls_label_1:2811  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([5000 x i64]* %b_buff) nounwind

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln29"/></StgValue>
</operation>

<operation id="3828" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="8">
<![CDATA[
hls_label_1:2812  call void @_ssdm_op_Write.bram.i64(i64* %b_buff_addr_99, i64 %and_ln29_199, i8 %shl_ln29_2) nounwind

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3829" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:2813  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_50) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="3830" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:2814  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="3831" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="3832" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader1:0  %indvar_flatten = phi i14 [ %add_ln34, %hls_label_2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="3833" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:1  %m_0 = phi i7 [ %select_ln41_2, %hls_label_2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="3834" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:2  %o_0 = phi i7 [ %o, %hls_label_2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="o_0"/></StgValue>
</operation>

<operation id="3835" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader1:3  %icmp_ln34 = icmp eq i14 %indvar_flatten, -6384

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="3836" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader1:4  %add_ln34 = add i14 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="3837" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln34, label %.preheader.preheader, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="3838" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:0  %m = add i7 1, %m_0

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="3839" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:2  %icmp_ln36 = icmp eq i7 %o_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="3840" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_2:3  %select_ln41 = select i1 %icmp_ln36, i7 0, i7 %o_0

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="3841" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_2:4  %select_ln41_2 = select i1 %icmp_ln36, i7 %m, i7 %m_0

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="3842" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:5  %zext_ln41 = zext i7 %select_ln41_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="3843" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3468" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:8  %a_buff_0_addr_1 = getelementptr [100 x i64]* %a_buff_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_0_addr_1"/></StgValue>
</operation>

<operation id="3844" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:9  %a_buff_0_load = load i64* %a_buff_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_0_load"/></StgValue>
</operation>

<operation id="3845" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3470" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:10  %a_buff_1_addr_1 = getelementptr [100 x i64]* %a_buff_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_1_addr_1"/></StgValue>
</operation>

<operation id="3846" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:11  %a_buff_1_load = load i64* %a_buff_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_1_load"/></StgValue>
</operation>

<operation id="3847" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3472" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:12  %a_buff_2_addr_1 = getelementptr [100 x i64]* %a_buff_2, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_2_addr_1"/></StgValue>
</operation>

<operation id="3848" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:13  %a_buff_2_load = load i64* %a_buff_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_2_load"/></StgValue>
</operation>

<operation id="3849" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3474" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:14  %a_buff_3_addr_1 = getelementptr [100 x i64]* %a_buff_3, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_3_addr_1"/></StgValue>
</operation>

<operation id="3850" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:15  %a_buff_3_load = load i64* %a_buff_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_3_load"/></StgValue>
</operation>

<operation id="3851" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:16  %a_buff_4_addr_1 = getelementptr [100 x i64]* %a_buff_4, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_4_addr_1"/></StgValue>
</operation>

<operation id="3852" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:17  %a_buff_4_load = load i64* %a_buff_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_4_load"/></StgValue>
</operation>

<operation id="3853" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3478" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:18  %a_buff_5_addr_1 = getelementptr [100 x i64]* %a_buff_5, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_5_addr_1"/></StgValue>
</operation>

<operation id="3854" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:19  %a_buff_5_load = load i64* %a_buff_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_5_load"/></StgValue>
</operation>

<operation id="3855" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3480" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:20  %a_buff_6_addr_1 = getelementptr [100 x i64]* %a_buff_6, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_6_addr_1"/></StgValue>
</operation>

<operation id="3856" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:21  %a_buff_6_load = load i64* %a_buff_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_6_load"/></StgValue>
</operation>

<operation id="3857" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3482" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:22  %a_buff_7_addr_1 = getelementptr [100 x i64]* %a_buff_7, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_7_addr_1"/></StgValue>
</operation>

<operation id="3858" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:23  %a_buff_7_load = load i64* %a_buff_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_7_load"/></StgValue>
</operation>

<operation id="3859" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3484" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:24  %a_buff_8_addr_1 = getelementptr [100 x i64]* %a_buff_8, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_8_addr_1"/></StgValue>
</operation>

<operation id="3860" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:25  %a_buff_8_load = load i64* %a_buff_8_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_8_load"/></StgValue>
</operation>

<operation id="3861" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3486" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:26  %a_buff_9_addr_1 = getelementptr [100 x i64]* %a_buff_9, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_9_addr_1"/></StgValue>
</operation>

<operation id="3862" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:27  %a_buff_9_load = load i64* %a_buff_9_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_9_load"/></StgValue>
</operation>

<operation id="3863" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3488" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:28  %a_buff_10_addr_1 = getelementptr [100 x i64]* %a_buff_10, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_10_addr_1"/></StgValue>
</operation>

<operation id="3864" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:29  %a_buff_10_load = load i64* %a_buff_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_10_load"/></StgValue>
</operation>

<operation id="3865" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3490" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:30  %a_buff_11_addr_1 = getelementptr [100 x i64]* %a_buff_11, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_11_addr_1"/></StgValue>
</operation>

<operation id="3866" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:31  %a_buff_11_load = load i64* %a_buff_11_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_11_load"/></StgValue>
</operation>

<operation id="3867" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:32  %a_buff_12_addr_1 = getelementptr [100 x i64]* %a_buff_12, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_12_addr_1"/></StgValue>
</operation>

<operation id="3868" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:33  %a_buff_12_load = load i64* %a_buff_12_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_12_load"/></StgValue>
</operation>

<operation id="3869" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:34  %a_buff_13_addr_1 = getelementptr [100 x i64]* %a_buff_13, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_13_addr_1"/></StgValue>
</operation>

<operation id="3870" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:35  %a_buff_13_load = load i64* %a_buff_13_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_13_load"/></StgValue>
</operation>

<operation id="3871" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:36  %a_buff_14_addr_1 = getelementptr [100 x i64]* %a_buff_14, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_14_addr_1"/></StgValue>
</operation>

<operation id="3872" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:37  %a_buff_14_load = load i64* %a_buff_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_14_load"/></StgValue>
</operation>

<operation id="3873" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:38  %a_buff_15_addr_1 = getelementptr [100 x i64]* %a_buff_15, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_15_addr_1"/></StgValue>
</operation>

<operation id="3874" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:39  %a_buff_15_load = load i64* %a_buff_15_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_15_load"/></StgValue>
</operation>

<operation id="3875" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3500" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:40  %a_buff_16_addr_1 = getelementptr [100 x i64]* %a_buff_16, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_16_addr_1"/></StgValue>
</operation>

<operation id="3876" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:41  %a_buff_16_load = load i64* %a_buff_16_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_16_load"/></StgValue>
</operation>

<operation id="3877" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3502" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:42  %a_buff_17_addr_1 = getelementptr [100 x i64]* %a_buff_17, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_17_addr_1"/></StgValue>
</operation>

<operation id="3878" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:43  %a_buff_17_load = load i64* %a_buff_17_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_17_load"/></StgValue>
</operation>

<operation id="3879" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3504" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:44  %a_buff_18_addr_1 = getelementptr [100 x i64]* %a_buff_18, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_18_addr_1"/></StgValue>
</operation>

<operation id="3880" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:45  %a_buff_18_load = load i64* %a_buff_18_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_18_load"/></StgValue>
</operation>

<operation id="3881" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3506" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:46  %a_buff_19_addr_1 = getelementptr [100 x i64]* %a_buff_19, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_19_addr_1"/></StgValue>
</operation>

<operation id="3882" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:47  %a_buff_19_load = load i64* %a_buff_19_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_19_load"/></StgValue>
</operation>

<operation id="3883" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:48  %a_buff_20_addr_1 = getelementptr [100 x i64]* %a_buff_20, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_20_addr_1"/></StgValue>
</operation>

<operation id="3884" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:49  %a_buff_20_load = load i64* %a_buff_20_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_20_load"/></StgValue>
</operation>

<operation id="3885" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:50  %a_buff_21_addr_1 = getelementptr [100 x i64]* %a_buff_21, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_21_addr_1"/></StgValue>
</operation>

<operation id="3886" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:51  %a_buff_21_load = load i64* %a_buff_21_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_21_load"/></StgValue>
</operation>

<operation id="3887" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:52  %a_buff_22_addr_1 = getelementptr [100 x i64]* %a_buff_22, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_22_addr_1"/></StgValue>
</operation>

<operation id="3888" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:53  %a_buff_22_load = load i64* %a_buff_22_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_22_load"/></StgValue>
</operation>

<operation id="3889" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:54  %a_buff_23_addr_1 = getelementptr [100 x i64]* %a_buff_23, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_23_addr_1"/></StgValue>
</operation>

<operation id="3890" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:55  %a_buff_23_load = load i64* %a_buff_23_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_23_load"/></StgValue>
</operation>

<operation id="3891" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:56  %a_buff_24_addr_1 = getelementptr [100 x i64]* %a_buff_24, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_24_addr_1"/></StgValue>
</operation>

<operation id="3892" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:57  %a_buff_24_load = load i64* %a_buff_24_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_24_load"/></StgValue>
</operation>

<operation id="3893" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:58  %a_buff_25_addr_1 = getelementptr [100 x i64]* %a_buff_25, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_25_addr_1"/></StgValue>
</operation>

<operation id="3894" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:59  %a_buff_25_load = load i64* %a_buff_25_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_25_load"/></StgValue>
</operation>

<operation id="3895" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:60  %a_buff_26_addr_1 = getelementptr [100 x i64]* %a_buff_26, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_26_addr_1"/></StgValue>
</operation>

<operation id="3896" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:61  %a_buff_26_load = load i64* %a_buff_26_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_26_load"/></StgValue>
</operation>

<operation id="3897" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:62  %a_buff_27_addr_1 = getelementptr [100 x i64]* %a_buff_27, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_27_addr_1"/></StgValue>
</operation>

<operation id="3898" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:63  %a_buff_27_load = load i64* %a_buff_27_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_27_load"/></StgValue>
</operation>

<operation id="3899" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:64  %a_buff_28_addr_1 = getelementptr [100 x i64]* %a_buff_28, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_28_addr_1"/></StgValue>
</operation>

<operation id="3900" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:65  %a_buff_28_load = load i64* %a_buff_28_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_28_load"/></StgValue>
</operation>

<operation id="3901" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:66  %a_buff_29_addr_1 = getelementptr [100 x i64]* %a_buff_29, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_29_addr_1"/></StgValue>
</operation>

<operation id="3902" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:67  %a_buff_29_load = load i64* %a_buff_29_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_29_load"/></StgValue>
</operation>

<operation id="3903" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:68  %a_buff_30_addr_1 = getelementptr [100 x i64]* %a_buff_30, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_30_addr_1"/></StgValue>
</operation>

<operation id="3904" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:69  %a_buff_30_load = load i64* %a_buff_30_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_30_load"/></StgValue>
</operation>

<operation id="3905" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:70  %a_buff_31_addr_1 = getelementptr [100 x i64]* %a_buff_31, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_31_addr_1"/></StgValue>
</operation>

<operation id="3906" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:71  %a_buff_31_load = load i64* %a_buff_31_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_31_load"/></StgValue>
</operation>

<operation id="3907" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3532" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:72  %a_buff_32_addr_1 = getelementptr [100 x i64]* %a_buff_32, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_32_addr_1"/></StgValue>
</operation>

<operation id="3908" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:73  %a_buff_32_load = load i64* %a_buff_32_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_32_load"/></StgValue>
</operation>

<operation id="3909" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3534" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:74  %a_buff_33_addr_1 = getelementptr [100 x i64]* %a_buff_33, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_33_addr_1"/></StgValue>
</operation>

<operation id="3910" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:75  %a_buff_33_load = load i64* %a_buff_33_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_33_load"/></StgValue>
</operation>

<operation id="3911" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3536" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:76  %a_buff_34_addr_1 = getelementptr [100 x i64]* %a_buff_34, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_34_addr_1"/></StgValue>
</operation>

<operation id="3912" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:77  %a_buff_34_load = load i64* %a_buff_34_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_34_load"/></StgValue>
</operation>

<operation id="3913" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:78  %a_buff_35_addr_1 = getelementptr [100 x i64]* %a_buff_35, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_35_addr_1"/></StgValue>
</operation>

<operation id="3914" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:79  %a_buff_35_load = load i64* %a_buff_35_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_35_load"/></StgValue>
</operation>

<operation id="3915" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3540" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:80  %a_buff_36_addr_1 = getelementptr [100 x i64]* %a_buff_36, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_36_addr_1"/></StgValue>
</operation>

<operation id="3916" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:81  %a_buff_36_load = load i64* %a_buff_36_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_36_load"/></StgValue>
</operation>

<operation id="3917" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3542" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:82  %a_buff_37_addr_1 = getelementptr [100 x i64]* %a_buff_37, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_37_addr_1"/></StgValue>
</operation>

<operation id="3918" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:83  %a_buff_37_load = load i64* %a_buff_37_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_37_load"/></StgValue>
</operation>

<operation id="3919" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3544" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:84  %a_buff_38_addr_1 = getelementptr [100 x i64]* %a_buff_38, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_38_addr_1"/></StgValue>
</operation>

<operation id="3920" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:85  %a_buff_38_load = load i64* %a_buff_38_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_38_load"/></StgValue>
</operation>

<operation id="3921" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3546" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:86  %a_buff_39_addr_1 = getelementptr [100 x i64]* %a_buff_39, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_39_addr_1"/></StgValue>
</operation>

<operation id="3922" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:87  %a_buff_39_load = load i64* %a_buff_39_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_39_load"/></StgValue>
</operation>

<operation id="3923" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3548" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:88  %a_buff_40_addr_1 = getelementptr [100 x i64]* %a_buff_40, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_40_addr_1"/></StgValue>
</operation>

<operation id="3924" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:89  %a_buff_40_load = load i64* %a_buff_40_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_40_load"/></StgValue>
</operation>

<operation id="3925" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3550" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:90  %a_buff_41_addr_1 = getelementptr [100 x i64]* %a_buff_41, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_41_addr_1"/></StgValue>
</operation>

<operation id="3926" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:91  %a_buff_41_load = load i64* %a_buff_41_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_41_load"/></StgValue>
</operation>

<operation id="3927" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3552" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:92  %a_buff_42_addr_1 = getelementptr [100 x i64]* %a_buff_42, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_42_addr_1"/></StgValue>
</operation>

<operation id="3928" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:93  %a_buff_42_load = load i64* %a_buff_42_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_42_load"/></StgValue>
</operation>

<operation id="3929" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3554" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:94  %a_buff_43_addr_1 = getelementptr [100 x i64]* %a_buff_43, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_43_addr_1"/></StgValue>
</operation>

<operation id="3930" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:95  %a_buff_43_load = load i64* %a_buff_43_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_43_load"/></StgValue>
</operation>

<operation id="3931" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3556" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:96  %a_buff_44_addr_1 = getelementptr [100 x i64]* %a_buff_44, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_44_addr_1"/></StgValue>
</operation>

<operation id="3932" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:97  %a_buff_44_load = load i64* %a_buff_44_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_44_load"/></StgValue>
</operation>

<operation id="3933" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:98  %a_buff_45_addr_1 = getelementptr [100 x i64]* %a_buff_45, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_45_addr_1"/></StgValue>
</operation>

<operation id="3934" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:99  %a_buff_45_load = load i64* %a_buff_45_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_45_load"/></StgValue>
</operation>

<operation id="3935" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:100  %a_buff_46_addr_1 = getelementptr [100 x i64]* %a_buff_46, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_46_addr_1"/></StgValue>
</operation>

<operation id="3936" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:101  %a_buff_46_load = load i64* %a_buff_46_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_46_load"/></StgValue>
</operation>

<operation id="3937" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:102  %a_buff_47_addr_1 = getelementptr [100 x i64]* %a_buff_47, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_47_addr_1"/></StgValue>
</operation>

<operation id="3938" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:103  %a_buff_47_load = load i64* %a_buff_47_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_47_load"/></StgValue>
</operation>

<operation id="3939" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3564" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:104  %a_buff_48_addr_1 = getelementptr [100 x i64]* %a_buff_48, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_48_addr_1"/></StgValue>
</operation>

<operation id="3940" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:105  %a_buff_48_load = load i64* %a_buff_48_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_48_load"/></StgValue>
</operation>

<operation id="3941" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3566" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:106  %a_buff_49_addr_1 = getelementptr [100 x i64]* %a_buff_49, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="a_buff_49_addr_1"/></StgValue>
</operation>

<operation id="3942" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:107  %a_buff_49_load = load i64* %a_buff_49_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_49_load"/></StgValue>
</operation>

<operation id="3943" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3570" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:110  %zext_ln41_1 = zext i7 %select_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="3944" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="8" op_0_bw="7">
<![CDATA[
hls_label_2:117  %zext_ln41_8 = zext i7 %select_ln41 to i8

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="3945" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:118  %b_buff_addr_100 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="b_buff_addr_100"/></StgValue>
</operation>

<operation id="3946" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:119  %add_ln41_99 = add i8 100, %zext_ln41_8

]]></Node>
<StgValue><ssdm name="add_ln41_99"/></StgValue>
</operation>

<operation id="3947" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:120  %zext_ln41_9 = zext i8 %add_ln41_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_9"/></StgValue>
</operation>

<operation id="3948" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:121  %b_buff_addr_101 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="b_buff_addr_101"/></StgValue>
</operation>

<operation id="3949" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:282  %b_buff_load = load i64* %b_buff_addr_100, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load"/></StgValue>
</operation>

<operation id="3950" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:286  %b_buff_load_1 = load i64* %b_buff_addr_101, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="3951" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3469" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:9  %a_buff_0_load = load i64* %a_buff_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_0_load"/></StgValue>
</operation>

<operation id="3952" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3471" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:11  %a_buff_1_load = load i64* %a_buff_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_1_load"/></StgValue>
</operation>

<operation id="3953" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:13  %a_buff_2_load = load i64* %a_buff_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_2_load"/></StgValue>
</operation>

<operation id="3954" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3475" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:15  %a_buff_3_load = load i64* %a_buff_3_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_3_load"/></StgValue>
</operation>

<operation id="3955" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3477" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:17  %a_buff_4_load = load i64* %a_buff_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_4_load"/></StgValue>
</operation>

<operation id="3956" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3479" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:19  %a_buff_5_load = load i64* %a_buff_5_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_5_load"/></StgValue>
</operation>

<operation id="3957" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3481" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:21  %a_buff_6_load = load i64* %a_buff_6_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_6_load"/></StgValue>
</operation>

<operation id="3958" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3483" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:23  %a_buff_7_load = load i64* %a_buff_7_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_7_load"/></StgValue>
</operation>

<operation id="3959" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:25  %a_buff_8_load = load i64* %a_buff_8_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_8_load"/></StgValue>
</operation>

<operation id="3960" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3487" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:27  %a_buff_9_load = load i64* %a_buff_9_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_9_load"/></StgValue>
</operation>

<operation id="3961" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3489" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:29  %a_buff_10_load = load i64* %a_buff_10_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_10_load"/></StgValue>
</operation>

<operation id="3962" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3491" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:31  %a_buff_11_load = load i64* %a_buff_11_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_11_load"/></StgValue>
</operation>

<operation id="3963" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:33  %a_buff_12_load = load i64* %a_buff_12_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_12_load"/></StgValue>
</operation>

<operation id="3964" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:35  %a_buff_13_load = load i64* %a_buff_13_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_13_load"/></StgValue>
</operation>

<operation id="3965" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:37  %a_buff_14_load = load i64* %a_buff_14_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_14_load"/></StgValue>
</operation>

<operation id="3966" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3499" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:39  %a_buff_15_load = load i64* %a_buff_15_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_15_load"/></StgValue>
</operation>

<operation id="3967" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3501" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:41  %a_buff_16_load = load i64* %a_buff_16_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_16_load"/></StgValue>
</operation>

<operation id="3968" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3503" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:43  %a_buff_17_load = load i64* %a_buff_17_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_17_load"/></StgValue>
</operation>

<operation id="3969" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3505" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:45  %a_buff_18_load = load i64* %a_buff_18_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_18_load"/></StgValue>
</operation>

<operation id="3970" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:47  %a_buff_19_load = load i64* %a_buff_19_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_19_load"/></StgValue>
</operation>

<operation id="3971" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:49  %a_buff_20_load = load i64* %a_buff_20_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_20_load"/></StgValue>
</operation>

<operation id="3972" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:51  %a_buff_21_load = load i64* %a_buff_21_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_21_load"/></StgValue>
</operation>

<operation id="3973" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:53  %a_buff_22_load = load i64* %a_buff_22_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_22_load"/></StgValue>
</operation>

<operation id="3974" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:55  %a_buff_23_load = load i64* %a_buff_23_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_23_load"/></StgValue>
</operation>

<operation id="3975" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:57  %a_buff_24_load = load i64* %a_buff_24_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_24_load"/></StgValue>
</operation>

<operation id="3976" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:59  %a_buff_25_load = load i64* %a_buff_25_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_25_load"/></StgValue>
</operation>

<operation id="3977" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:61  %a_buff_26_load = load i64* %a_buff_26_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_26_load"/></StgValue>
</operation>

<operation id="3978" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:63  %a_buff_27_load = load i64* %a_buff_27_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_27_load"/></StgValue>
</operation>

<operation id="3979" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:65  %a_buff_28_load = load i64* %a_buff_28_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_28_load"/></StgValue>
</operation>

<operation id="3980" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:67  %a_buff_29_load = load i64* %a_buff_29_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_29_load"/></StgValue>
</operation>

<operation id="3981" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:69  %a_buff_30_load = load i64* %a_buff_30_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_30_load"/></StgValue>
</operation>

<operation id="3982" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:71  %a_buff_31_load = load i64* %a_buff_31_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_31_load"/></StgValue>
</operation>

<operation id="3983" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3533" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:73  %a_buff_32_load = load i64* %a_buff_32_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_32_load"/></StgValue>
</operation>

<operation id="3984" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3535" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:75  %a_buff_33_load = load i64* %a_buff_33_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_33_load"/></StgValue>
</operation>

<operation id="3985" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3537" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:77  %a_buff_34_load = load i64* %a_buff_34_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_34_load"/></StgValue>
</operation>

<operation id="3986" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3539" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:79  %a_buff_35_load = load i64* %a_buff_35_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_35_load"/></StgValue>
</operation>

<operation id="3987" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:81  %a_buff_36_load = load i64* %a_buff_36_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_36_load"/></StgValue>
</operation>

<operation id="3988" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3543" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:83  %a_buff_37_load = load i64* %a_buff_37_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_37_load"/></StgValue>
</operation>

<operation id="3989" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3545" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:85  %a_buff_38_load = load i64* %a_buff_38_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_38_load"/></StgValue>
</operation>

<operation id="3990" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3547" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:87  %a_buff_39_load = load i64* %a_buff_39_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_39_load"/></StgValue>
</operation>

<operation id="3991" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3549" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:89  %a_buff_40_load = load i64* %a_buff_40_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_40_load"/></StgValue>
</operation>

<operation id="3992" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3551" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:91  %a_buff_41_load = load i64* %a_buff_41_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_41_load"/></StgValue>
</operation>

<operation id="3993" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3553" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:93  %a_buff_42_load = load i64* %a_buff_42_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_42_load"/></StgValue>
</operation>

<operation id="3994" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3555" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:95  %a_buff_43_load = load i64* %a_buff_43_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_43_load"/></StgValue>
</operation>

<operation id="3995" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:97  %a_buff_44_load = load i64* %a_buff_44_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_44_load"/></StgValue>
</operation>

<operation id="3996" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:99  %a_buff_45_load = load i64* %a_buff_45_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_45_load"/></StgValue>
</operation>

<operation id="3997" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:101  %a_buff_46_load = load i64* %a_buff_46_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_46_load"/></StgValue>
</operation>

<operation id="3998" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:103  %a_buff_47_load = load i64* %a_buff_47_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_47_load"/></StgValue>
</operation>

<operation id="3999" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3565" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:105  %a_buff_48_load = load i64* %a_buff_48_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_48_load"/></StgValue>
</operation>

<operation id="4000" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3567" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:107  %a_buff_49_load = load i64* %a_buff_49_addr_1, align 8

]]></Node>
<StgValue><ssdm name="a_buff_49_load"/></StgValue>
</operation>

<operation id="4001" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="9" op_0_bw="7">
<![CDATA[
hls_label_2:114  %zext_ln41_5 = zext i7 %select_ln41 to i9

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="4002" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="10" op_0_bw="7">
<![CDATA[
hls_label_2:115  %zext_ln41_6 = zext i7 %select_ln41 to i10

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="4003" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:122  %add_ln41_100 = add i9 200, %zext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_100"/></StgValue>
</operation>

<operation id="4004" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="64" op_0_bw="9">
<![CDATA[
hls_label_2:123  %zext_ln41_10 = zext i9 %add_ln41_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_10"/></StgValue>
</operation>

<operation id="4005" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:124  %b_buff_addr_102 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="b_buff_addr_102"/></StgValue>
</operation>

<operation id="4006" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:128  %add_ln41_102 = add i10 400, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_102"/></StgValue>
</operation>

<operation id="4007" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:129  %zext_ln41_12 = zext i10 %add_ln41_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_12"/></StgValue>
</operation>

<operation id="4008" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:130  %b_buff_addr_104 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="b_buff_addr_104"/></StgValue>
</operation>

<operation id="4009" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3741" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:281  %trunc_ln41 = trunc i64 %a_buff_0_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="4010" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3742" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:282  %b_buff_load = load i64* %b_buff_addr_100, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load"/></StgValue>
</operation>

<operation id="4011" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3743" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:283  %trunc_ln41_1 = trunc i64 %b_buff_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="4012" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:285  %trunc_ln41_2 = trunc i64 %a_buff_1_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="4013" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3746" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:286  %b_buff_load_1 = load i64* %b_buff_addr_101, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_1"/></StgValue>
</operation>

<operation id="4014" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3747" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:287  %trunc_ln41_3 = trunc i64 %b_buff_load_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_3"/></StgValue>
</operation>

<operation id="4015" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3749" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:289  %trunc_ln41_4 = trunc i64 %a_buff_2_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_4"/></StgValue>
</operation>

<operation id="4016" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:290  %b_buff_load_2 = load i64* %b_buff_addr_102, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_2"/></StgValue>
</operation>

<operation id="4017" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:293  %trunc_ln41_6 = trunc i64 %a_buff_3_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_6"/></StgValue>
</operation>

<operation id="4018" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:297  %trunc_ln41_8 = trunc i64 %a_buff_4_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_8"/></StgValue>
</operation>

<operation id="4019" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:298  %b_buff_load_4 = load i64* %b_buff_addr_104, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_4"/></StgValue>
</operation>

<operation id="4020" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3761" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:301  %trunc_ln41_10 = trunc i64 %a_buff_5_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_10"/></StgValue>
</operation>

<operation id="4021" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:305  %trunc_ln41_12 = trunc i64 %a_buff_6_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_12"/></StgValue>
</operation>

<operation id="4022" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:309  %trunc_ln41_14 = trunc i64 %a_buff_7_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_14"/></StgValue>
</operation>

<operation id="4023" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:313  %trunc_ln41_16 = trunc i64 %a_buff_8_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_16"/></StgValue>
</operation>

<operation id="4024" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:317  %trunc_ln41_18 = trunc i64 %a_buff_9_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_18"/></StgValue>
</operation>

<operation id="4025" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:321  %trunc_ln41_20 = trunc i64 %a_buff_10_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_20"/></StgValue>
</operation>

<operation id="4026" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:325  %trunc_ln41_22 = trunc i64 %a_buff_11_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_22"/></StgValue>
</operation>

<operation id="4027" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:329  %trunc_ln41_24 = trunc i64 %a_buff_12_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_24"/></StgValue>
</operation>

<operation id="4028" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:333  %trunc_ln41_26 = trunc i64 %a_buff_13_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_26"/></StgValue>
</operation>

<operation id="4029" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3797" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:337  %trunc_ln41_28 = trunc i64 %a_buff_14_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_28"/></StgValue>
</operation>

<operation id="4030" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:341  %trunc_ln41_30 = trunc i64 %a_buff_15_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_30"/></StgValue>
</operation>

<operation id="4031" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3805" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:345  %trunc_ln41_32 = trunc i64 %a_buff_16_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_32"/></StgValue>
</operation>

<operation id="4032" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3809" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:349  %trunc_ln41_34 = trunc i64 %a_buff_17_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_34"/></StgValue>
</operation>

<operation id="4033" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:353  %trunc_ln41_36 = trunc i64 %a_buff_18_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_36"/></StgValue>
</operation>

<operation id="4034" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:357  %trunc_ln41_38 = trunc i64 %a_buff_19_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_38"/></StgValue>
</operation>

<operation id="4035" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:361  %trunc_ln41_40 = trunc i64 %a_buff_20_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_40"/></StgValue>
</operation>

<operation id="4036" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:365  %trunc_ln41_42 = trunc i64 %a_buff_21_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_42"/></StgValue>
</operation>

<operation id="4037" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3829" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:369  %trunc_ln41_44 = trunc i64 %a_buff_22_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_44"/></StgValue>
</operation>

<operation id="4038" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:373  %trunc_ln41_46 = trunc i64 %a_buff_23_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_46"/></StgValue>
</operation>

<operation id="4039" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:377  %trunc_ln41_48 = trunc i64 %a_buff_24_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_48"/></StgValue>
</operation>

<operation id="4040" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:381  %trunc_ln41_50 = trunc i64 %a_buff_25_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_50"/></StgValue>
</operation>

<operation id="4041" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:385  %trunc_ln41_52 = trunc i64 %a_buff_26_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_52"/></StgValue>
</operation>

<operation id="4042" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:389  %trunc_ln41_54 = trunc i64 %a_buff_27_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_54"/></StgValue>
</operation>

<operation id="4043" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:393  %trunc_ln41_56 = trunc i64 %a_buff_28_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_56"/></StgValue>
</operation>

<operation id="4044" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3857" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:397  %trunc_ln41_58 = trunc i64 %a_buff_29_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_58"/></StgValue>
</operation>

<operation id="4045" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3861" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:401  %trunc_ln41_60 = trunc i64 %a_buff_30_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_60"/></StgValue>
</operation>

<operation id="4046" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:405  %trunc_ln41_62 = trunc i64 %a_buff_31_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_62"/></StgValue>
</operation>

<operation id="4047" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3869" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:409  %trunc_ln41_64 = trunc i64 %a_buff_32_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_64"/></StgValue>
</operation>

<operation id="4048" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3873" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:413  %trunc_ln41_66 = trunc i64 %a_buff_33_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_66"/></StgValue>
</operation>

<operation id="4049" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3877" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:417  %trunc_ln41_68 = trunc i64 %a_buff_34_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_68"/></StgValue>
</operation>

<operation id="4050" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3881" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:421  %trunc_ln41_70 = trunc i64 %a_buff_35_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_70"/></StgValue>
</operation>

<operation id="4051" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:425  %trunc_ln41_72 = trunc i64 %a_buff_36_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_72"/></StgValue>
</operation>

<operation id="4052" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3889" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:429  %trunc_ln41_74 = trunc i64 %a_buff_37_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_74"/></StgValue>
</operation>

<operation id="4053" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3893" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:433  %trunc_ln41_76 = trunc i64 %a_buff_38_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_76"/></StgValue>
</operation>

<operation id="4054" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:437  %trunc_ln41_78 = trunc i64 %a_buff_39_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_78"/></StgValue>
</operation>

<operation id="4055" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:441  %trunc_ln41_80 = trunc i64 %a_buff_40_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_80"/></StgValue>
</operation>

<operation id="4056" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:445  %trunc_ln41_82 = trunc i64 %a_buff_41_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_82"/></StgValue>
</operation>

<operation id="4057" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:449  %trunc_ln41_84 = trunc i64 %a_buff_42_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_84"/></StgValue>
</operation>

<operation id="4058" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:453  %trunc_ln41_86 = trunc i64 %a_buff_43_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_86"/></StgValue>
</operation>

<operation id="4059" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:457  %trunc_ln41_88 = trunc i64 %a_buff_44_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_88"/></StgValue>
</operation>

<operation id="4060" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:461  %trunc_ln41_90 = trunc i64 %a_buff_45_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_90"/></StgValue>
</operation>

<operation id="4061" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3925" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:465  %trunc_ln41_92 = trunc i64 %a_buff_46_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_92"/></StgValue>
</operation>

<operation id="4062" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:469  %trunc_ln41_94 = trunc i64 %a_buff_47_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_94"/></StgValue>
</operation>

<operation id="4063" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:473  %trunc_ln41_96 = trunc i64 %a_buff_48_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_96"/></StgValue>
</operation>

<operation id="4064" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3937" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:477  %trunc_ln41_98 = trunc i64 %a_buff_49_load to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_98"/></StgValue>
</operation>

<operation id="4065" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3941" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:481  %tmp_156 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_0_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="4066" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:482  %tmp_157 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="4067" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3944" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:484  %tmp_158 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_1_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="4068" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3945" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:485  %tmp_159 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="4069" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:487  %tmp_160 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_2_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="4070" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3950" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:490  %tmp_162 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_3_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="4071" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3953" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:493  %tmp_164 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_4_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="4072" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3956" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:496  %tmp_166 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_5_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="4073" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3959" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:499  %tmp_168 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_6_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="4074" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3962" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:502  %tmp_170 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_7_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="4075" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3965" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:505  %tmp_172 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_8_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="4076" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3968" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:508  %tmp_174 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_9_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="4077" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3971" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:511  %tmp_176 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_10_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="4078" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3974" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:514  %tmp_178 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_11_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="4079" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3977" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:517  %tmp_180 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_12_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="4080" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3980" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:520  %tmp_182 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_13_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="4081" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3983" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:523  %tmp_184 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_14_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="4082" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3986" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:526  %tmp_186 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_15_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="4083" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:529  %tmp_188 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_16_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="4084" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3992" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:532  %tmp_190 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_17_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="4085" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3995" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:535  %tmp_192 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_18_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="4086" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3998" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:538  %tmp_194 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_19_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="4087" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4001" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:541  %tmp_196 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_20_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="4088" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4004" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:544  %tmp_198 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_21_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="4089" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4007" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:547  %tmp_200 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_22_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="4090" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4010" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:550  %tmp_202 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_23_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="4091" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4013" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:553  %tmp_204 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_24_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="4092" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4016" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:556  %tmp_206 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_25_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="4093" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4019" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:559  %tmp_208 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_26_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="4094" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4022" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:562  %tmp_210 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_27_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="4095" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4025" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:565  %tmp_212 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_28_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="4096" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4028" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:568  %tmp_214 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_29_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="4097" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:571  %tmp_216 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_30_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="4098" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4034" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:574  %tmp_218 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_31_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="4099" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:577  %tmp_220 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_32_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="4100" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:580  %tmp_222 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_33_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="4101" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4043" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:583  %tmp_224 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_34_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="4102" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4046" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:586  %tmp_226 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_35_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="4103" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4049" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:589  %tmp_228 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_36_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="4104" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4052" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:592  %tmp_230 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_37_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="4105" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4055" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:595  %tmp_232 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_38_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="4106" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4058" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:598  %tmp_234 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_39_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="4107" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4061" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:601  %tmp_236 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_40_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="4108" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4064" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:604  %tmp_238 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_41_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="4109" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4067" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:607  %tmp_240 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_42_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="4110" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4070" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:610  %tmp_242 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_43_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="4111" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:613  %tmp_244 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_44_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="4112" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4076" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:616  %tmp_246 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_45_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="4113" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4079" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:619  %tmp_248 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_46_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="4114" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4082" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:622  %tmp_250 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_47_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="4115" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4085" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:625  %tmp_252 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_48_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="4116" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4088" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:628  %tmp_254 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %a_buff_49_load, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="4117" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:125  %add_ln41_101 = add i9 -212, %zext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_101"/></StgValue>
</operation>

<operation id="4118" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="64" op_0_bw="9">
<![CDATA[
hls_label_2:126  %zext_ln41_11 = zext i9 %add_ln41_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_11"/></StgValue>
</operation>

<operation id="4119" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:127  %b_buff_addr_103 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="b_buff_addr_103"/></StgValue>
</operation>

<operation id="4120" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:131  %add_ln41_103 = add i10 500, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_103"/></StgValue>
</operation>

<operation id="4121" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:132  %zext_ln41_13 = zext i10 %add_ln41_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_13"/></StgValue>
</operation>

<operation id="4122" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:133  %b_buff_addr_105 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="b_buff_addr_105"/></StgValue>
</operation>

<operation id="4123" st_id="109" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:284  %mul_ln41 = mul nsw i32 %trunc_ln41_1, %trunc_ln41

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="4124" st_id="109" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:288  %mul_ln41_1 = mul nsw i32 %trunc_ln41_3, %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="4125" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3750" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:290  %b_buff_load_2 = load i64* %b_buff_addr_102, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_2"/></StgValue>
</operation>

<operation id="4126" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3751" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:291  %trunc_ln41_5 = trunc i64 %b_buff_load_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_5"/></StgValue>
</operation>

<operation id="4127" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:294  %b_buff_load_3 = load i64* %b_buff_addr_103, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_3"/></StgValue>
</operation>

<operation id="4128" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:298  %b_buff_load_4 = load i64* %b_buff_addr_104, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_4"/></StgValue>
</operation>

<operation id="4129" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:299  %trunc_ln41_9 = trunc i64 %b_buff_load_4 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_9"/></StgValue>
</operation>

<operation id="4130" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:302  %b_buff_load_5 = load i64* %b_buff_addr_105, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_5"/></StgValue>
</operation>

<operation id="4131" st_id="109" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:483  %mul_ln41_50 = mul nsw i32 %tmp_157, %tmp_156

]]></Node>
<StgValue><ssdm name="mul_ln41_50"/></StgValue>
</operation>

<operation id="4132" st_id="109" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:486  %mul_ln41_51 = mul nsw i32 %tmp_159, %tmp_158

]]></Node>
<StgValue><ssdm name="mul_ln41_51"/></StgValue>
</operation>

<operation id="4133" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3948" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:488  %tmp_161 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="4134" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3954" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:494  %tmp_165 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_4, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="4135" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:134  %add_ln41_104 = add i10 -424, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_104"/></StgValue>
</operation>

<operation id="4136" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:135  %zext_ln41_14 = zext i10 %add_ln41_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_14"/></StgValue>
</operation>

<operation id="4137" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:136  %b_buff_addr_106 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="b_buff_addr_106"/></StgValue>
</operation>

<operation id="4138" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3597" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:137  %add_ln41_105 = add i10 -324, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_105"/></StgValue>
</operation>

<operation id="4139" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3598" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:138  %zext_ln41_15 = zext i10 %add_ln41_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_15"/></StgValue>
</operation>

<operation id="4140" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3599" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:139  %b_buff_addr_107 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="b_buff_addr_107"/></StgValue>
</operation>

<operation id="4141" st_id="110" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:292  %mul_ln41_2 = mul nsw i32 %trunc_ln41_5, %trunc_ln41_4

]]></Node>
<StgValue><ssdm name="mul_ln41_2"/></StgValue>
</operation>

<operation id="4142" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:294  %b_buff_load_3 = load i64* %b_buff_addr_103, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_3"/></StgValue>
</operation>

<operation id="4143" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:295  %trunc_ln41_7 = trunc i64 %b_buff_load_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_7"/></StgValue>
</operation>

<operation id="4144" st_id="110" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:300  %mul_ln41_4 = mul nsw i32 %trunc_ln41_9, %trunc_ln41_8

]]></Node>
<StgValue><ssdm name="mul_ln41_4"/></StgValue>
</operation>

<operation id="4145" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3762" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:302  %b_buff_load_5 = load i64* %b_buff_addr_105, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_5"/></StgValue>
</operation>

<operation id="4146" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:303  %trunc_ln41_11 = trunc i64 %b_buff_load_5 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_11"/></StgValue>
</operation>

<operation id="4147" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:306  %b_buff_load_6 = load i64* %b_buff_addr_106, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_6"/></StgValue>
</operation>

<operation id="4148" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:310  %b_buff_load_7 = load i64* %b_buff_addr_107, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_7"/></StgValue>
</operation>

<operation id="4149" st_id="110" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:489  %mul_ln41_52 = mul nsw i32 %tmp_161, %tmp_160

]]></Node>
<StgValue><ssdm name="mul_ln41_52"/></StgValue>
</operation>

<operation id="4150" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3951" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:491  %tmp_163 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_3, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="4151" st_id="110" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:495  %mul_ln41_54 = mul nsw i32 %tmp_165, %tmp_164

]]></Node>
<StgValue><ssdm name="mul_ln41_54"/></StgValue>
</operation>

<operation id="4152" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3957" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:497  %tmp_167 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_5, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="4153" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="11" op_0_bw="7">
<![CDATA[
hls_label_2:116  %zext_ln41_7 = zext i7 %select_ln41 to i11

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="4154" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3600" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:140  %add_ln41_106 = add i9 -224, %zext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_106"/></StgValue>
</operation>

<operation id="4155" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3601" bw="10" op_0_bw="9">
<![CDATA[
hls_label_2:141  %sext_ln41 = sext i9 %add_ln41_106 to i10

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="4156" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3602" bw="64" op_0_bw="10">
<![CDATA[
hls_label_2:142  %zext_ln41_16 = zext i10 %sext_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_16"/></StgValue>
</operation>

<operation id="4157" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:143  %b_buff_addr_108 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="b_buff_addr_108"/></StgValue>
</operation>

<operation id="4158" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3604" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:144  %add_ln41_107 = add i11 900, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_107"/></StgValue>
</operation>

<operation id="4159" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3605" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:145  %zext_ln41_17 = zext i11 %add_ln41_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_17"/></StgValue>
</operation>

<operation id="4160" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:146  %b_buff_addr_109 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="b_buff_addr_109"/></StgValue>
</operation>

<operation id="4161" st_id="111" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:296  %mul_ln41_3 = mul nsw i32 %trunc_ln41_7, %trunc_ln41_6

]]></Node>
<StgValue><ssdm name="mul_ln41_3"/></StgValue>
</operation>

<operation id="4162" st_id="111" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:304  %mul_ln41_5 = mul nsw i32 %trunc_ln41_11, %trunc_ln41_10

]]></Node>
<StgValue><ssdm name="mul_ln41_5"/></StgValue>
</operation>

<operation id="4163" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3766" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:306  %b_buff_load_6 = load i64* %b_buff_addr_106, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_6"/></StgValue>
</operation>

<operation id="4164" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:307  %trunc_ln41_13 = trunc i64 %b_buff_load_6 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_13"/></StgValue>
</operation>

<operation id="4165" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:310  %b_buff_load_7 = load i64* %b_buff_addr_107, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_7"/></StgValue>
</operation>

<operation id="4166" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:311  %trunc_ln41_15 = trunc i64 %b_buff_load_7 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_15"/></StgValue>
</operation>

<operation id="4167" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:314  %b_buff_load_8 = load i64* %b_buff_addr_108, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_8"/></StgValue>
</operation>

<operation id="4168" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:318  %b_buff_load_9 = load i64* %b_buff_addr_109, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_9"/></StgValue>
</operation>

<operation id="4169" st_id="111" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:492  %mul_ln41_53 = mul nsw i32 %tmp_163, %tmp_162

]]></Node>
<StgValue><ssdm name="mul_ln41_53"/></StgValue>
</operation>

<operation id="4170" st_id="111" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:498  %mul_ln41_55 = mul nsw i32 %tmp_167, %tmp_166

]]></Node>
<StgValue><ssdm name="mul_ln41_55"/></StgValue>
</operation>

<operation id="4171" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3960" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:500  %tmp_169 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_6, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="4172" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3963" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:503  %tmp_171 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_7, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="4173" st_id="111" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:631  %add_ln41 = add i32 %mul_ln41_2, %mul_ln41_1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="4174" st_id="111" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:632  %add_ln41_1 = add i32 %mul_ln41, %add_ln41

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="4175" st_id="111" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:680  %add_ln41_49 = add i32 %mul_ln41_52, %mul_ln41_51

]]></Node>
<StgValue><ssdm name="add_ln41_49"/></StgValue>
</operation>

<operation id="4176" st_id="111" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:681  %add_ln41_50 = add i32 %mul_ln41_50, %add_ln41_49

]]></Node>
<StgValue><ssdm name="add_ln41_50"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="4177" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:147  %add_ln41_108 = add i11 1000, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_108"/></StgValue>
</operation>

<operation id="4178" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3608" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:148  %zext_ln41_18 = zext i11 %add_ln41_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_18"/></StgValue>
</operation>

<operation id="4179" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3609" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:149  %b_buff_addr_110 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="b_buff_addr_110"/></StgValue>
</operation>

<operation id="4180" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:150  %add_ln41_109 = add i11 -948, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_109"/></StgValue>
</operation>

<operation id="4181" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3611" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:151  %zext_ln41_19 = zext i11 %add_ln41_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_19"/></StgValue>
</operation>

<operation id="4182" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3612" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:152  %b_buff_addr_111 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="b_buff_addr_111"/></StgValue>
</operation>

<operation id="4183" st_id="112" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:308  %mul_ln41_6 = mul nsw i32 %trunc_ln41_13, %trunc_ln41_12

]]></Node>
<StgValue><ssdm name="mul_ln41_6"/></StgValue>
</operation>

<operation id="4184" st_id="112" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:312  %mul_ln41_7 = mul nsw i32 %trunc_ln41_15, %trunc_ln41_14

]]></Node>
<StgValue><ssdm name="mul_ln41_7"/></StgValue>
</operation>

<operation id="4185" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:314  %b_buff_load_8 = load i64* %b_buff_addr_108, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_8"/></StgValue>
</operation>

<operation id="4186" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:315  %trunc_ln41_17 = trunc i64 %b_buff_load_8 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_17"/></StgValue>
</operation>

<operation id="4187" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:318  %b_buff_load_9 = load i64* %b_buff_addr_109, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_9"/></StgValue>
</operation>

<operation id="4188" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:319  %trunc_ln41_19 = trunc i64 %b_buff_load_9 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_19"/></StgValue>
</operation>

<operation id="4189" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:322  %b_buff_load_10 = load i64* %b_buff_addr_110, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_10"/></StgValue>
</operation>

<operation id="4190" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:326  %b_buff_load_11 = load i64* %b_buff_addr_111, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_11"/></StgValue>
</operation>

<operation id="4191" st_id="112" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:501  %mul_ln41_56 = mul nsw i32 %tmp_169, %tmp_168

]]></Node>
<StgValue><ssdm name="mul_ln41_56"/></StgValue>
</operation>

<operation id="4192" st_id="112" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:504  %mul_ln41_57 = mul nsw i32 %tmp_171, %tmp_170

]]></Node>
<StgValue><ssdm name="mul_ln41_57"/></StgValue>
</operation>

<operation id="4193" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3966" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:506  %tmp_173 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_8, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="4194" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3969" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:509  %tmp_175 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_9, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="4195" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:633  %add_ln41_2 = add i32 %mul_ln41_5, %mul_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="4196" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:634  %add_ln41_3 = add i32 %mul_ln41_3, %add_ln41_2

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="4197" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:635  %add_ln41_4 = add i32 %add_ln41_1, %add_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="4198" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:682  %add_ln41_51 = add i32 %mul_ln41_55, %mul_ln41_54

]]></Node>
<StgValue><ssdm name="add_ln41_51"/></StgValue>
</operation>

<operation id="4199" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:683  %add_ln41_52 = add i32 %mul_ln41_53, %add_ln41_51

]]></Node>
<StgValue><ssdm name="add_ln41_52"/></StgValue>
</operation>

<operation id="4200" st_id="112" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:684  %add_ln41_53 = add i32 %add_ln41_50, %add_ln41_52

]]></Node>
<StgValue><ssdm name="add_ln41_53"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="4201" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3613" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:153  %add_ln41_110 = add i11 -848, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_110"/></StgValue>
</operation>

<operation id="4202" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3614" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:154  %zext_ln41_20 = zext i11 %add_ln41_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_20"/></StgValue>
</operation>

<operation id="4203" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3615" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:155  %b_buff_addr_112 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="b_buff_addr_112"/></StgValue>
</operation>

<operation id="4204" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:156  %add_ln41_111 = add i11 -748, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_111"/></StgValue>
</operation>

<operation id="4205" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3617" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:157  %zext_ln41_21 = zext i11 %add_ln41_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_21"/></StgValue>
</operation>

<operation id="4206" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3618" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:158  %b_buff_addr_113 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="b_buff_addr_113"/></StgValue>
</operation>

<operation id="4207" st_id="113" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:316  %mul_ln41_8 = mul nsw i32 %trunc_ln41_17, %trunc_ln41_16

]]></Node>
<StgValue><ssdm name="mul_ln41_8"/></StgValue>
</operation>

<operation id="4208" st_id="113" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:320  %mul_ln41_9 = mul nsw i32 %trunc_ln41_19, %trunc_ln41_18

]]></Node>
<StgValue><ssdm name="mul_ln41_9"/></StgValue>
</operation>

<operation id="4209" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:322  %b_buff_load_10 = load i64* %b_buff_addr_110, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_10"/></StgValue>
</operation>

<operation id="4210" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:323  %trunc_ln41_21 = trunc i64 %b_buff_load_10 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_21"/></StgValue>
</operation>

<operation id="4211" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:326  %b_buff_load_11 = load i64* %b_buff_addr_111, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_11"/></StgValue>
</operation>

<operation id="4212" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:327  %trunc_ln41_23 = trunc i64 %b_buff_load_11 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_23"/></StgValue>
</operation>

<operation id="4213" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:330  %b_buff_load_12 = load i64* %b_buff_addr_112, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_12"/></StgValue>
</operation>

<operation id="4214" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:334  %b_buff_load_13 = load i64* %b_buff_addr_113, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_13"/></StgValue>
</operation>

<operation id="4215" st_id="113" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:507  %mul_ln41_58 = mul nsw i32 %tmp_173, %tmp_172

]]></Node>
<StgValue><ssdm name="mul_ln41_58"/></StgValue>
</operation>

<operation id="4216" st_id="113" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:510  %mul_ln41_59 = mul nsw i32 %tmp_175, %tmp_174

]]></Node>
<StgValue><ssdm name="mul_ln41_59"/></StgValue>
</operation>

<operation id="4217" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3972" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:512  %tmp_177 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_10, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="4218" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:515  %tmp_179 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_11, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="4219" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3619" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:159  %add_ln41_112 = add i11 -648, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_112"/></StgValue>
</operation>

<operation id="4220" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3620" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:160  %zext_ln41_22 = zext i11 %add_ln41_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_22"/></StgValue>
</operation>

<operation id="4221" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3621" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:161  %b_buff_addr_114 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="b_buff_addr_114"/></StgValue>
</operation>

<operation id="4222" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:162  %add_ln41_113 = add i11 -548, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_113"/></StgValue>
</operation>

<operation id="4223" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:163  %zext_ln41_23 = zext i11 %add_ln41_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_23"/></StgValue>
</operation>

<operation id="4224" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:164  %b_buff_addr_115 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="b_buff_addr_115"/></StgValue>
</operation>

<operation id="4225" st_id="114" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:324  %mul_ln41_10 = mul nsw i32 %trunc_ln41_21, %trunc_ln41_20

]]></Node>
<StgValue><ssdm name="mul_ln41_10"/></StgValue>
</operation>

<operation id="4226" st_id="114" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:328  %mul_ln41_11 = mul nsw i32 %trunc_ln41_23, %trunc_ln41_22

]]></Node>
<StgValue><ssdm name="mul_ln41_11"/></StgValue>
</operation>

<operation id="4227" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:330  %b_buff_load_12 = load i64* %b_buff_addr_112, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_12"/></StgValue>
</operation>

<operation id="4228" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:331  %trunc_ln41_25 = trunc i64 %b_buff_load_12 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_25"/></StgValue>
</operation>

<operation id="4229" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3794" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:334  %b_buff_load_13 = load i64* %b_buff_addr_113, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_13"/></StgValue>
</operation>

<operation id="4230" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:335  %trunc_ln41_27 = trunc i64 %b_buff_load_13 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_27"/></StgValue>
</operation>

<operation id="4231" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:338  %b_buff_load_14 = load i64* %b_buff_addr_114, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_14"/></StgValue>
</operation>

<operation id="4232" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:342  %b_buff_load_15 = load i64* %b_buff_addr_115, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_15"/></StgValue>
</operation>

<operation id="4233" st_id="114" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:513  %mul_ln41_60 = mul nsw i32 %tmp_177, %tmp_176

]]></Node>
<StgValue><ssdm name="mul_ln41_60"/></StgValue>
</operation>

<operation id="4234" st_id="114" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:516  %mul_ln41_61 = mul nsw i32 %tmp_179, %tmp_178

]]></Node>
<StgValue><ssdm name="mul_ln41_61"/></StgValue>
</operation>

<operation id="4235" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3978" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:518  %tmp_181 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_12, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="4236" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3981" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:521  %tmp_183 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_13, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="4237" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:636  %add_ln41_5 = add i32 %mul_ln41_8, %mul_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="4238" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:637  %add_ln41_6 = add i32 %mul_ln41_6, %add_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="4239" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:685  %add_ln41_54 = add i32 %mul_ln41_58, %mul_ln41_57

]]></Node>
<StgValue><ssdm name="add_ln41_54"/></StgValue>
</operation>

<operation id="4240" st_id="114" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:686  %add_ln41_55 = add i32 %mul_ln41_56, %add_ln41_54

]]></Node>
<StgValue><ssdm name="add_ln41_55"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="4241" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:165  %add_ln41_114 = add i10 -448, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_114"/></StgValue>
</operation>

<operation id="4242" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2:166  %sext_ln41_1 = sext i10 %add_ln41_114 to i11

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="4243" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:167  %zext_ln41_24 = zext i11 %sext_ln41_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_24"/></StgValue>
</operation>

<operation id="4244" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:168  %b_buff_addr_116 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="b_buff_addr_116"/></StgValue>
</operation>

<operation id="4245" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3629" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:169  %add_ln41_115 = add i10 -348, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_115"/></StgValue>
</operation>

<operation id="4246" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3630" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2:170  %sext_ln41_2 = sext i10 %add_ln41_115 to i11

]]></Node>
<StgValue><ssdm name="sext_ln41_2"/></StgValue>
</operation>

<operation id="4247" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3631" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:171  %zext_ln41_25 = zext i11 %sext_ln41_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_25"/></StgValue>
</operation>

<operation id="4248" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3632" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:172  %b_buff_addr_117 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_25

]]></Node>
<StgValue><ssdm name="b_buff_addr_117"/></StgValue>
</operation>

<operation id="4249" st_id="115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:332  %mul_ln41_12 = mul nsw i32 %trunc_ln41_25, %trunc_ln41_24

]]></Node>
<StgValue><ssdm name="mul_ln41_12"/></StgValue>
</operation>

<operation id="4250" st_id="115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:336  %mul_ln41_13 = mul nsw i32 %trunc_ln41_27, %trunc_ln41_26

]]></Node>
<StgValue><ssdm name="mul_ln41_13"/></StgValue>
</operation>

<operation id="4251" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:338  %b_buff_load_14 = load i64* %b_buff_addr_114, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_14"/></StgValue>
</operation>

<operation id="4252" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:339  %trunc_ln41_29 = trunc i64 %b_buff_load_14 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_29"/></StgValue>
</operation>

<operation id="4253" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3802" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:342  %b_buff_load_15 = load i64* %b_buff_addr_115, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_15"/></StgValue>
</operation>

<operation id="4254" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3803" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:343  %trunc_ln41_31 = trunc i64 %b_buff_load_15 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_31"/></StgValue>
</operation>

<operation id="4255" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:346  %b_buff_load_16 = load i64* %b_buff_addr_116, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_16"/></StgValue>
</operation>

<operation id="4256" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:350  %b_buff_load_17 = load i64* %b_buff_addr_117, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_17"/></StgValue>
</operation>

<operation id="4257" st_id="115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:519  %mul_ln41_62 = mul nsw i32 %tmp_181, %tmp_180

]]></Node>
<StgValue><ssdm name="mul_ln41_62"/></StgValue>
</operation>

<operation id="4258" st_id="115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:522  %mul_ln41_63 = mul nsw i32 %tmp_183, %tmp_182

]]></Node>
<StgValue><ssdm name="mul_ln41_63"/></StgValue>
</operation>

<operation id="4259" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3984" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:524  %tmp_185 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_14, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="4260" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3987" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:527  %tmp_187 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_15, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="4261" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:638  %add_ln41_7 = add i32 %mul_ln41_11, %mul_ln41_10

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="4262" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:639  %add_ln41_8 = add i32 %mul_ln41_9, %add_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_8"/></StgValue>
</operation>

<operation id="4263" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:640  %add_ln41_9 = add i32 %add_ln41_6, %add_ln41_8

]]></Node>
<StgValue><ssdm name="add_ln41_9"/></StgValue>
</operation>

<operation id="4264" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:641  %add_ln41_10 = add i32 %add_ln41_4, %add_ln41_9

]]></Node>
<StgValue><ssdm name="add_ln41_10"/></StgValue>
</operation>

<operation id="4265" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:687  %add_ln41_56 = add i32 %mul_ln41_61, %mul_ln41_60

]]></Node>
<StgValue><ssdm name="add_ln41_56"/></StgValue>
</operation>

<operation id="4266" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:688  %add_ln41_57 = add i32 %mul_ln41_59, %add_ln41_56

]]></Node>
<StgValue><ssdm name="add_ln41_57"/></StgValue>
</operation>

<operation id="4267" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:689  %add_ln41_58 = add i32 %add_ln41_55, %add_ln41_57

]]></Node>
<StgValue><ssdm name="add_ln41_58"/></StgValue>
</operation>

<operation id="4268" st_id="115" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:690  %add_ln41_59 = add i32 %add_ln41_53, %add_ln41_58

]]></Node>
<StgValue><ssdm name="add_ln41_59"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="4269" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3633" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:173  %add_ln41_116 = add i9 -248, %zext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_116"/></StgValue>
</operation>

<operation id="4270" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3634" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2:174  %sext_ln41_3 = sext i9 %add_ln41_116 to i11

]]></Node>
<StgValue><ssdm name="sext_ln41_3"/></StgValue>
</operation>

<operation id="4271" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3635" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:175  %zext_ln41_26 = zext i11 %sext_ln41_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_26"/></StgValue>
</operation>

<operation id="4272" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3636" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:176  %b_buff_addr_118 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_26

]]></Node>
<StgValue><ssdm name="b_buff_addr_118"/></StgValue>
</operation>

<operation id="4273" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:177  %add_ln41_117 = add i9 -148, %zext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_117"/></StgValue>
</operation>

<operation id="4274" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="11" op_0_bw="9">
<![CDATA[
hls_label_2:178  %sext_ln41_4 = sext i9 %add_ln41_117 to i11

]]></Node>
<StgValue><ssdm name="sext_ln41_4"/></StgValue>
</operation>

<operation id="4275" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:179  %zext_ln41_27 = zext i11 %sext_ln41_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_27"/></StgValue>
</operation>

<operation id="4276" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:180  %b_buff_addr_119 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_27

]]></Node>
<StgValue><ssdm name="b_buff_addr_119"/></StgValue>
</operation>

<operation id="4277" st_id="116" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:340  %mul_ln41_14 = mul nsw i32 %trunc_ln41_29, %trunc_ln41_28

]]></Node>
<StgValue><ssdm name="mul_ln41_14"/></StgValue>
</operation>

<operation id="4278" st_id="116" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:344  %mul_ln41_15 = mul nsw i32 %trunc_ln41_31, %trunc_ln41_30

]]></Node>
<StgValue><ssdm name="mul_ln41_15"/></StgValue>
</operation>

<operation id="4279" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3806" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:346  %b_buff_load_16 = load i64* %b_buff_addr_116, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_16"/></StgValue>
</operation>

<operation id="4280" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:347  %trunc_ln41_33 = trunc i64 %b_buff_load_16 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_33"/></StgValue>
</operation>

<operation id="4281" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3810" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:350  %b_buff_load_17 = load i64* %b_buff_addr_117, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_17"/></StgValue>
</operation>

<operation id="4282" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:351  %trunc_ln41_35 = trunc i64 %b_buff_load_17 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_35"/></StgValue>
</operation>

<operation id="4283" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:354  %b_buff_load_18 = load i64* %b_buff_addr_118, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_18"/></StgValue>
</operation>

<operation id="4284" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:358  %b_buff_load_19 = load i64* %b_buff_addr_119, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_19"/></StgValue>
</operation>

<operation id="4285" st_id="116" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:525  %mul_ln41_64 = mul nsw i32 %tmp_185, %tmp_184

]]></Node>
<StgValue><ssdm name="mul_ln41_64"/></StgValue>
</operation>

<operation id="4286" st_id="116" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:528  %mul_ln41_65 = mul nsw i32 %tmp_187, %tmp_186

]]></Node>
<StgValue><ssdm name="mul_ln41_65"/></StgValue>
</operation>

<operation id="4287" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3990" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:530  %tmp_189 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_16, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="4288" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3993" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:533  %tmp_191 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_17, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="4289" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="12" op_0_bw="7">
<![CDATA[
hls_label_2:113  %zext_ln41_4 = zext i7 %select_ln41 to i12

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="4290" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:181  %add_ln41_118 = add i12 2000, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_118"/></StgValue>
</operation>

<operation id="4291" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:182  %zext_ln41_28 = zext i12 %add_ln41_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_28"/></StgValue>
</operation>

<operation id="4292" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:183  %b_buff_addr_120 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_28

]]></Node>
<StgValue><ssdm name="b_buff_addr_120"/></StgValue>
</operation>

<operation id="4293" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:184  %add_ln41_119 = add i12 -1996, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_119"/></StgValue>
</operation>

<operation id="4294" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:185  %zext_ln41_29 = zext i12 %add_ln41_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_29"/></StgValue>
</operation>

<operation id="4295" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:186  %b_buff_addr_121 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_29

]]></Node>
<StgValue><ssdm name="b_buff_addr_121"/></StgValue>
</operation>

<operation id="4296" st_id="117" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:348  %mul_ln41_16 = mul nsw i32 %trunc_ln41_33, %trunc_ln41_32

]]></Node>
<StgValue><ssdm name="mul_ln41_16"/></StgValue>
</operation>

<operation id="4297" st_id="117" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:352  %mul_ln41_17 = mul nsw i32 %trunc_ln41_35, %trunc_ln41_34

]]></Node>
<StgValue><ssdm name="mul_ln41_17"/></StgValue>
</operation>

<operation id="4298" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3814" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:354  %b_buff_load_18 = load i64* %b_buff_addr_118, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_18"/></StgValue>
</operation>

<operation id="4299" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:355  %trunc_ln41_37 = trunc i64 %b_buff_load_18 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_37"/></StgValue>
</operation>

<operation id="4300" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:358  %b_buff_load_19 = load i64* %b_buff_addr_119, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_19"/></StgValue>
</operation>

<operation id="4301" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:359  %trunc_ln41_39 = trunc i64 %b_buff_load_19 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_39"/></StgValue>
</operation>

<operation id="4302" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:362  %b_buff_load_20 = load i64* %b_buff_addr_120, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_20"/></StgValue>
</operation>

<operation id="4303" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:366  %b_buff_load_21 = load i64* %b_buff_addr_121, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_21"/></StgValue>
</operation>

<operation id="4304" st_id="117" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:531  %mul_ln41_66 = mul nsw i32 %tmp_189, %tmp_188

]]></Node>
<StgValue><ssdm name="mul_ln41_66"/></StgValue>
</operation>

<operation id="4305" st_id="117" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:534  %mul_ln41_67 = mul nsw i32 %tmp_191, %tmp_190

]]></Node>
<StgValue><ssdm name="mul_ln41_67"/></StgValue>
</operation>

<operation id="4306" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3996" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:536  %tmp_193 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_18, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="4307" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3999" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:539  %tmp_195 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_19, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="4308" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:642  %add_ln41_11 = add i32 %mul_ln41_14, %mul_ln41_13

]]></Node>
<StgValue><ssdm name="add_ln41_11"/></StgValue>
</operation>

<operation id="4309" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:643  %add_ln41_12 = add i32 %mul_ln41_12, %add_ln41_11

]]></Node>
<StgValue><ssdm name="add_ln41_12"/></StgValue>
</operation>

<operation id="4310" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:691  %add_ln41_60 = add i32 %mul_ln41_64, %mul_ln41_63

]]></Node>
<StgValue><ssdm name="add_ln41_60"/></StgValue>
</operation>

<operation id="4311" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:692  %add_ln41_61 = add i32 %mul_ln41_62, %add_ln41_60

]]></Node>
<StgValue><ssdm name="add_ln41_61"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="4312" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:187  %add_ln41_120 = add i12 -1896, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_120"/></StgValue>
</operation>

<operation id="4313" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:188  %zext_ln41_30 = zext i12 %add_ln41_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_30"/></StgValue>
</operation>

<operation id="4314" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:189  %b_buff_addr_122 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_30

]]></Node>
<StgValue><ssdm name="b_buff_addr_122"/></StgValue>
</operation>

<operation id="4315" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:190  %add_ln41_121 = add i12 -1796, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_121"/></StgValue>
</operation>

<operation id="4316" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:191  %zext_ln41_31 = zext i12 %add_ln41_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_31"/></StgValue>
</operation>

<operation id="4317" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:192  %b_buff_addr_123 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_31

]]></Node>
<StgValue><ssdm name="b_buff_addr_123"/></StgValue>
</operation>

<operation id="4318" st_id="118" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:356  %mul_ln41_18 = mul nsw i32 %trunc_ln41_37, %trunc_ln41_36

]]></Node>
<StgValue><ssdm name="mul_ln41_18"/></StgValue>
</operation>

<operation id="4319" st_id="118" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:360  %mul_ln41_19 = mul nsw i32 %trunc_ln41_39, %trunc_ln41_38

]]></Node>
<StgValue><ssdm name="mul_ln41_19"/></StgValue>
</operation>

<operation id="4320" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:362  %b_buff_load_20 = load i64* %b_buff_addr_120, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_20"/></StgValue>
</operation>

<operation id="4321" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:363  %trunc_ln41_41 = trunc i64 %b_buff_load_20 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_41"/></StgValue>
</operation>

<operation id="4322" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3826" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:366  %b_buff_load_21 = load i64* %b_buff_addr_121, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_21"/></StgValue>
</operation>

<operation id="4323" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3827" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:367  %trunc_ln41_43 = trunc i64 %b_buff_load_21 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_43"/></StgValue>
</operation>

<operation id="4324" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:370  %b_buff_load_22 = load i64* %b_buff_addr_122, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_22"/></StgValue>
</operation>

<operation id="4325" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:374  %b_buff_load_23 = load i64* %b_buff_addr_123, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_23"/></StgValue>
</operation>

<operation id="4326" st_id="118" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:537  %mul_ln41_68 = mul nsw i32 %tmp_193, %tmp_192

]]></Node>
<StgValue><ssdm name="mul_ln41_68"/></StgValue>
</operation>

<operation id="4327" st_id="118" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:540  %mul_ln41_69 = mul nsw i32 %tmp_195, %tmp_194

]]></Node>
<StgValue><ssdm name="mul_ln41_69"/></StgValue>
</operation>

<operation id="4328" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:542  %tmp_197 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_20, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4329" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4005" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:545  %tmp_199 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_21, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="4330" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:644  %add_ln41_13 = add i32 %mul_ln41_17, %mul_ln41_16

]]></Node>
<StgValue><ssdm name="add_ln41_13"/></StgValue>
</operation>

<operation id="4331" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:645  %add_ln41_14 = add i32 %mul_ln41_15, %add_ln41_13

]]></Node>
<StgValue><ssdm name="add_ln41_14"/></StgValue>
</operation>

<operation id="4332" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:646  %add_ln41_15 = add i32 %add_ln41_12, %add_ln41_14

]]></Node>
<StgValue><ssdm name="add_ln41_15"/></StgValue>
</operation>

<operation id="4333" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:693  %add_ln41_62 = add i32 %mul_ln41_67, %mul_ln41_66

]]></Node>
<StgValue><ssdm name="add_ln41_62"/></StgValue>
</operation>

<operation id="4334" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:694  %add_ln41_63 = add i32 %mul_ln41_65, %add_ln41_62

]]></Node>
<StgValue><ssdm name="add_ln41_63"/></StgValue>
</operation>

<operation id="4335" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:695  %add_ln41_64 = add i32 %add_ln41_61, %add_ln41_63

]]></Node>
<StgValue><ssdm name="add_ln41_64"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="4336" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:193  %add_ln41_122 = add i12 -1696, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_122"/></StgValue>
</operation>

<operation id="4337" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:194  %zext_ln41_32 = zext i12 %add_ln41_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_32"/></StgValue>
</operation>

<operation id="4338" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:195  %b_buff_addr_124 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_32

]]></Node>
<StgValue><ssdm name="b_buff_addr_124"/></StgValue>
</operation>

<operation id="4339" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:196  %add_ln41_123 = add i12 -1596, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_123"/></StgValue>
</operation>

<operation id="4340" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:197  %zext_ln41_33 = zext i12 %add_ln41_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_33"/></StgValue>
</operation>

<operation id="4341" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:198  %b_buff_addr_125 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_33

]]></Node>
<StgValue><ssdm name="b_buff_addr_125"/></StgValue>
</operation>

<operation id="4342" st_id="119" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:364  %mul_ln41_20 = mul nsw i32 %trunc_ln41_41, %trunc_ln41_40

]]></Node>
<StgValue><ssdm name="mul_ln41_20"/></StgValue>
</operation>

<operation id="4343" st_id="119" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:368  %mul_ln41_21 = mul nsw i32 %trunc_ln41_43, %trunc_ln41_42

]]></Node>
<StgValue><ssdm name="mul_ln41_21"/></StgValue>
</operation>

<operation id="4344" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3830" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:370  %b_buff_load_22 = load i64* %b_buff_addr_122, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_22"/></StgValue>
</operation>

<operation id="4345" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:371  %trunc_ln41_45 = trunc i64 %b_buff_load_22 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_45"/></StgValue>
</operation>

<operation id="4346" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:374  %b_buff_load_23 = load i64* %b_buff_addr_123, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_23"/></StgValue>
</operation>

<operation id="4347" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:375  %trunc_ln41_47 = trunc i64 %b_buff_load_23 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_47"/></StgValue>
</operation>

<operation id="4348" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:378  %b_buff_load_24 = load i64* %b_buff_addr_124, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_24"/></StgValue>
</operation>

<operation id="4349" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:382  %b_buff_load_25 = load i64* %b_buff_addr_125, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_25"/></StgValue>
</operation>

<operation id="4350" st_id="119" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:543  %mul_ln41_70 = mul nsw i32 %tmp_197, %tmp_196

]]></Node>
<StgValue><ssdm name="mul_ln41_70"/></StgValue>
</operation>

<operation id="4351" st_id="119" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:546  %mul_ln41_71 = mul nsw i32 %tmp_199, %tmp_198

]]></Node>
<StgValue><ssdm name="mul_ln41_71"/></StgValue>
</operation>

<operation id="4352" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4008" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:548  %tmp_201 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_22, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="4353" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4011" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:551  %tmp_203 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_23, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="4354" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:199  %add_ln41_124 = add i12 -1496, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_124"/></StgValue>
</operation>

<operation id="4355" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:200  %zext_ln41_34 = zext i12 %add_ln41_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_34"/></StgValue>
</operation>

<operation id="4356" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:201  %b_buff_addr_126 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_34

]]></Node>
<StgValue><ssdm name="b_buff_addr_126"/></StgValue>
</operation>

<operation id="4357" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3662" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:202  %add_ln41_125 = add i12 -1396, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_125"/></StgValue>
</operation>

<operation id="4358" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3663" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:203  %zext_ln41_35 = zext i12 %add_ln41_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_35"/></StgValue>
</operation>

<operation id="4359" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3664" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:204  %b_buff_addr_127 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_35

]]></Node>
<StgValue><ssdm name="b_buff_addr_127"/></StgValue>
</operation>

<operation id="4360" st_id="120" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:372  %mul_ln41_22 = mul nsw i32 %trunc_ln41_45, %trunc_ln41_44

]]></Node>
<StgValue><ssdm name="mul_ln41_22"/></StgValue>
</operation>

<operation id="4361" st_id="120" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:376  %mul_ln41_23 = mul nsw i32 %trunc_ln41_47, %trunc_ln41_46

]]></Node>
<StgValue><ssdm name="mul_ln41_23"/></StgValue>
</operation>

<operation id="4362" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:378  %b_buff_load_24 = load i64* %b_buff_addr_124, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_24"/></StgValue>
</operation>

<operation id="4363" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:379  %trunc_ln41_49 = trunc i64 %b_buff_load_24 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_49"/></StgValue>
</operation>

<operation id="4364" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:382  %b_buff_load_25 = load i64* %b_buff_addr_125, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_25"/></StgValue>
</operation>

<operation id="4365" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:383  %trunc_ln41_51 = trunc i64 %b_buff_load_25 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_51"/></StgValue>
</operation>

<operation id="4366" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:386  %b_buff_load_26 = load i64* %b_buff_addr_126, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_26"/></StgValue>
</operation>

<operation id="4367" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:390  %b_buff_load_27 = load i64* %b_buff_addr_127, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_27"/></StgValue>
</operation>

<operation id="4368" st_id="120" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:549  %mul_ln41_72 = mul nsw i32 %tmp_201, %tmp_200

]]></Node>
<StgValue><ssdm name="mul_ln41_72"/></StgValue>
</operation>

<operation id="4369" st_id="120" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:552  %mul_ln41_73 = mul nsw i32 %tmp_203, %tmp_202

]]></Node>
<StgValue><ssdm name="mul_ln41_73"/></StgValue>
</operation>

<operation id="4370" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4014" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:554  %tmp_205 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_24, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="4371" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:557  %tmp_207 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_25, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="4372" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:647  %add_ln41_16 = add i32 %mul_ln41_20, %mul_ln41_19

]]></Node>
<StgValue><ssdm name="add_ln41_16"/></StgValue>
</operation>

<operation id="4373" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:648  %add_ln41_17 = add i32 %mul_ln41_18, %add_ln41_16

]]></Node>
<StgValue><ssdm name="add_ln41_17"/></StgValue>
</operation>

<operation id="4374" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:696  %add_ln41_65 = add i32 %mul_ln41_70, %mul_ln41_69

]]></Node>
<StgValue><ssdm name="add_ln41_65"/></StgValue>
</operation>

<operation id="4375" st_id="120" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:697  %add_ln41_66 = add i32 %mul_ln41_68, %add_ln41_65

]]></Node>
<StgValue><ssdm name="add_ln41_66"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="4376" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:205  %add_ln41_126 = add i12 -1296, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_126"/></StgValue>
</operation>

<operation id="4377" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3666" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:206  %zext_ln41_36 = zext i12 %add_ln41_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_36"/></StgValue>
</operation>

<operation id="4378" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3667" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:207  %b_buff_addr_128 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_36

]]></Node>
<StgValue><ssdm name="b_buff_addr_128"/></StgValue>
</operation>

<operation id="4379" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:208  %add_ln41_127 = add i12 -1196, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_127"/></StgValue>
</operation>

<operation id="4380" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3669" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:209  %zext_ln41_37 = zext i12 %add_ln41_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_37"/></StgValue>
</operation>

<operation id="4381" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3670" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:210  %b_buff_addr_129 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_37

]]></Node>
<StgValue><ssdm name="b_buff_addr_129"/></StgValue>
</operation>

<operation id="4382" st_id="121" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:380  %mul_ln41_24 = mul nsw i32 %trunc_ln41_49, %trunc_ln41_48

]]></Node>
<StgValue><ssdm name="mul_ln41_24"/></StgValue>
</operation>

<operation id="4383" st_id="121" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:384  %mul_ln41_25 = mul nsw i32 %trunc_ln41_51, %trunc_ln41_50

]]></Node>
<StgValue><ssdm name="mul_ln41_25"/></StgValue>
</operation>

<operation id="4384" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:386  %b_buff_load_26 = load i64* %b_buff_addr_126, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_26"/></StgValue>
</operation>

<operation id="4385" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:387  %trunc_ln41_53 = trunc i64 %b_buff_load_26 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_53"/></StgValue>
</operation>

<operation id="4386" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:390  %b_buff_load_27 = load i64* %b_buff_addr_127, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_27"/></StgValue>
</operation>

<operation id="4387" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:391  %trunc_ln41_55 = trunc i64 %b_buff_load_27 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_55"/></StgValue>
</operation>

<operation id="4388" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:394  %b_buff_load_28 = load i64* %b_buff_addr_128, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_28"/></StgValue>
</operation>

<operation id="4389" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:398  %b_buff_load_29 = load i64* %b_buff_addr_129, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_29"/></StgValue>
</operation>

<operation id="4390" st_id="121" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:555  %mul_ln41_74 = mul nsw i32 %tmp_205, %tmp_204

]]></Node>
<StgValue><ssdm name="mul_ln41_74"/></StgValue>
</operation>

<operation id="4391" st_id="121" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:558  %mul_ln41_75 = mul nsw i32 %tmp_207, %tmp_206

]]></Node>
<StgValue><ssdm name="mul_ln41_75"/></StgValue>
</operation>

<operation id="4392" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4020" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:560  %tmp_209 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_26, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="4393" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4023" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:563  %tmp_211 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_27, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="4394" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:649  %add_ln41_18 = add i32 %mul_ln41_22, %mul_ln41_21

]]></Node>
<StgValue><ssdm name="add_ln41_18"/></StgValue>
</operation>

<operation id="4395" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:698  %add_ln41_67 = add i32 %mul_ln41_72, %mul_ln41_71

]]></Node>
<StgValue><ssdm name="add_ln41_67"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="4396" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_2:211  %add_ln41_128 = add i12 -1096, %zext_ln41_4

]]></Node>
<StgValue><ssdm name="add_ln41_128"/></StgValue>
</operation>

<operation id="4397" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3672" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:212  %zext_ln41_38 = zext i12 %add_ln41_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_38"/></StgValue>
</operation>

<operation id="4398" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3673" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:213  %b_buff_addr_130 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_38

]]></Node>
<StgValue><ssdm name="b_buff_addr_130"/></StgValue>
</operation>

<operation id="4399" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:214  %add_ln41_129 = add i11 -996, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_129"/></StgValue>
</operation>

<operation id="4400" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3675" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2:215  %sext_ln41_5 = sext i11 %add_ln41_129 to i12

]]></Node>
<StgValue><ssdm name="sext_ln41_5"/></StgValue>
</operation>

<operation id="4401" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3676" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:216  %zext_ln41_39 = zext i12 %sext_ln41_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_39"/></StgValue>
</operation>

<operation id="4402" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3677" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:217  %b_buff_addr_131 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_39

]]></Node>
<StgValue><ssdm name="b_buff_addr_131"/></StgValue>
</operation>

<operation id="4403" st_id="122" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:388  %mul_ln41_26 = mul nsw i32 %trunc_ln41_53, %trunc_ln41_52

]]></Node>
<StgValue><ssdm name="mul_ln41_26"/></StgValue>
</operation>

<operation id="4404" st_id="122" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:392  %mul_ln41_27 = mul nsw i32 %trunc_ln41_55, %trunc_ln41_54

]]></Node>
<StgValue><ssdm name="mul_ln41_27"/></StgValue>
</operation>

<operation id="4405" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:394  %b_buff_load_28 = load i64* %b_buff_addr_128, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_28"/></StgValue>
</operation>

<operation id="4406" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:395  %trunc_ln41_57 = trunc i64 %b_buff_load_28 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_57"/></StgValue>
</operation>

<operation id="4407" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3858" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:398  %b_buff_load_29 = load i64* %b_buff_addr_129, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_29"/></StgValue>
</operation>

<operation id="4408" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:399  %trunc_ln41_59 = trunc i64 %b_buff_load_29 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_59"/></StgValue>
</operation>

<operation id="4409" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:402  %b_buff_load_30 = load i64* %b_buff_addr_130, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_30"/></StgValue>
</operation>

<operation id="4410" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:406  %b_buff_load_31 = load i64* %b_buff_addr_131, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_31"/></StgValue>
</operation>

<operation id="4411" st_id="122" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:561  %mul_ln41_76 = mul nsw i32 %tmp_209, %tmp_208

]]></Node>
<StgValue><ssdm name="mul_ln41_76"/></StgValue>
</operation>

<operation id="4412" st_id="122" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:564  %mul_ln41_77 = mul nsw i32 %tmp_211, %tmp_210

]]></Node>
<StgValue><ssdm name="mul_ln41_77"/></StgValue>
</operation>

<operation id="4413" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4026" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:566  %tmp_213 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_28, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="4414" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:569  %tmp_215 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_29, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="4415" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:650  %add_ln41_19 = add i32 %mul_ln41_24, %mul_ln41_23

]]></Node>
<StgValue><ssdm name="add_ln41_19"/></StgValue>
</operation>

<operation id="4416" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:651  %add_ln41_20 = add i32 %add_ln41_18, %add_ln41_19

]]></Node>
<StgValue><ssdm name="add_ln41_20"/></StgValue>
</operation>

<operation id="4417" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:652  %add_ln41_21 = add i32 %add_ln41_17, %add_ln41_20

]]></Node>
<StgValue><ssdm name="add_ln41_21"/></StgValue>
</operation>

<operation id="4418" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:699  %add_ln41_68 = add i32 %mul_ln41_74, %mul_ln41_73

]]></Node>
<StgValue><ssdm name="add_ln41_68"/></StgValue>
</operation>

<operation id="4419" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:700  %add_ln41_69 = add i32 %add_ln41_67, %add_ln41_68

]]></Node>
<StgValue><ssdm name="add_ln41_69"/></StgValue>
</operation>

<operation id="4420" st_id="122" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:701  %add_ln41_70 = add i32 %add_ln41_66, %add_ln41_69

]]></Node>
<StgValue><ssdm name="add_ln41_70"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="4421" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3678" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
hls_label_2:218  %tmp_155 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 25, i7 %select_ln41)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="4422" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3679" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:219  %b_buff_addr_132 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="b_buff_addr_132"/></StgValue>
</operation>

<operation id="4423" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3680" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:220  %add_ln41_130 = add i11 -796, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_130"/></StgValue>
</operation>

<operation id="4424" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3681" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2:221  %sext_ln41_6 = sext i11 %add_ln41_130 to i12

]]></Node>
<StgValue><ssdm name="sext_ln41_6"/></StgValue>
</operation>

<operation id="4425" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3682" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:222  %zext_ln41_40 = zext i12 %sext_ln41_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_40"/></StgValue>
</operation>

<operation id="4426" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3683" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:223  %b_buff_addr_133 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_40

]]></Node>
<StgValue><ssdm name="b_buff_addr_133"/></StgValue>
</operation>

<operation id="4427" st_id="123" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:396  %mul_ln41_28 = mul nsw i32 %trunc_ln41_57, %trunc_ln41_56

]]></Node>
<StgValue><ssdm name="mul_ln41_28"/></StgValue>
</operation>

<operation id="4428" st_id="123" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:400  %mul_ln41_29 = mul nsw i32 %trunc_ln41_59, %trunc_ln41_58

]]></Node>
<StgValue><ssdm name="mul_ln41_29"/></StgValue>
</operation>

<operation id="4429" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3862" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:402  %b_buff_load_30 = load i64* %b_buff_addr_130, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_30"/></StgValue>
</operation>

<operation id="4430" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:403  %trunc_ln41_61 = trunc i64 %b_buff_load_30 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_61"/></StgValue>
</operation>

<operation id="4431" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:406  %b_buff_load_31 = load i64* %b_buff_addr_131, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_31"/></StgValue>
</operation>

<operation id="4432" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3867" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:407  %trunc_ln41_63 = trunc i64 %b_buff_load_31 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_63"/></StgValue>
</operation>

<operation id="4433" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:410  %b_buff_load_32 = load i64* %b_buff_addr_132, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_32"/></StgValue>
</operation>

<operation id="4434" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:414  %b_buff_load_33 = load i64* %b_buff_addr_133, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_33"/></StgValue>
</operation>

<operation id="4435" st_id="123" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:567  %mul_ln41_78 = mul nsw i32 %tmp_213, %tmp_212

]]></Node>
<StgValue><ssdm name="mul_ln41_78"/></StgValue>
</operation>

<operation id="4436" st_id="123" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:570  %mul_ln41_79 = mul nsw i32 %tmp_215, %tmp_214

]]></Node>
<StgValue><ssdm name="mul_ln41_79"/></StgValue>
</operation>

<operation id="4437" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4032" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:572  %tmp_217 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_30, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="4438" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4035" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:575  %tmp_219 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_31, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="4439" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:653  %add_ln41_22 = add i32 %add_ln41_15, %add_ln41_21

]]></Node>
<StgValue><ssdm name="add_ln41_22"/></StgValue>
</operation>

<operation id="4440" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:654  %add_ln41_23 = add i32 %add_ln41_10, %add_ln41_22

]]></Node>
<StgValue><ssdm name="add_ln41_23"/></StgValue>
</operation>

<operation id="4441" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:655  %add_ln41_24 = add i32 %mul_ln41_27, %mul_ln41_26

]]></Node>
<StgValue><ssdm name="add_ln41_24"/></StgValue>
</operation>

<operation id="4442" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:656  %add_ln41_25 = add i32 %mul_ln41_25, %add_ln41_24

]]></Node>
<StgValue><ssdm name="add_ln41_25"/></StgValue>
</operation>

<operation id="4443" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:702  %add_ln41_71 = add i32 %add_ln41_64, %add_ln41_70

]]></Node>
<StgValue><ssdm name="add_ln41_71"/></StgValue>
</operation>

<operation id="4444" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:703  %add_ln41_72 = add i32 %add_ln41_59, %add_ln41_71

]]></Node>
<StgValue><ssdm name="add_ln41_72"/></StgValue>
</operation>

<operation id="4445" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:704  %add_ln41_73 = add i32 %mul_ln41_77, %mul_ln41_76

]]></Node>
<StgValue><ssdm name="add_ln41_73"/></StgValue>
</operation>

<operation id="4446" st_id="123" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:705  %add_ln41_74 = add i32 %mul_ln41_75, %add_ln41_73

]]></Node>
<StgValue><ssdm name="add_ln41_74"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="4447" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3684" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:224  %add_ln41_131 = add i11 -696, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_131"/></StgValue>
</operation>

<operation id="4448" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3685" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2:225  %sext_ln41_7 = sext i11 %add_ln41_131 to i12

]]></Node>
<StgValue><ssdm name="sext_ln41_7"/></StgValue>
</operation>

<operation id="4449" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3686" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:226  %zext_ln41_41 = zext i12 %sext_ln41_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_41"/></StgValue>
</operation>

<operation id="4450" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:227  %b_buff_addr_134 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_41

]]></Node>
<StgValue><ssdm name="b_buff_addr_134"/></StgValue>
</operation>

<operation id="4451" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:228  %add_ln41_132 = add i11 -596, %zext_ln41_7

]]></Node>
<StgValue><ssdm name="add_ln41_132"/></StgValue>
</operation>

<operation id="4452" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="12" op_0_bw="11">
<![CDATA[
hls_label_2:229  %sext_ln41_8 = sext i11 %add_ln41_132 to i12

]]></Node>
<StgValue><ssdm name="sext_ln41_8"/></StgValue>
</operation>

<operation id="4453" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:230  %zext_ln41_42 = zext i12 %sext_ln41_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_42"/></StgValue>
</operation>

<operation id="4454" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:231  %b_buff_addr_135 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_42

]]></Node>
<StgValue><ssdm name="b_buff_addr_135"/></StgValue>
</operation>

<operation id="4455" st_id="124" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:404  %mul_ln41_30 = mul nsw i32 %trunc_ln41_61, %trunc_ln41_60

]]></Node>
<StgValue><ssdm name="mul_ln41_30"/></StgValue>
</operation>

<operation id="4456" st_id="124" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:408  %mul_ln41_31 = mul nsw i32 %trunc_ln41_63, %trunc_ln41_62

]]></Node>
<StgValue><ssdm name="mul_ln41_31"/></StgValue>
</operation>

<operation id="4457" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3870" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:410  %b_buff_load_32 = load i64* %b_buff_addr_132, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_32"/></StgValue>
</operation>

<operation id="4458" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3871" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:411  %trunc_ln41_65 = trunc i64 %b_buff_load_32 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_65"/></StgValue>
</operation>

<operation id="4459" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3874" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:414  %b_buff_load_33 = load i64* %b_buff_addr_133, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_33"/></StgValue>
</operation>

<operation id="4460" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3875" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:415  %trunc_ln41_67 = trunc i64 %b_buff_load_33 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_67"/></StgValue>
</operation>

<operation id="4461" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:418  %b_buff_load_34 = load i64* %b_buff_addr_134, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_34"/></StgValue>
</operation>

<operation id="4462" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:422  %b_buff_load_35 = load i64* %b_buff_addr_135, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_35"/></StgValue>
</operation>

<operation id="4463" st_id="124" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:573  %mul_ln41_80 = mul nsw i32 %tmp_217, %tmp_216

]]></Node>
<StgValue><ssdm name="mul_ln41_80"/></StgValue>
</operation>

<operation id="4464" st_id="124" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:576  %mul_ln41_81 = mul nsw i32 %tmp_219, %tmp_218

]]></Node>
<StgValue><ssdm name="mul_ln41_81"/></StgValue>
</operation>

<operation id="4465" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:578  %tmp_221 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_32, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="4466" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:581  %tmp_223 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_33, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="4467" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:232  %add_ln41_133 = add i10 -496, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_133"/></StgValue>
</operation>

<operation id="4468" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="12" op_0_bw="10">
<![CDATA[
hls_label_2:233  %sext_ln41_9 = sext i10 %add_ln41_133 to i12

]]></Node>
<StgValue><ssdm name="sext_ln41_9"/></StgValue>
</operation>

<operation id="4469" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3694" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:234  %zext_ln41_43 = zext i12 %sext_ln41_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_43"/></StgValue>
</operation>

<operation id="4470" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3695" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:235  %b_buff_addr_136 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_43

]]></Node>
<StgValue><ssdm name="b_buff_addr_136"/></StgValue>
</operation>

<operation id="4471" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3696" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:236  %add_ln41_134 = add i10 -396, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_134"/></StgValue>
</operation>

<operation id="4472" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3697" bw="12" op_0_bw="10">
<![CDATA[
hls_label_2:237  %sext_ln41_10 = sext i10 %add_ln41_134 to i12

]]></Node>
<StgValue><ssdm name="sext_ln41_10"/></StgValue>
</operation>

<operation id="4473" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3698" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:238  %zext_ln41_44 = zext i12 %sext_ln41_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_44"/></StgValue>
</operation>

<operation id="4474" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3699" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:239  %b_buff_addr_137 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_44

]]></Node>
<StgValue><ssdm name="b_buff_addr_137"/></StgValue>
</operation>

<operation id="4475" st_id="125" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:412  %mul_ln41_32 = mul nsw i32 %trunc_ln41_65, %trunc_ln41_64

]]></Node>
<StgValue><ssdm name="mul_ln41_32"/></StgValue>
</operation>

<operation id="4476" st_id="125" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:416  %mul_ln41_33 = mul nsw i32 %trunc_ln41_67, %trunc_ln41_66

]]></Node>
<StgValue><ssdm name="mul_ln41_33"/></StgValue>
</operation>

<operation id="4477" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3878" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:418  %b_buff_load_34 = load i64* %b_buff_addr_134, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_34"/></StgValue>
</operation>

<operation id="4478" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:419  %trunc_ln41_69 = trunc i64 %b_buff_load_34 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_69"/></StgValue>
</operation>

<operation id="4479" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:422  %b_buff_load_35 = load i64* %b_buff_addr_135, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_35"/></StgValue>
</operation>

<operation id="4480" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:423  %trunc_ln41_71 = trunc i64 %b_buff_load_35 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_71"/></StgValue>
</operation>

<operation id="4481" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:426  %b_buff_load_36 = load i64* %b_buff_addr_136, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_36"/></StgValue>
</operation>

<operation id="4482" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:430  %b_buff_load_37 = load i64* %b_buff_addr_137, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_37"/></StgValue>
</operation>

<operation id="4483" st_id="125" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:579  %mul_ln41_82 = mul nsw i32 %tmp_221, %tmp_220

]]></Node>
<StgValue><ssdm name="mul_ln41_82"/></StgValue>
</operation>

<operation id="4484" st_id="125" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:582  %mul_ln41_83 = mul nsw i32 %tmp_223, %tmp_222

]]></Node>
<StgValue><ssdm name="mul_ln41_83"/></StgValue>
</operation>

<operation id="4485" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4044" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:584  %tmp_225 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_34, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="4486" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4047" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:587  %tmp_227 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_35, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="4487" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:657  %add_ln41_26 = add i32 %mul_ln41_30, %mul_ln41_29

]]></Node>
<StgValue><ssdm name="add_ln41_26"/></StgValue>
</operation>

<operation id="4488" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:658  %add_ln41_27 = add i32 %mul_ln41_28, %add_ln41_26

]]></Node>
<StgValue><ssdm name="add_ln41_27"/></StgValue>
</operation>

<operation id="4489" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:659  %add_ln41_28 = add i32 %add_ln41_25, %add_ln41_27

]]></Node>
<StgValue><ssdm name="add_ln41_28"/></StgValue>
</operation>

<operation id="4490" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:706  %add_ln41_75 = add i32 %mul_ln41_80, %mul_ln41_79

]]></Node>
<StgValue><ssdm name="add_ln41_75"/></StgValue>
</operation>

<operation id="4491" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:707  %add_ln41_76 = add i32 %mul_ln41_78, %add_ln41_75

]]></Node>
<StgValue><ssdm name="add_ln41_76"/></StgValue>
</operation>

<operation id="4492" st_id="125" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:708  %add_ln41_77 = add i32 %add_ln41_74, %add_ln41_76

]]></Node>
<StgValue><ssdm name="add_ln41_77"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="4493" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3700" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_2:240  %add_ln41_135 = add i10 -296, %zext_ln41_6

]]></Node>
<StgValue><ssdm name="add_ln41_135"/></StgValue>
</operation>

<operation id="4494" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3701" bw="12" op_0_bw="10">
<![CDATA[
hls_label_2:241  %sext_ln41_11 = sext i10 %add_ln41_135 to i12

]]></Node>
<StgValue><ssdm name="sext_ln41_11"/></StgValue>
</operation>

<operation id="4495" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:242  %zext_ln41_45 = zext i12 %sext_ln41_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_45"/></StgValue>
</operation>

<operation id="4496" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:243  %b_buff_addr_138 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_45

]]></Node>
<StgValue><ssdm name="b_buff_addr_138"/></StgValue>
</operation>

<operation id="4497" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2:244  %add_ln41_136 = add i9 -196, %zext_ln41_5

]]></Node>
<StgValue><ssdm name="add_ln41_136"/></StgValue>
</operation>

<operation id="4498" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="12" op_0_bw="9">
<![CDATA[
hls_label_2:245  %sext_ln41_12 = sext i9 %add_ln41_136 to i12

]]></Node>
<StgValue><ssdm name="sext_ln41_12"/></StgValue>
</operation>

<operation id="4499" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="64" op_0_bw="12">
<![CDATA[
hls_label_2:246  %zext_ln41_46 = zext i12 %sext_ln41_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_46"/></StgValue>
</operation>

<operation id="4500" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:247  %b_buff_addr_139 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_46

]]></Node>
<StgValue><ssdm name="b_buff_addr_139"/></StgValue>
</operation>

<operation id="4501" st_id="126" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:420  %mul_ln41_34 = mul nsw i32 %trunc_ln41_69, %trunc_ln41_68

]]></Node>
<StgValue><ssdm name="mul_ln41_34"/></StgValue>
</operation>

<operation id="4502" st_id="126" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:424  %mul_ln41_35 = mul nsw i32 %trunc_ln41_71, %trunc_ln41_70

]]></Node>
<StgValue><ssdm name="mul_ln41_35"/></StgValue>
</operation>

<operation id="4503" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:426  %b_buff_load_36 = load i64* %b_buff_addr_136, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_36"/></StgValue>
</operation>

<operation id="4504" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:427  %trunc_ln41_73 = trunc i64 %b_buff_load_36 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_73"/></StgValue>
</operation>

<operation id="4505" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3890" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:430  %b_buff_load_37 = load i64* %b_buff_addr_137, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_37"/></StgValue>
</operation>

<operation id="4506" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:431  %trunc_ln41_75 = trunc i64 %b_buff_load_37 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_75"/></StgValue>
</operation>

<operation id="4507" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:434  %b_buff_load_38 = load i64* %b_buff_addr_138, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_38"/></StgValue>
</operation>

<operation id="4508" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:438  %b_buff_load_39 = load i64* %b_buff_addr_139, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_39"/></StgValue>
</operation>

<operation id="4509" st_id="126" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:585  %mul_ln41_84 = mul nsw i32 %tmp_225, %tmp_224

]]></Node>
<StgValue><ssdm name="mul_ln41_84"/></StgValue>
</operation>

<operation id="4510" st_id="126" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:588  %mul_ln41_85 = mul nsw i32 %tmp_227, %tmp_226

]]></Node>
<StgValue><ssdm name="mul_ln41_85"/></StgValue>
</operation>

<operation id="4511" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4050" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:590  %tmp_229 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_36, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="4512" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4053" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:593  %tmp_231 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_37, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="4513" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:660  %add_ln41_29 = add i32 %mul_ln41_33, %mul_ln41_32

]]></Node>
<StgValue><ssdm name="add_ln41_29"/></StgValue>
</operation>

<operation id="4514" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:661  %add_ln41_30 = add i32 %mul_ln41_31, %add_ln41_29

]]></Node>
<StgValue><ssdm name="add_ln41_30"/></StgValue>
</operation>

<operation id="4515" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:709  %add_ln41_78 = add i32 %mul_ln41_83, %mul_ln41_82

]]></Node>
<StgValue><ssdm name="add_ln41_78"/></StgValue>
</operation>

<operation id="4516" st_id="126" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:710  %add_ln41_79 = add i32 %mul_ln41_81, %add_ln41_78

]]></Node>
<StgValue><ssdm name="add_ln41_79"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="4517" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="13" op_0_bw="7">
<![CDATA[
hls_label_2:112  %zext_ln41_3 = zext i7 %select_ln41 to i13

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="4518" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:248  %add_ln41_137 = add i13 4000, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_137"/></StgValue>
</operation>

<operation id="4519" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:249  %zext_ln41_47 = zext i13 %add_ln41_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_47"/></StgValue>
</operation>

<operation id="4520" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:250  %b_buff_addr_140 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_47

]]></Node>
<StgValue><ssdm name="b_buff_addr_140"/></StgValue>
</operation>

<operation id="4521" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:251  %add_ln41_138 = add i13 -4092, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_138"/></StgValue>
</operation>

<operation id="4522" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:252  %zext_ln41_48 = zext i13 %add_ln41_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_48"/></StgValue>
</operation>

<operation id="4523" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:253  %b_buff_addr_141 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_48

]]></Node>
<StgValue><ssdm name="b_buff_addr_141"/></StgValue>
</operation>

<operation id="4524" st_id="127" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:428  %mul_ln41_36 = mul nsw i32 %trunc_ln41_73, %trunc_ln41_72

]]></Node>
<StgValue><ssdm name="mul_ln41_36"/></StgValue>
</operation>

<operation id="4525" st_id="127" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:432  %mul_ln41_37 = mul nsw i32 %trunc_ln41_75, %trunc_ln41_74

]]></Node>
<StgValue><ssdm name="mul_ln41_37"/></StgValue>
</operation>

<operation id="4526" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3894" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:434  %b_buff_load_38 = load i64* %b_buff_addr_138, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_38"/></StgValue>
</operation>

<operation id="4527" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3895" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:435  %trunc_ln41_77 = trunc i64 %b_buff_load_38 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_77"/></StgValue>
</operation>

<operation id="4528" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:438  %b_buff_load_39 = load i64* %b_buff_addr_139, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_39"/></StgValue>
</operation>

<operation id="4529" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:439  %trunc_ln41_79 = trunc i64 %b_buff_load_39 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_79"/></StgValue>
</operation>

<operation id="4530" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:442  %b_buff_load_40 = load i64* %b_buff_addr_140, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_40"/></StgValue>
</operation>

<operation id="4531" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:446  %b_buff_load_41 = load i64* %b_buff_addr_141, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_41"/></StgValue>
</operation>

<operation id="4532" st_id="127" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:591  %mul_ln41_86 = mul nsw i32 %tmp_229, %tmp_228

]]></Node>
<StgValue><ssdm name="mul_ln41_86"/></StgValue>
</operation>

<operation id="4533" st_id="127" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:594  %mul_ln41_87 = mul nsw i32 %tmp_231, %tmp_230

]]></Node>
<StgValue><ssdm name="mul_ln41_87"/></StgValue>
</operation>

<operation id="4534" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4056" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:596  %tmp_233 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_38, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="4535" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:599  %tmp_235 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_39, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="4536" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:254  %add_ln41_139 = add i13 -3992, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_139"/></StgValue>
</operation>

<operation id="4537" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:255  %zext_ln41_49 = zext i13 %add_ln41_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_49"/></StgValue>
</operation>

<operation id="4538" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:256  %b_buff_addr_142 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_49

]]></Node>
<StgValue><ssdm name="b_buff_addr_142"/></StgValue>
</operation>

<operation id="4539" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:257  %add_ln41_140 = add i13 -3892, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_140"/></StgValue>
</operation>

<operation id="4540" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:258  %zext_ln41_50 = zext i13 %add_ln41_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_50"/></StgValue>
</operation>

<operation id="4541" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:259  %b_buff_addr_143 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_50

]]></Node>
<StgValue><ssdm name="b_buff_addr_143"/></StgValue>
</operation>

<operation id="4542" st_id="128" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:436  %mul_ln41_38 = mul nsw i32 %trunc_ln41_77, %trunc_ln41_76

]]></Node>
<StgValue><ssdm name="mul_ln41_38"/></StgValue>
</operation>

<operation id="4543" st_id="128" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:440  %mul_ln41_39 = mul nsw i32 %trunc_ln41_79, %trunc_ln41_78

]]></Node>
<StgValue><ssdm name="mul_ln41_39"/></StgValue>
</operation>

<operation id="4544" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:442  %b_buff_load_40 = load i64* %b_buff_addr_140, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_40"/></StgValue>
</operation>

<operation id="4545" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:443  %trunc_ln41_81 = trunc i64 %b_buff_load_40 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_81"/></StgValue>
</operation>

<operation id="4546" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:446  %b_buff_load_41 = load i64* %b_buff_addr_141, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_41"/></StgValue>
</operation>

<operation id="4547" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:447  %trunc_ln41_83 = trunc i64 %b_buff_load_41 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_83"/></StgValue>
</operation>

<operation id="4548" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:450  %b_buff_load_42 = load i64* %b_buff_addr_142, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_42"/></StgValue>
</operation>

<operation id="4549" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:454  %b_buff_load_43 = load i64* %b_buff_addr_143, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_43"/></StgValue>
</operation>

<operation id="4550" st_id="128" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:597  %mul_ln41_88 = mul nsw i32 %tmp_233, %tmp_232

]]></Node>
<StgValue><ssdm name="mul_ln41_88"/></StgValue>
</operation>

<operation id="4551" st_id="128" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:600  %mul_ln41_89 = mul nsw i32 %tmp_235, %tmp_234

]]></Node>
<StgValue><ssdm name="mul_ln41_89"/></StgValue>
</operation>

<operation id="4552" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4062" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:602  %tmp_237 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_40, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="4553" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:605  %tmp_239 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_41, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="4554" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:662  %add_ln41_31 = add i32 %mul_ln41_36, %mul_ln41_35

]]></Node>
<StgValue><ssdm name="add_ln41_31"/></StgValue>
</operation>

<operation id="4555" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:663  %add_ln41_32 = add i32 %mul_ln41_34, %add_ln41_31

]]></Node>
<StgValue><ssdm name="add_ln41_32"/></StgValue>
</operation>

<operation id="4556" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:664  %add_ln41_33 = add i32 %add_ln41_30, %add_ln41_32

]]></Node>
<StgValue><ssdm name="add_ln41_33"/></StgValue>
</operation>

<operation id="4557" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:665  %add_ln41_34 = add i32 %add_ln41_28, %add_ln41_33

]]></Node>
<StgValue><ssdm name="add_ln41_34"/></StgValue>
</operation>

<operation id="4558" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:711  %add_ln41_80 = add i32 %mul_ln41_86, %mul_ln41_85

]]></Node>
<StgValue><ssdm name="add_ln41_80"/></StgValue>
</operation>

<operation id="4559" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:712  %add_ln41_81 = add i32 %mul_ln41_84, %add_ln41_80

]]></Node>
<StgValue><ssdm name="add_ln41_81"/></StgValue>
</operation>

<operation id="4560" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:713  %add_ln41_82 = add i32 %add_ln41_79, %add_ln41_81

]]></Node>
<StgValue><ssdm name="add_ln41_82"/></StgValue>
</operation>

<operation id="4561" st_id="128" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:714  %add_ln41_83 = add i32 %add_ln41_77, %add_ln41_82

]]></Node>
<StgValue><ssdm name="add_ln41_83"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="4562" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:260  %add_ln41_141 = add i13 -3792, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_141"/></StgValue>
</operation>

<operation id="4563" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:261  %zext_ln41_51 = zext i13 %add_ln41_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_51"/></StgValue>
</operation>

<operation id="4564" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:262  %b_buff_addr_144 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_51

]]></Node>
<StgValue><ssdm name="b_buff_addr_144"/></StgValue>
</operation>

<operation id="4565" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:263  %add_ln41_142 = add i13 -3692, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_142"/></StgValue>
</operation>

<operation id="4566" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:264  %zext_ln41_52 = zext i13 %add_ln41_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_52"/></StgValue>
</operation>

<operation id="4567" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:265  %b_buff_addr_145 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_52

]]></Node>
<StgValue><ssdm name="b_buff_addr_145"/></StgValue>
</operation>

<operation id="4568" st_id="129" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:444  %mul_ln41_40 = mul nsw i32 %trunc_ln41_81, %trunc_ln41_80

]]></Node>
<StgValue><ssdm name="mul_ln41_40"/></StgValue>
</operation>

<operation id="4569" st_id="129" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:448  %mul_ln41_41 = mul nsw i32 %trunc_ln41_83, %trunc_ln41_82

]]></Node>
<StgValue><ssdm name="mul_ln41_41"/></StgValue>
</operation>

<operation id="4570" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:450  %b_buff_load_42 = load i64* %b_buff_addr_142, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_42"/></StgValue>
</operation>

<operation id="4571" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:451  %trunc_ln41_85 = trunc i64 %b_buff_load_42 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_85"/></StgValue>
</operation>

<operation id="4572" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:454  %b_buff_load_43 = load i64* %b_buff_addr_143, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_43"/></StgValue>
</operation>

<operation id="4573" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:455  %trunc_ln41_87 = trunc i64 %b_buff_load_43 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_87"/></StgValue>
</operation>

<operation id="4574" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:458  %b_buff_load_44 = load i64* %b_buff_addr_144, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_44"/></StgValue>
</operation>

<operation id="4575" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:462  %b_buff_load_45 = load i64* %b_buff_addr_145, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_45"/></StgValue>
</operation>

<operation id="4576" st_id="129" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:603  %mul_ln41_90 = mul nsw i32 %tmp_237, %tmp_236

]]></Node>
<StgValue><ssdm name="mul_ln41_90"/></StgValue>
</operation>

<operation id="4577" st_id="129" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:606  %mul_ln41_91 = mul nsw i32 %tmp_239, %tmp_238

]]></Node>
<StgValue><ssdm name="mul_ln41_91"/></StgValue>
</operation>

<operation id="4578" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4068" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:608  %tmp_241 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_42, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="4579" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4071" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:611  %tmp_243 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_43, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="4580" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:666  %add_ln41_35 = add i32 %mul_ln41_39, %mul_ln41_38

]]></Node>
<StgValue><ssdm name="add_ln41_35"/></StgValue>
</operation>

<operation id="4581" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:667  %add_ln41_36 = add i32 %mul_ln41_37, %add_ln41_35

]]></Node>
<StgValue><ssdm name="add_ln41_36"/></StgValue>
</operation>

<operation id="4582" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:715  %add_ln41_84 = add i32 %mul_ln41_89, %mul_ln41_88

]]></Node>
<StgValue><ssdm name="add_ln41_84"/></StgValue>
</operation>

<operation id="4583" st_id="129" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:716  %add_ln41_85 = add i32 %mul_ln41_87, %add_ln41_84

]]></Node>
<StgValue><ssdm name="add_ln41_85"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="4584" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:266  %add_ln41_143 = add i13 -3592, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_143"/></StgValue>
</operation>

<operation id="4585" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3727" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:267  %zext_ln41_53 = zext i13 %add_ln41_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_53"/></StgValue>
</operation>

<operation id="4586" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3728" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:268  %b_buff_addr_146 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_53

]]></Node>
<StgValue><ssdm name="b_buff_addr_146"/></StgValue>
</operation>

<operation id="4587" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3729" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:269  %add_ln41_144 = add i13 -3492, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_144"/></StgValue>
</operation>

<operation id="4588" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3730" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:270  %zext_ln41_54 = zext i13 %add_ln41_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_54"/></StgValue>
</operation>

<operation id="4589" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3731" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:271  %b_buff_addr_147 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_54

]]></Node>
<StgValue><ssdm name="b_buff_addr_147"/></StgValue>
</operation>

<operation id="4590" st_id="130" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:452  %mul_ln41_42 = mul nsw i32 %trunc_ln41_85, %trunc_ln41_84

]]></Node>
<StgValue><ssdm name="mul_ln41_42"/></StgValue>
</operation>

<operation id="4591" st_id="130" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:456  %mul_ln41_43 = mul nsw i32 %trunc_ln41_87, %trunc_ln41_86

]]></Node>
<StgValue><ssdm name="mul_ln41_43"/></StgValue>
</operation>

<operation id="4592" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:458  %b_buff_load_44 = load i64* %b_buff_addr_144, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_44"/></StgValue>
</operation>

<operation id="4593" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:459  %trunc_ln41_89 = trunc i64 %b_buff_load_44 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_89"/></StgValue>
</operation>

<operation id="4594" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3922" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:462  %b_buff_load_45 = load i64* %b_buff_addr_145, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_45"/></StgValue>
</operation>

<operation id="4595" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3923" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:463  %trunc_ln41_91 = trunc i64 %b_buff_load_45 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_91"/></StgValue>
</operation>

<operation id="4596" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:466  %b_buff_load_46 = load i64* %b_buff_addr_146, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_46"/></StgValue>
</operation>

<operation id="4597" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:470  %b_buff_load_47 = load i64* %b_buff_addr_147, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_47"/></StgValue>
</operation>

<operation id="4598" st_id="130" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:609  %mul_ln41_92 = mul nsw i32 %tmp_241, %tmp_240

]]></Node>
<StgValue><ssdm name="mul_ln41_92"/></StgValue>
</operation>

<operation id="4599" st_id="130" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:612  %mul_ln41_93 = mul nsw i32 %tmp_243, %tmp_242

]]></Node>
<StgValue><ssdm name="mul_ln41_93"/></StgValue>
</operation>

<operation id="4600" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4074" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:614  %tmp_245 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_44, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="4601" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4077" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:617  %tmp_247 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_45, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="4602" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3732" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:272  %add_ln41_145 = add i13 -3392, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_145"/></StgValue>
</operation>

<operation id="4603" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:273  %zext_ln41_55 = zext i13 %add_ln41_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_55"/></StgValue>
</operation>

<operation id="4604" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3734" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:274  %b_buff_addr_148 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_55

]]></Node>
<StgValue><ssdm name="b_buff_addr_148"/></StgValue>
</operation>

<operation id="4605" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3735" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2:275  %add_ln41_146 = add i13 -3292, %zext_ln41_3

]]></Node>
<StgValue><ssdm name="add_ln41_146"/></StgValue>
</operation>

<operation id="4606" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:276  %zext_ln41_56 = zext i13 %add_ln41_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_56"/></StgValue>
</operation>

<operation id="4607" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3737" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:277  %b_buff_addr_149 = getelementptr [5000 x i64]* %b_buff, i64 0, i64 %zext_ln41_56

]]></Node>
<StgValue><ssdm name="b_buff_addr_149"/></StgValue>
</operation>

<operation id="4608" st_id="131" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:460  %mul_ln41_44 = mul nsw i32 %trunc_ln41_89, %trunc_ln41_88

]]></Node>
<StgValue><ssdm name="mul_ln41_44"/></StgValue>
</operation>

<operation id="4609" st_id="131" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:464  %mul_ln41_45 = mul nsw i32 %trunc_ln41_91, %trunc_ln41_90

]]></Node>
<StgValue><ssdm name="mul_ln41_45"/></StgValue>
</operation>

<operation id="4610" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3926" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:466  %b_buff_load_46 = load i64* %b_buff_addr_146, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_46"/></StgValue>
</operation>

<operation id="4611" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3927" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:467  %trunc_ln41_93 = trunc i64 %b_buff_load_46 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_93"/></StgValue>
</operation>

<operation id="4612" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:470  %b_buff_load_47 = load i64* %b_buff_addr_147, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_47"/></StgValue>
</operation>

<operation id="4613" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3931" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:471  %trunc_ln41_95 = trunc i64 %b_buff_load_47 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_95"/></StgValue>
</operation>

<operation id="4614" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:474  %b_buff_load_48 = load i64* %b_buff_addr_148, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_48"/></StgValue>
</operation>

<operation id="4615" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:478  %b_buff_load_49 = load i64* %b_buff_addr_149, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_49"/></StgValue>
</operation>

<operation id="4616" st_id="131" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:615  %mul_ln41_94 = mul nsw i32 %tmp_245, %tmp_244

]]></Node>
<StgValue><ssdm name="mul_ln41_94"/></StgValue>
</operation>

<operation id="4617" st_id="131" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:618  %mul_ln41_95 = mul nsw i32 %tmp_247, %tmp_246

]]></Node>
<StgValue><ssdm name="mul_ln41_95"/></StgValue>
</operation>

<operation id="4618" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4080" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:620  %tmp_249 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_46, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="4619" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4083" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:623  %tmp_251 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_47, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="4620" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:668  %add_ln41_37 = add i32 %mul_ln41_42, %mul_ln41_41

]]></Node>
<StgValue><ssdm name="add_ln41_37"/></StgValue>
</operation>

<operation id="4621" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:669  %add_ln41_38 = add i32 %mul_ln41_40, %add_ln41_37

]]></Node>
<StgValue><ssdm name="add_ln41_38"/></StgValue>
</operation>

<operation id="4622" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:670  %add_ln41_39 = add i32 %add_ln41_36, %add_ln41_38

]]></Node>
<StgValue><ssdm name="add_ln41_39"/></StgValue>
</operation>

<operation id="4623" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:717  %add_ln41_86 = add i32 %mul_ln41_92, %mul_ln41_91

]]></Node>
<StgValue><ssdm name="add_ln41_86"/></StgValue>
</operation>

<operation id="4624" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:718  %add_ln41_87 = add i32 %mul_ln41_90, %add_ln41_86

]]></Node>
<StgValue><ssdm name="add_ln41_87"/></StgValue>
</operation>

<operation id="4625" st_id="131" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:719  %add_ln41_88 = add i32 %add_ln41_85, %add_ln41_87

]]></Node>
<StgValue><ssdm name="add_ln41_88"/></StgValue>
</operation>

<operation id="4626" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4192" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:732  %o = add i7 1, %select_ln41

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="4627" st_id="132" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:468  %mul_ln41_46 = mul nsw i32 %trunc_ln41_93, %trunc_ln41_92

]]></Node>
<StgValue><ssdm name="mul_ln41_46"/></StgValue>
</operation>

<operation id="4628" st_id="132" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:472  %mul_ln41_47 = mul nsw i32 %trunc_ln41_95, %trunc_ln41_94

]]></Node>
<StgValue><ssdm name="mul_ln41_47"/></StgValue>
</operation>

<operation id="4629" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3934" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:474  %b_buff_load_48 = load i64* %b_buff_addr_148, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_48"/></StgValue>
</operation>

<operation id="4630" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3935" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:475  %trunc_ln41_97 = trunc i64 %b_buff_load_48 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_97"/></StgValue>
</operation>

<operation id="4631" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3938" bw="64" op_0_bw="13">
<![CDATA[
hls_label_2:478  %b_buff_load_49 = load i64* %b_buff_addr_149, align 8

]]></Node>
<StgValue><ssdm name="b_buff_load_49"/></StgValue>
</operation>

<operation id="4632" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="64">
<![CDATA[
hls_label_2:479  %trunc_ln41_99 = trunc i64 %b_buff_load_49 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln41_99"/></StgValue>
</operation>

<operation id="4633" st_id="132" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:621  %mul_ln41_96 = mul nsw i32 %tmp_249, %tmp_248

]]></Node>
<StgValue><ssdm name="mul_ln41_96"/></StgValue>
</operation>

<operation id="4634" st_id="132" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:624  %mul_ln41_97 = mul nsw i32 %tmp_251, %tmp_250

]]></Node>
<StgValue><ssdm name="mul_ln41_97"/></StgValue>
</operation>

<operation id="4635" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:626  %tmp_253 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_48, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="4636" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4089" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:629  %tmp_255 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %b_buff_load_49, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="4637" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:671  %add_ln41_40 = add i32 %mul_ln41_45, %mul_ln41_44

]]></Node>
<StgValue><ssdm name="add_ln41_40"/></StgValue>
</operation>

<operation id="4638" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:672  %add_ln41_41 = add i32 %mul_ln41_43, %add_ln41_40

]]></Node>
<StgValue><ssdm name="add_ln41_41"/></StgValue>
</operation>

<operation id="4639" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:720  %add_ln41_89 = add i32 %mul_ln41_95, %mul_ln41_94

]]></Node>
<StgValue><ssdm name="add_ln41_89"/></StgValue>
</operation>

<operation id="4640" st_id="132" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:721  %add_ln41_90 = add i32 %mul_ln41_93, %add_ln41_89

]]></Node>
<StgValue><ssdm name="add_ln41_90"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="4641" st_id="133" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:476  %mul_ln41_48 = mul nsw i32 %trunc_ln41_97, %trunc_ln41_96

]]></Node>
<StgValue><ssdm name="mul_ln41_48"/></StgValue>
</operation>

<operation id="4642" st_id="133" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:480  %mul_ln41_49 = mul nsw i32 %trunc_ln41_99, %trunc_ln41_98

]]></Node>
<StgValue><ssdm name="mul_ln41_49"/></StgValue>
</operation>

<operation id="4643" st_id="133" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:627  %mul_ln41_98 = mul nsw i32 %tmp_253, %tmp_252

]]></Node>
<StgValue><ssdm name="mul_ln41_98"/></StgValue>
</operation>

<operation id="4644" st_id="133" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:630  %mul_ln41_99 = mul nsw i32 %tmp_255, %tmp_254

]]></Node>
<StgValue><ssdm name="mul_ln41_99"/></StgValue>
</operation>

<operation id="4645" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:673  %add_ln41_42 = add i32 %mul_ln41_47, %mul_ln41_46

]]></Node>
<StgValue><ssdm name="add_ln41_42"/></StgValue>
</operation>

<operation id="4646" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:722  %add_ln41_91 = add i32 %mul_ln41_97, %mul_ln41_96

]]></Node>
<StgValue><ssdm name="add_ln41_91"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="4647" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:674  %add_ln41_43 = add i32 %mul_ln41_49, %mul_ln41_48

]]></Node>
<StgValue><ssdm name="add_ln41_43"/></StgValue>
</operation>

<operation id="4648" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:675  %add_ln41_44 = add i32 %add_ln41_42, %add_ln41_43

]]></Node>
<StgValue><ssdm name="add_ln41_44"/></StgValue>
</operation>

<operation id="4649" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:676  %add_ln41_45 = add i32 %add_ln41_41, %add_ln41_44

]]></Node>
<StgValue><ssdm name="add_ln41_45"/></StgValue>
</operation>

<operation id="4650" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:677  %add_ln41_46 = add i32 %add_ln41_39, %add_ln41_45

]]></Node>
<StgValue><ssdm name="add_ln41_46"/></StgValue>
</operation>

<operation id="4651" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:723  %add_ln41_92 = add i32 %mul_ln41_99, %mul_ln41_98

]]></Node>
<StgValue><ssdm name="add_ln41_92"/></StgValue>
</operation>

<operation id="4652" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:724  %add_ln41_93 = add i32 %add_ln41_91, %add_ln41_92

]]></Node>
<StgValue><ssdm name="add_ln41_93"/></StgValue>
</operation>

<operation id="4653" st_id="134" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:725  %add_ln41_94 = add i32 %add_ln41_90, %add_ln41_93

]]></Node>
<StgValue><ssdm name="add_ln41_94"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="4654" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:678  %add_ln41_47 = add i32 %add_ln41_34, %add_ln41_46

]]></Node>
<StgValue><ssdm name="add_ln41_47"/></StgValue>
</operation>

<operation id="4655" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:679  %add_ln41_48 = add i32 %add_ln41_23, %add_ln41_47

]]></Node>
<StgValue><ssdm name="add_ln41_48"/></StgValue>
</operation>

<operation id="4656" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:726  %add_ln41_95 = add i32 %add_ln41_88, %add_ln41_94

]]></Node>
<StgValue><ssdm name="add_ln41_95"/></StgValue>
</operation>

<operation id="4657" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:727  %add_ln41_96 = add i32 %add_ln41_83, %add_ln41_95

]]></Node>
<StgValue><ssdm name="add_ln41_96"/></StgValue>
</operation>

<operation id="4658" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:728  %add_ln41_97 = add i32 %add_ln41_72, %add_ln41_96

]]></Node>
<StgValue><ssdm name="add_ln41_97"/></StgValue>
</operation>

<operation id="4659" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2:729  %add_ln41_98 = add nsw i32 %add_ln41_48, %add_ln41_97

]]></Node>
<StgValue><ssdm name="add_ln41_98"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="4660" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="4661" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="14" op_0_bw="7">
<![CDATA[
hls_label_2:6  %zext_ln43 = zext i7 %select_ln41_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="4662" st_id="136" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3467" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:7  %mul_ln43 = mul i14 100, %zext_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="4663" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:108  %tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="4664" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3569" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:109  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="4665" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3571" bw="14" op_0_bw="7">
<![CDATA[
hls_label_2:111  %zext_ln41_2 = zext i7 %select_ln41 to i14

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="4666" st_id="136" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3738" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:278  %add_ln43 = add i14 %mul_ln43, %zext_ln41_2

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="4667" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3739" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:279  %zext_ln43_1 = zext i14 %add_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="4668" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3740" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:280  %c_buff_addr_1 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="c_buff_addr_1"/></StgValue>
</operation>

<operation id="4669" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4190" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_2:730  store i32 %add_ln41_98, i32* %c_buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="4670" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:731  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_152) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="4671" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4193" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:733  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="4672" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="4673" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i3_0 = phi i7 [ %i_2, %hls_label_3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="4674" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader:1  %phi_mul209 = phi i14 [ %add_ln51_192, %hls_label_3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul209"/></StgValue>
</operation>

<operation id="4675" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader:2  %phi_mul211 = phi i14 [ %add_ln51_193, %hls_label_3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul211"/></StgValue>
</operation>

<operation id="4676" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="64" op_0_bw="14">
<![CDATA[
.preheader:3  %zext_ln48 = zext i14 %phi_mul209 to i64

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="4677" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %icmp_ln48 = icmp eq i7 %i3_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="4678" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="4679" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:6  %i_2 = add i7 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="4680" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %icmp_ln48, label %2, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="4681" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4209" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:3  %c_buff_addr = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="c_buff_addr"/></StgValue>
</operation>

<operation id="4682" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:4  %or_ln51_3 = or i14 %phi_mul209, 1

]]></Node>
<StgValue><ssdm name="or_ln51_3"/></StgValue>
</operation>

<operation id="4683" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4211" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:5  %zext_ln51 = zext i14 %or_ln51_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="4684" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4212" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:6  %c_buff_addr_100 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="c_buff_addr_100"/></StgValue>
</operation>

<operation id="4685" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:302  %c_buff_load = load i32* %c_buff_addr, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load"/></StgValue>
</operation>

<operation id="4686" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:306  %c_buff_load_1 = load i32* %c_buff_addr_100, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="4687" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:7  %or_ln51_4 = or i14 %phi_mul209, 2

]]></Node>
<StgValue><ssdm name="or_ln51_4"/></StgValue>
</operation>

<operation id="4688" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4214" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:8  %zext_ln51_101 = zext i14 %or_ln51_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_101"/></StgValue>
</operation>

<operation id="4689" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4215" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:9  %c_buff_addr_2 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_101

]]></Node>
<StgValue><ssdm name="c_buff_addr_2"/></StgValue>
</operation>

<operation id="4690" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4216" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:10  %or_ln51_5 = or i14 %phi_mul209, 3

]]></Node>
<StgValue><ssdm name="or_ln51_5"/></StgValue>
</operation>

<operation id="4691" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4217" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:11  %zext_ln51_102 = zext i14 %or_ln51_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_102"/></StgValue>
</operation>

<operation id="4692" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4218" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:12  %c_buff_addr_3 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_102

]]></Node>
<StgValue><ssdm name="c_buff_addr_3"/></StgValue>
</operation>

<operation id="4693" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4508" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:302  %c_buff_load = load i32* %c_buff_addr, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load"/></StgValue>
</operation>

<operation id="4694" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4509" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:303  %zext_ln51_1 = zext i14 %phi_mul211 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="4695" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4510" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:304  %c_addr = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="4696" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4511" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:305  store i32 %c_buff_load, i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4697" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4512" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:306  %c_buff_load_1 = load i32* %c_buff_addr_100, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_1"/></StgValue>
</operation>

<operation id="4698" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4513" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:307  %or_ln51 = or i14 %phi_mul211, 1

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="4699" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4514" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:308  %zext_ln51_2 = zext i14 %or_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="4700" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4515" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:309  %c_addr_1 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="4701" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4516" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:310  store i32 %c_buff_load_1, i32* %c_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4702" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:311  %c_buff_load_2 = load i32* %c_buff_addr_2, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_2"/></StgValue>
</operation>

<operation id="4703" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:316  %c_buff_load_3 = load i32* %c_buff_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_3"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="4704" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:13  %add_ln51_96 = add i14 %phi_mul209, 4

]]></Node>
<StgValue><ssdm name="add_ln51_96"/></StgValue>
</operation>

<operation id="4705" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4220" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:14  %zext_ln51_103 = zext i14 %add_ln51_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_103"/></StgValue>
</operation>

<operation id="4706" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4221" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:15  %c_buff_addr_4 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_103

]]></Node>
<StgValue><ssdm name="c_buff_addr_4"/></StgValue>
</operation>

<operation id="4707" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4222" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:16  %add_ln51_97 = add i14 %phi_mul209, 5

]]></Node>
<StgValue><ssdm name="add_ln51_97"/></StgValue>
</operation>

<operation id="4708" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4223" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:17  %zext_ln51_104 = zext i14 %add_ln51_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_104"/></StgValue>
</operation>

<operation id="4709" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4224" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:18  %c_buff_addr_5 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_104

]]></Node>
<StgValue><ssdm name="c_buff_addr_5"/></StgValue>
</operation>

<operation id="4710" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4517" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:311  %c_buff_load_2 = load i32* %c_buff_addr_2, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_2"/></StgValue>
</operation>

<operation id="4711" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4518" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:312  %or_ln51_1 = or i14 %phi_mul211, 2

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="4712" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4519" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:313  %zext_ln51_3 = zext i14 %or_ln51_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="4713" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4520" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:314  %c_addr_2 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="c_addr_2"/></StgValue>
</operation>

<operation id="4714" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4521" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:315  store i32 %c_buff_load_2, i32* %c_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4715" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4522" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:316  %c_buff_load_3 = load i32* %c_buff_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_3"/></StgValue>
</operation>

<operation id="4716" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4523" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:317  %or_ln51_2 = or i14 %phi_mul211, 3

]]></Node>
<StgValue><ssdm name="or_ln51_2"/></StgValue>
</operation>

<operation id="4717" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4524" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:318  %zext_ln51_4 = zext i14 %or_ln51_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="4718" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4525" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:319  %c_addr_3 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_4

]]></Node>
<StgValue><ssdm name="c_addr_3"/></StgValue>
</operation>

<operation id="4719" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4526" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:320  store i32 %c_buff_load_3, i32* %c_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4720" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4527" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:321  %c_buff_load_4 = load i32* %c_buff_addr_4, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_4"/></StgValue>
</operation>

<operation id="4721" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4532" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:326  %c_buff_load_5 = load i32* %c_buff_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_5"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="4722" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:19  %add_ln51_98 = add i14 %phi_mul209, 6

]]></Node>
<StgValue><ssdm name="add_ln51_98"/></StgValue>
</operation>

<operation id="4723" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4226" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:20  %zext_ln51_105 = zext i14 %add_ln51_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_105"/></StgValue>
</operation>

<operation id="4724" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4227" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:21  %c_buff_addr_6 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_105

]]></Node>
<StgValue><ssdm name="c_buff_addr_6"/></StgValue>
</operation>

<operation id="4725" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:22  %add_ln51_99 = add i14 %phi_mul209, 7

]]></Node>
<StgValue><ssdm name="add_ln51_99"/></StgValue>
</operation>

<operation id="4726" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4229" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:23  %zext_ln51_106 = zext i14 %add_ln51_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_106"/></StgValue>
</operation>

<operation id="4727" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4230" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:24  %c_buff_addr_7 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_106

]]></Node>
<StgValue><ssdm name="c_buff_addr_7"/></StgValue>
</operation>

<operation id="4728" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4527" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:321  %c_buff_load_4 = load i32* %c_buff_addr_4, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_4"/></StgValue>
</operation>

<operation id="4729" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4528" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:322  %add_ln51 = add i14 %phi_mul211, 4

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="4730" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4529" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:323  %zext_ln51_5 = zext i14 %add_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="4731" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4530" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:324  %c_addr_4 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_5

]]></Node>
<StgValue><ssdm name="c_addr_4"/></StgValue>
</operation>

<operation id="4732" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4531" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:325  store i32 %c_buff_load_4, i32* %c_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4733" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4532" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:326  %c_buff_load_5 = load i32* %c_buff_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_5"/></StgValue>
</operation>

<operation id="4734" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4533" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:327  %add_ln51_1 = add i14 %phi_mul211, 5

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="4735" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4534" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:328  %zext_ln51_6 = zext i14 %add_ln51_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="4736" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4535" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:329  %c_addr_5 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_6

]]></Node>
<StgValue><ssdm name="c_addr_5"/></StgValue>
</operation>

<operation id="4737" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4536" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:330  store i32 %c_buff_load_5, i32* %c_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4738" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:331  %c_buff_load_6 = load i32* %c_buff_addr_6, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_6"/></StgValue>
</operation>

<operation id="4739" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:336  %c_buff_load_7 = load i32* %c_buff_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_7"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="4740" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:25  %add_ln51_100 = add i14 %phi_mul209, 8

]]></Node>
<StgValue><ssdm name="add_ln51_100"/></StgValue>
</operation>

<operation id="4741" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4232" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:26  %zext_ln51_107 = zext i14 %add_ln51_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_107"/></StgValue>
</operation>

<operation id="4742" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4233" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:27  %c_buff_addr_8 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_107

]]></Node>
<StgValue><ssdm name="c_buff_addr_8"/></StgValue>
</operation>

<operation id="4743" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4234" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:28  %add_ln51_101 = add i14 %phi_mul209, 9

]]></Node>
<StgValue><ssdm name="add_ln51_101"/></StgValue>
</operation>

<operation id="4744" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4235" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:29  %zext_ln51_108 = zext i14 %add_ln51_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_108"/></StgValue>
</operation>

<operation id="4745" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4236" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:30  %c_buff_addr_9 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_108

]]></Node>
<StgValue><ssdm name="c_buff_addr_9"/></StgValue>
</operation>

<operation id="4746" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4537" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:331  %c_buff_load_6 = load i32* %c_buff_addr_6, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_6"/></StgValue>
</operation>

<operation id="4747" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4538" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:332  %add_ln51_2 = add i14 %phi_mul211, 6

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="4748" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4539" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:333  %zext_ln51_7 = zext i14 %add_ln51_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_7"/></StgValue>
</operation>

<operation id="4749" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4540" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:334  %c_addr_6 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_7

]]></Node>
<StgValue><ssdm name="c_addr_6"/></StgValue>
</operation>

<operation id="4750" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4541" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:335  store i32 %c_buff_load_6, i32* %c_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4751" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4542" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:336  %c_buff_load_7 = load i32* %c_buff_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_7"/></StgValue>
</operation>

<operation id="4752" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4543" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:337  %add_ln51_3 = add i14 %phi_mul211, 7

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="4753" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4544" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:338  %zext_ln51_8 = zext i14 %add_ln51_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_8"/></StgValue>
</operation>

<operation id="4754" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4545" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:339  %c_addr_7 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_8

]]></Node>
<StgValue><ssdm name="c_addr_7"/></StgValue>
</operation>

<operation id="4755" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4546" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:340  store i32 %c_buff_load_7, i32* %c_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4756" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4547" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:341  %c_buff_load_8 = load i32* %c_buff_addr_8, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_8"/></StgValue>
</operation>

<operation id="4757" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4552" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:346  %c_buff_load_9 = load i32* %c_buff_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_9"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="4758" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:31  %add_ln51_102 = add i14 %phi_mul209, 10

]]></Node>
<StgValue><ssdm name="add_ln51_102"/></StgValue>
</operation>

<operation id="4759" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4238" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:32  %zext_ln51_109 = zext i14 %add_ln51_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_109"/></StgValue>
</operation>

<operation id="4760" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4239" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:33  %c_buff_addr_10 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_109

]]></Node>
<StgValue><ssdm name="c_buff_addr_10"/></StgValue>
</operation>

<operation id="4761" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:34  %add_ln51_103 = add i14 %phi_mul209, 11

]]></Node>
<StgValue><ssdm name="add_ln51_103"/></StgValue>
</operation>

<operation id="4762" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4241" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:35  %zext_ln51_110 = zext i14 %add_ln51_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_110"/></StgValue>
</operation>

<operation id="4763" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4242" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:36  %c_buff_addr_11 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_110

]]></Node>
<StgValue><ssdm name="c_buff_addr_11"/></StgValue>
</operation>

<operation id="4764" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4547" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:341  %c_buff_load_8 = load i32* %c_buff_addr_8, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_8"/></StgValue>
</operation>

<operation id="4765" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4548" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:342  %add_ln51_4 = add i14 %phi_mul211, 8

]]></Node>
<StgValue><ssdm name="add_ln51_4"/></StgValue>
</operation>

<operation id="4766" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4549" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:343  %zext_ln51_9 = zext i14 %add_ln51_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_9"/></StgValue>
</operation>

<operation id="4767" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4550" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:344  %c_addr_8 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_9

]]></Node>
<StgValue><ssdm name="c_addr_8"/></StgValue>
</operation>

<operation id="4768" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4551" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:345  store i32 %c_buff_load_8, i32* %c_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4769" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4552" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:346  %c_buff_load_9 = load i32* %c_buff_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_9"/></StgValue>
</operation>

<operation id="4770" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4553" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:347  %add_ln51_5 = add i14 %phi_mul211, 9

]]></Node>
<StgValue><ssdm name="add_ln51_5"/></StgValue>
</operation>

<operation id="4771" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4554" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:348  %zext_ln51_10 = zext i14 %add_ln51_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_10"/></StgValue>
</operation>

<operation id="4772" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4555" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:349  %c_addr_9 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_10

]]></Node>
<StgValue><ssdm name="c_addr_9"/></StgValue>
</operation>

<operation id="4773" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4556" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:350  store i32 %c_buff_load_9, i32* %c_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4774" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:351  %c_buff_load_10 = load i32* %c_buff_addr_10, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_10"/></StgValue>
</operation>

<operation id="4775" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:356  %c_buff_load_11 = load i32* %c_buff_addr_11, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_11"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="4776" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4243" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:37  %add_ln51_104 = add i14 %phi_mul209, 12

]]></Node>
<StgValue><ssdm name="add_ln51_104"/></StgValue>
</operation>

<operation id="4777" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4244" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:38  %zext_ln51_111 = zext i14 %add_ln51_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_111"/></StgValue>
</operation>

<operation id="4778" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4245" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:39  %c_buff_addr_12 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_111

]]></Node>
<StgValue><ssdm name="c_buff_addr_12"/></StgValue>
</operation>

<operation id="4779" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4246" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:40  %add_ln51_105 = add i14 %phi_mul209, 13

]]></Node>
<StgValue><ssdm name="add_ln51_105"/></StgValue>
</operation>

<operation id="4780" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4247" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:41  %zext_ln51_112 = zext i14 %add_ln51_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_112"/></StgValue>
</operation>

<operation id="4781" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4248" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:42  %c_buff_addr_13 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_112

]]></Node>
<StgValue><ssdm name="c_buff_addr_13"/></StgValue>
</operation>

<operation id="4782" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4557" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:351  %c_buff_load_10 = load i32* %c_buff_addr_10, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_10"/></StgValue>
</operation>

<operation id="4783" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4558" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:352  %add_ln51_6 = add i14 %phi_mul211, 10

]]></Node>
<StgValue><ssdm name="add_ln51_6"/></StgValue>
</operation>

<operation id="4784" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4559" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:353  %zext_ln51_11 = zext i14 %add_ln51_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_11"/></StgValue>
</operation>

<operation id="4785" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4560" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:354  %c_addr_10 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_11

]]></Node>
<StgValue><ssdm name="c_addr_10"/></StgValue>
</operation>

<operation id="4786" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4561" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:355  store i32 %c_buff_load_10, i32* %c_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4787" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4562" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:356  %c_buff_load_11 = load i32* %c_buff_addr_11, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_11"/></StgValue>
</operation>

<operation id="4788" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4563" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:357  %add_ln51_7 = add i14 %phi_mul211, 11

]]></Node>
<StgValue><ssdm name="add_ln51_7"/></StgValue>
</operation>

<operation id="4789" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4564" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:358  %zext_ln51_12 = zext i14 %add_ln51_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_12"/></StgValue>
</operation>

<operation id="4790" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4565" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:359  %c_addr_11 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_12

]]></Node>
<StgValue><ssdm name="c_addr_11"/></StgValue>
</operation>

<operation id="4791" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4566" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:360  store i32 %c_buff_load_11, i32* %c_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4792" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4567" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:361  %c_buff_load_12 = load i32* %c_buff_addr_12, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_12"/></StgValue>
</operation>

<operation id="4793" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4572" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:366  %c_buff_load_13 = load i32* %c_buff_addr_13, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_13"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="4794" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:43  %add_ln51_106 = add i14 %phi_mul209, 14

]]></Node>
<StgValue><ssdm name="add_ln51_106"/></StgValue>
</operation>

<operation id="4795" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4250" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:44  %zext_ln51_113 = zext i14 %add_ln51_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_113"/></StgValue>
</operation>

<operation id="4796" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4251" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:45  %c_buff_addr_14 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_113

]]></Node>
<StgValue><ssdm name="c_buff_addr_14"/></StgValue>
</operation>

<operation id="4797" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:46  %add_ln51_107 = add i14 %phi_mul209, 15

]]></Node>
<StgValue><ssdm name="add_ln51_107"/></StgValue>
</operation>

<operation id="4798" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4253" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:47  %zext_ln51_114 = zext i14 %add_ln51_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_114"/></StgValue>
</operation>

<operation id="4799" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4254" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:48  %c_buff_addr_15 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_114

]]></Node>
<StgValue><ssdm name="c_buff_addr_15"/></StgValue>
</operation>

<operation id="4800" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4567" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:361  %c_buff_load_12 = load i32* %c_buff_addr_12, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_12"/></StgValue>
</operation>

<operation id="4801" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4568" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:362  %add_ln51_8 = add i14 %phi_mul211, 12

]]></Node>
<StgValue><ssdm name="add_ln51_8"/></StgValue>
</operation>

<operation id="4802" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4569" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:363  %zext_ln51_13 = zext i14 %add_ln51_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_13"/></StgValue>
</operation>

<operation id="4803" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4570" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:364  %c_addr_12 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_13

]]></Node>
<StgValue><ssdm name="c_addr_12"/></StgValue>
</operation>

<operation id="4804" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4571" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:365  store i32 %c_buff_load_12, i32* %c_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4805" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4572" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:366  %c_buff_load_13 = load i32* %c_buff_addr_13, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_13"/></StgValue>
</operation>

<operation id="4806" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4573" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:367  %add_ln51_9 = add i14 %phi_mul211, 13

]]></Node>
<StgValue><ssdm name="add_ln51_9"/></StgValue>
</operation>

<operation id="4807" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4574" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:368  %zext_ln51_14 = zext i14 %add_ln51_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_14"/></StgValue>
</operation>

<operation id="4808" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4575" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:369  %c_addr_13 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_14

]]></Node>
<StgValue><ssdm name="c_addr_13"/></StgValue>
</operation>

<operation id="4809" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4576" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:370  store i32 %c_buff_load_13, i32* %c_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4810" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:371  %c_buff_load_14 = load i32* %c_buff_addr_14, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_14"/></StgValue>
</operation>

<operation id="4811" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:376  %c_buff_load_15 = load i32* %c_buff_addr_15, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_15"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="4812" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4255" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:49  %add_ln51_108 = add i14 %phi_mul209, 16

]]></Node>
<StgValue><ssdm name="add_ln51_108"/></StgValue>
</operation>

<operation id="4813" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4256" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:50  %zext_ln51_115 = zext i14 %add_ln51_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_115"/></StgValue>
</operation>

<operation id="4814" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4257" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:51  %c_buff_addr_16 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_115

]]></Node>
<StgValue><ssdm name="c_buff_addr_16"/></StgValue>
</operation>

<operation id="4815" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:52  %add_ln51_109 = add i14 %phi_mul209, 17

]]></Node>
<StgValue><ssdm name="add_ln51_109"/></StgValue>
</operation>

<operation id="4816" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4259" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:53  %zext_ln51_116 = zext i14 %add_ln51_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_116"/></StgValue>
</operation>

<operation id="4817" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4260" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:54  %c_buff_addr_17 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_116

]]></Node>
<StgValue><ssdm name="c_buff_addr_17"/></StgValue>
</operation>

<operation id="4818" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4577" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:371  %c_buff_load_14 = load i32* %c_buff_addr_14, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_14"/></StgValue>
</operation>

<operation id="4819" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4578" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:372  %add_ln51_10 = add i14 %phi_mul211, 14

]]></Node>
<StgValue><ssdm name="add_ln51_10"/></StgValue>
</operation>

<operation id="4820" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4579" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:373  %zext_ln51_15 = zext i14 %add_ln51_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_15"/></StgValue>
</operation>

<operation id="4821" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4580" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:374  %c_addr_14 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_15

]]></Node>
<StgValue><ssdm name="c_addr_14"/></StgValue>
</operation>

<operation id="4822" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4581" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:375  store i32 %c_buff_load_14, i32* %c_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4823" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4582" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:376  %c_buff_load_15 = load i32* %c_buff_addr_15, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_15"/></StgValue>
</operation>

<operation id="4824" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4583" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:377  %add_ln51_11 = add i14 %phi_mul211, 15

]]></Node>
<StgValue><ssdm name="add_ln51_11"/></StgValue>
</operation>

<operation id="4825" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4584" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:378  %zext_ln51_16 = zext i14 %add_ln51_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_16"/></StgValue>
</operation>

<operation id="4826" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4585" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:379  %c_addr_15 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_16

]]></Node>
<StgValue><ssdm name="c_addr_15"/></StgValue>
</operation>

<operation id="4827" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4586" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:380  store i32 %c_buff_load_15, i32* %c_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4828" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4587" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:381  %c_buff_load_16 = load i32* %c_buff_addr_16, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_16"/></StgValue>
</operation>

<operation id="4829" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4592" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:386  %c_buff_load_17 = load i32* %c_buff_addr_17, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_17"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="4830" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4261" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:55  %add_ln51_110 = add i14 %phi_mul209, 18

]]></Node>
<StgValue><ssdm name="add_ln51_110"/></StgValue>
</operation>

<operation id="4831" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4262" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:56  %zext_ln51_117 = zext i14 %add_ln51_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_117"/></StgValue>
</operation>

<operation id="4832" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4263" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:57  %c_buff_addr_18 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_117

]]></Node>
<StgValue><ssdm name="c_buff_addr_18"/></StgValue>
</operation>

<operation id="4833" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4264" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:58  %add_ln51_111 = add i14 %phi_mul209, 19

]]></Node>
<StgValue><ssdm name="add_ln51_111"/></StgValue>
</operation>

<operation id="4834" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4265" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:59  %zext_ln51_118 = zext i14 %add_ln51_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_118"/></StgValue>
</operation>

<operation id="4835" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4266" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:60  %c_buff_addr_19 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_118

]]></Node>
<StgValue><ssdm name="c_buff_addr_19"/></StgValue>
</operation>

<operation id="4836" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4587" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:381  %c_buff_load_16 = load i32* %c_buff_addr_16, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_16"/></StgValue>
</operation>

<operation id="4837" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4588" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:382  %add_ln51_12 = add i14 %phi_mul211, 16

]]></Node>
<StgValue><ssdm name="add_ln51_12"/></StgValue>
</operation>

<operation id="4838" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4589" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:383  %zext_ln51_17 = zext i14 %add_ln51_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_17"/></StgValue>
</operation>

<operation id="4839" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4590" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:384  %c_addr_16 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_17

]]></Node>
<StgValue><ssdm name="c_addr_16"/></StgValue>
</operation>

<operation id="4840" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4591" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:385  store i32 %c_buff_load_16, i32* %c_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4841" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4592" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:386  %c_buff_load_17 = load i32* %c_buff_addr_17, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_17"/></StgValue>
</operation>

<operation id="4842" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4593" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:387  %add_ln51_13 = add i14 %phi_mul211, 17

]]></Node>
<StgValue><ssdm name="add_ln51_13"/></StgValue>
</operation>

<operation id="4843" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4594" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:388  %zext_ln51_18 = zext i14 %add_ln51_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_18"/></StgValue>
</operation>

<operation id="4844" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4595" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:389  %c_addr_17 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_18

]]></Node>
<StgValue><ssdm name="c_addr_17"/></StgValue>
</operation>

<operation id="4845" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4596" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:390  store i32 %c_buff_load_17, i32* %c_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4846" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4597" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:391  %c_buff_load_18 = load i32* %c_buff_addr_18, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_18"/></StgValue>
</operation>

<operation id="4847" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4602" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:396  %c_buff_load_19 = load i32* %c_buff_addr_19, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_19"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="4848" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4267" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:61  %add_ln51_112 = add i14 %phi_mul209, 20

]]></Node>
<StgValue><ssdm name="add_ln51_112"/></StgValue>
</operation>

<operation id="4849" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4268" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:62  %zext_ln51_119 = zext i14 %add_ln51_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_119"/></StgValue>
</operation>

<operation id="4850" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4269" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:63  %c_buff_addr_20 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_119

]]></Node>
<StgValue><ssdm name="c_buff_addr_20"/></StgValue>
</operation>

<operation id="4851" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4270" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:64  %add_ln51_113 = add i14 %phi_mul209, 21

]]></Node>
<StgValue><ssdm name="add_ln51_113"/></StgValue>
</operation>

<operation id="4852" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4271" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:65  %zext_ln51_120 = zext i14 %add_ln51_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_120"/></StgValue>
</operation>

<operation id="4853" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4272" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:66  %c_buff_addr_21 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_120

]]></Node>
<StgValue><ssdm name="c_buff_addr_21"/></StgValue>
</operation>

<operation id="4854" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4597" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:391  %c_buff_load_18 = load i32* %c_buff_addr_18, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_18"/></StgValue>
</operation>

<operation id="4855" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4598" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:392  %add_ln51_14 = add i14 %phi_mul211, 18

]]></Node>
<StgValue><ssdm name="add_ln51_14"/></StgValue>
</operation>

<operation id="4856" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4599" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:393  %zext_ln51_19 = zext i14 %add_ln51_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_19"/></StgValue>
</operation>

<operation id="4857" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4600" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:394  %c_addr_18 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_19

]]></Node>
<StgValue><ssdm name="c_addr_18"/></StgValue>
</operation>

<operation id="4858" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4601" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:395  store i32 %c_buff_load_18, i32* %c_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4859" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4602" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:396  %c_buff_load_19 = load i32* %c_buff_addr_19, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_19"/></StgValue>
</operation>

<operation id="4860" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4603" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:397  %add_ln51_15 = add i14 %phi_mul211, 19

]]></Node>
<StgValue><ssdm name="add_ln51_15"/></StgValue>
</operation>

<operation id="4861" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4604" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:398  %zext_ln51_20 = zext i14 %add_ln51_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_20"/></StgValue>
</operation>

<operation id="4862" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4605" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:399  %c_addr_19 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_20

]]></Node>
<StgValue><ssdm name="c_addr_19"/></StgValue>
</operation>

<operation id="4863" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4606" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:400  store i32 %c_buff_load_19, i32* %c_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4864" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4607" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:401  %c_buff_load_20 = load i32* %c_buff_addr_20, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_20"/></StgValue>
</operation>

<operation id="4865" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:406  %c_buff_load_21 = load i32* %c_buff_addr_21, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_21"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="4866" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:67  %add_ln51_114 = add i14 %phi_mul209, 22

]]></Node>
<StgValue><ssdm name="add_ln51_114"/></StgValue>
</operation>

<operation id="4867" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4274" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:68  %zext_ln51_121 = zext i14 %add_ln51_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_121"/></StgValue>
</operation>

<operation id="4868" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:69  %c_buff_addr_22 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_121

]]></Node>
<StgValue><ssdm name="c_buff_addr_22"/></StgValue>
</operation>

<operation id="4869" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4276" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:70  %add_ln51_115 = add i14 %phi_mul209, 23

]]></Node>
<StgValue><ssdm name="add_ln51_115"/></StgValue>
</operation>

<operation id="4870" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4277" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:71  %zext_ln51_122 = zext i14 %add_ln51_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_122"/></StgValue>
</operation>

<operation id="4871" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4278" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:72  %c_buff_addr_23 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_122

]]></Node>
<StgValue><ssdm name="c_buff_addr_23"/></StgValue>
</operation>

<operation id="4872" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4607" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:401  %c_buff_load_20 = load i32* %c_buff_addr_20, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_20"/></StgValue>
</operation>

<operation id="4873" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4608" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:402  %add_ln51_16 = add i14 %phi_mul211, 20

]]></Node>
<StgValue><ssdm name="add_ln51_16"/></StgValue>
</operation>

<operation id="4874" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4609" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:403  %zext_ln51_21 = zext i14 %add_ln51_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_21"/></StgValue>
</operation>

<operation id="4875" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4610" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:404  %c_addr_20 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_21

]]></Node>
<StgValue><ssdm name="c_addr_20"/></StgValue>
</operation>

<operation id="4876" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4611" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:405  store i32 %c_buff_load_20, i32* %c_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4877" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4612" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:406  %c_buff_load_21 = load i32* %c_buff_addr_21, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_21"/></StgValue>
</operation>

<operation id="4878" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4613" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:407  %add_ln51_17 = add i14 %phi_mul211, 21

]]></Node>
<StgValue><ssdm name="add_ln51_17"/></StgValue>
</operation>

<operation id="4879" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4614" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:408  %zext_ln51_22 = zext i14 %add_ln51_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_22"/></StgValue>
</operation>

<operation id="4880" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4615" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:409  %c_addr_21 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_22

]]></Node>
<StgValue><ssdm name="c_addr_21"/></StgValue>
</operation>

<operation id="4881" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4616" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:410  store i32 %c_buff_load_21, i32* %c_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4882" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:411  %c_buff_load_22 = load i32* %c_buff_addr_22, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_22"/></StgValue>
</operation>

<operation id="4883" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4622" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:416  %c_buff_load_23 = load i32* %c_buff_addr_23, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_23"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="4884" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:73  %add_ln51_116 = add i14 %phi_mul209, 24

]]></Node>
<StgValue><ssdm name="add_ln51_116"/></StgValue>
</operation>

<operation id="4885" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4280" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:74  %zext_ln51_123 = zext i14 %add_ln51_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_123"/></StgValue>
</operation>

<operation id="4886" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4281" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:75  %c_buff_addr_24 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_123

]]></Node>
<StgValue><ssdm name="c_buff_addr_24"/></StgValue>
</operation>

<operation id="4887" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:76  %add_ln51_117 = add i14 %phi_mul209, 25

]]></Node>
<StgValue><ssdm name="add_ln51_117"/></StgValue>
</operation>

<operation id="4888" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4283" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:77  %zext_ln51_124 = zext i14 %add_ln51_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_124"/></StgValue>
</operation>

<operation id="4889" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4284" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:78  %c_buff_addr_25 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_124

]]></Node>
<StgValue><ssdm name="c_buff_addr_25"/></StgValue>
</operation>

<operation id="4890" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4617" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:411  %c_buff_load_22 = load i32* %c_buff_addr_22, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_22"/></StgValue>
</operation>

<operation id="4891" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4618" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:412  %add_ln51_18 = add i14 %phi_mul211, 22

]]></Node>
<StgValue><ssdm name="add_ln51_18"/></StgValue>
</operation>

<operation id="4892" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4619" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:413  %zext_ln51_23 = zext i14 %add_ln51_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_23"/></StgValue>
</operation>

<operation id="4893" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4620" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:414  %c_addr_22 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_23

]]></Node>
<StgValue><ssdm name="c_addr_22"/></StgValue>
</operation>

<operation id="4894" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4621" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:415  store i32 %c_buff_load_22, i32* %c_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4895" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4622" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:416  %c_buff_load_23 = load i32* %c_buff_addr_23, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_23"/></StgValue>
</operation>

<operation id="4896" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4623" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:417  %add_ln51_19 = add i14 %phi_mul211, 23

]]></Node>
<StgValue><ssdm name="add_ln51_19"/></StgValue>
</operation>

<operation id="4897" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4624" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:418  %zext_ln51_24 = zext i14 %add_ln51_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_24"/></StgValue>
</operation>

<operation id="4898" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4625" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:419  %c_addr_23 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_24

]]></Node>
<StgValue><ssdm name="c_addr_23"/></StgValue>
</operation>

<operation id="4899" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4626" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:420  store i32 %c_buff_load_23, i32* %c_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4900" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4627" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:421  %c_buff_load_24 = load i32* %c_buff_addr_24, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_24"/></StgValue>
</operation>

<operation id="4901" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4632" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:426  %c_buff_load_25 = load i32* %c_buff_addr_25, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_25"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="4902" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4285" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:79  %add_ln51_118 = add i14 %phi_mul209, 26

]]></Node>
<StgValue><ssdm name="add_ln51_118"/></StgValue>
</operation>

<operation id="4903" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4286" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:80  %zext_ln51_125 = zext i14 %add_ln51_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_125"/></StgValue>
</operation>

<operation id="4904" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4287" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:81  %c_buff_addr_26 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_125

]]></Node>
<StgValue><ssdm name="c_buff_addr_26"/></StgValue>
</operation>

<operation id="4905" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4288" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:82  %add_ln51_119 = add i14 %phi_mul209, 27

]]></Node>
<StgValue><ssdm name="add_ln51_119"/></StgValue>
</operation>

<operation id="4906" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4289" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:83  %zext_ln51_126 = zext i14 %add_ln51_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_126"/></StgValue>
</operation>

<operation id="4907" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4290" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:84  %c_buff_addr_27 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_126

]]></Node>
<StgValue><ssdm name="c_buff_addr_27"/></StgValue>
</operation>

<operation id="4908" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4627" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:421  %c_buff_load_24 = load i32* %c_buff_addr_24, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_24"/></StgValue>
</operation>

<operation id="4909" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4628" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:422  %add_ln51_20 = add i14 %phi_mul211, 24

]]></Node>
<StgValue><ssdm name="add_ln51_20"/></StgValue>
</operation>

<operation id="4910" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4629" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:423  %zext_ln51_25 = zext i14 %add_ln51_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_25"/></StgValue>
</operation>

<operation id="4911" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4630" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:424  %c_addr_24 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_25

]]></Node>
<StgValue><ssdm name="c_addr_24"/></StgValue>
</operation>

<operation id="4912" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:425  store i32 %c_buff_load_24, i32* %c_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4913" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4632" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:426  %c_buff_load_25 = load i32* %c_buff_addr_25, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_25"/></StgValue>
</operation>

<operation id="4914" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4633" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:427  %add_ln51_21 = add i14 %phi_mul211, 25

]]></Node>
<StgValue><ssdm name="add_ln51_21"/></StgValue>
</operation>

<operation id="4915" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4634" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:428  %zext_ln51_26 = zext i14 %add_ln51_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_26"/></StgValue>
</operation>

<operation id="4916" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4635" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:429  %c_addr_25 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_26

]]></Node>
<StgValue><ssdm name="c_addr_25"/></StgValue>
</operation>

<operation id="4917" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4636" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:430  store i32 %c_buff_load_25, i32* %c_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4918" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:431  %c_buff_load_26 = load i32* %c_buff_addr_26, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_26"/></StgValue>
</operation>

<operation id="4919" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:436  %c_buff_load_27 = load i32* %c_buff_addr_27, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_27"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="4920" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:85  %add_ln51_120 = add i14 %phi_mul209, 28

]]></Node>
<StgValue><ssdm name="add_ln51_120"/></StgValue>
</operation>

<operation id="4921" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4292" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:86  %zext_ln51_127 = zext i14 %add_ln51_120 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_127"/></StgValue>
</operation>

<operation id="4922" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4293" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:87  %c_buff_addr_28 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_127

]]></Node>
<StgValue><ssdm name="c_buff_addr_28"/></StgValue>
</operation>

<operation id="4923" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:88  %add_ln51_121 = add i14 %phi_mul209, 29

]]></Node>
<StgValue><ssdm name="add_ln51_121"/></StgValue>
</operation>

<operation id="4924" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4295" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:89  %zext_ln51_128 = zext i14 %add_ln51_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_128"/></StgValue>
</operation>

<operation id="4925" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4296" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:90  %c_buff_addr_29 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_128

]]></Node>
<StgValue><ssdm name="c_buff_addr_29"/></StgValue>
</operation>

<operation id="4926" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4637" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:431  %c_buff_load_26 = load i32* %c_buff_addr_26, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_26"/></StgValue>
</operation>

<operation id="4927" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4638" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:432  %add_ln51_22 = add i14 %phi_mul211, 26

]]></Node>
<StgValue><ssdm name="add_ln51_22"/></StgValue>
</operation>

<operation id="4928" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4639" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:433  %zext_ln51_27 = zext i14 %add_ln51_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_27"/></StgValue>
</operation>

<operation id="4929" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4640" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:434  %c_addr_26 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_27

]]></Node>
<StgValue><ssdm name="c_addr_26"/></StgValue>
</operation>

<operation id="4930" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4641" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:435  store i32 %c_buff_load_26, i32* %c_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4931" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4642" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:436  %c_buff_load_27 = load i32* %c_buff_addr_27, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_27"/></StgValue>
</operation>

<operation id="4932" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4643" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:437  %add_ln51_23 = add i14 %phi_mul211, 27

]]></Node>
<StgValue><ssdm name="add_ln51_23"/></StgValue>
</operation>

<operation id="4933" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4644" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:438  %zext_ln51_28 = zext i14 %add_ln51_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_28"/></StgValue>
</operation>

<operation id="4934" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4645" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:439  %c_addr_27 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_28

]]></Node>
<StgValue><ssdm name="c_addr_27"/></StgValue>
</operation>

<operation id="4935" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4646" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:440  store i32 %c_buff_load_27, i32* %c_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4936" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4647" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:441  %c_buff_load_28 = load i32* %c_buff_addr_28, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_28"/></StgValue>
</operation>

<operation id="4937" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4652" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:446  %c_buff_load_29 = load i32* %c_buff_addr_29, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_29"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="4938" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:91  %add_ln51_122 = add i14 %phi_mul209, 30

]]></Node>
<StgValue><ssdm name="add_ln51_122"/></StgValue>
</operation>

<operation id="4939" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4298" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:92  %zext_ln51_129 = zext i14 %add_ln51_122 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_129"/></StgValue>
</operation>

<operation id="4940" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4299" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:93  %c_buff_addr_30 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_129

]]></Node>
<StgValue><ssdm name="c_buff_addr_30"/></StgValue>
</operation>

<operation id="4941" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4300" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:94  %add_ln51_123 = add i14 %phi_mul209, 31

]]></Node>
<StgValue><ssdm name="add_ln51_123"/></StgValue>
</operation>

<operation id="4942" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4301" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:95  %zext_ln51_130 = zext i14 %add_ln51_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_130"/></StgValue>
</operation>

<operation id="4943" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4302" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:96  %c_buff_addr_31 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_130

]]></Node>
<StgValue><ssdm name="c_buff_addr_31"/></StgValue>
</operation>

<operation id="4944" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4647" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:441  %c_buff_load_28 = load i32* %c_buff_addr_28, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_28"/></StgValue>
</operation>

<operation id="4945" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4648" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:442  %add_ln51_24 = add i14 %phi_mul211, 28

]]></Node>
<StgValue><ssdm name="add_ln51_24"/></StgValue>
</operation>

<operation id="4946" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4649" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:443  %zext_ln51_29 = zext i14 %add_ln51_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_29"/></StgValue>
</operation>

<operation id="4947" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4650" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:444  %c_addr_28 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_29

]]></Node>
<StgValue><ssdm name="c_addr_28"/></StgValue>
</operation>

<operation id="4948" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4651" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:445  store i32 %c_buff_load_28, i32* %c_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4949" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4652" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:446  %c_buff_load_29 = load i32* %c_buff_addr_29, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_29"/></StgValue>
</operation>

<operation id="4950" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4653" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:447  %add_ln51_25 = add i14 %phi_mul211, 29

]]></Node>
<StgValue><ssdm name="add_ln51_25"/></StgValue>
</operation>

<operation id="4951" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4654" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:448  %zext_ln51_30 = zext i14 %add_ln51_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_30"/></StgValue>
</operation>

<operation id="4952" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4655" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:449  %c_addr_29 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_30

]]></Node>
<StgValue><ssdm name="c_addr_29"/></StgValue>
</operation>

<operation id="4953" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4656" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:450  store i32 %c_buff_load_29, i32* %c_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4954" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:451  %c_buff_load_30 = load i32* %c_buff_addr_30, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_30"/></StgValue>
</operation>

<operation id="4955" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:456  %c_buff_load_31 = load i32* %c_buff_addr_31, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_31"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="4956" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:97  %add_ln51_124 = add i14 %phi_mul209, 32

]]></Node>
<StgValue><ssdm name="add_ln51_124"/></StgValue>
</operation>

<operation id="4957" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4304" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:98  %zext_ln51_131 = zext i14 %add_ln51_124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_131"/></StgValue>
</operation>

<operation id="4958" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4305" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:99  %c_buff_addr_32 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_131

]]></Node>
<StgValue><ssdm name="c_buff_addr_32"/></StgValue>
</operation>

<operation id="4959" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4306" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:100  %add_ln51_125 = add i14 %phi_mul209, 33

]]></Node>
<StgValue><ssdm name="add_ln51_125"/></StgValue>
</operation>

<operation id="4960" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4307" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:101  %zext_ln51_132 = zext i14 %add_ln51_125 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_132"/></StgValue>
</operation>

<operation id="4961" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4308" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:102  %c_buff_addr_33 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_132

]]></Node>
<StgValue><ssdm name="c_buff_addr_33"/></StgValue>
</operation>

<operation id="4962" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4657" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:451  %c_buff_load_30 = load i32* %c_buff_addr_30, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_30"/></StgValue>
</operation>

<operation id="4963" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4658" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:452  %add_ln51_26 = add i14 %phi_mul211, 30

]]></Node>
<StgValue><ssdm name="add_ln51_26"/></StgValue>
</operation>

<operation id="4964" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4659" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:453  %zext_ln51_31 = zext i14 %add_ln51_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_31"/></StgValue>
</operation>

<operation id="4965" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4660" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:454  %c_addr_30 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_31

]]></Node>
<StgValue><ssdm name="c_addr_30"/></StgValue>
</operation>

<operation id="4966" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4661" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:455  store i32 %c_buff_load_30, i32* %c_addr_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4967" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4662" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:456  %c_buff_load_31 = load i32* %c_buff_addr_31, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_31"/></StgValue>
</operation>

<operation id="4968" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4663" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:457  %add_ln51_27 = add i14 %phi_mul211, 31

]]></Node>
<StgValue><ssdm name="add_ln51_27"/></StgValue>
</operation>

<operation id="4969" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4664" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:458  %zext_ln51_32 = zext i14 %add_ln51_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_32"/></StgValue>
</operation>

<operation id="4970" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4665" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:459  %c_addr_31 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_32

]]></Node>
<StgValue><ssdm name="c_addr_31"/></StgValue>
</operation>

<operation id="4971" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4666" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:460  store i32 %c_buff_load_31, i32* %c_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4972" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4667" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:461  %c_buff_load_32 = load i32* %c_buff_addr_32, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_32"/></StgValue>
</operation>

<operation id="4973" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:466  %c_buff_load_33 = load i32* %c_buff_addr_33, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_33"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="4974" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4309" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:103  %add_ln51_126 = add i14 %phi_mul209, 34

]]></Node>
<StgValue><ssdm name="add_ln51_126"/></StgValue>
</operation>

<operation id="4975" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4310" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:104  %zext_ln51_133 = zext i14 %add_ln51_126 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_133"/></StgValue>
</operation>

<operation id="4976" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4311" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:105  %c_buff_addr_34 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_133

]]></Node>
<StgValue><ssdm name="c_buff_addr_34"/></StgValue>
</operation>

<operation id="4977" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:106  %add_ln51_127 = add i14 %phi_mul209, 35

]]></Node>
<StgValue><ssdm name="add_ln51_127"/></StgValue>
</operation>

<operation id="4978" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4313" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:107  %zext_ln51_134 = zext i14 %add_ln51_127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_134"/></StgValue>
</operation>

<operation id="4979" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4314" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:108  %c_buff_addr_35 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_134

]]></Node>
<StgValue><ssdm name="c_buff_addr_35"/></StgValue>
</operation>

<operation id="4980" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4667" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:461  %c_buff_load_32 = load i32* %c_buff_addr_32, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_32"/></StgValue>
</operation>

<operation id="4981" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4668" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:462  %add_ln51_28 = add i14 %phi_mul211, 32

]]></Node>
<StgValue><ssdm name="add_ln51_28"/></StgValue>
</operation>

<operation id="4982" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4669" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:463  %zext_ln51_33 = zext i14 %add_ln51_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_33"/></StgValue>
</operation>

<operation id="4983" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4670" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:464  %c_addr_32 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_33

]]></Node>
<StgValue><ssdm name="c_addr_32"/></StgValue>
</operation>

<operation id="4984" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4671" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:465  store i32 %c_buff_load_32, i32* %c_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4985" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4672" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:466  %c_buff_load_33 = load i32* %c_buff_addr_33, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_33"/></StgValue>
</operation>

<operation id="4986" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4673" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:467  %add_ln51_29 = add i14 %phi_mul211, 33

]]></Node>
<StgValue><ssdm name="add_ln51_29"/></StgValue>
</operation>

<operation id="4987" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4674" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:468  %zext_ln51_34 = zext i14 %add_ln51_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_34"/></StgValue>
</operation>

<operation id="4988" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4675" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:469  %c_addr_33 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_34

]]></Node>
<StgValue><ssdm name="c_addr_33"/></StgValue>
</operation>

<operation id="4989" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4676" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:470  store i32 %c_buff_load_33, i32* %c_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="4990" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4677" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:471  %c_buff_load_34 = load i32* %c_buff_addr_34, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_34"/></StgValue>
</operation>

<operation id="4991" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:476  %c_buff_load_35 = load i32* %c_buff_addr_35, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_35"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="4992" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:109  %add_ln51_128 = add i14 %phi_mul209, 36

]]></Node>
<StgValue><ssdm name="add_ln51_128"/></StgValue>
</operation>

<operation id="4993" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4316" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:110  %zext_ln51_135 = zext i14 %add_ln51_128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_135"/></StgValue>
</operation>

<operation id="4994" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4317" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:111  %c_buff_addr_36 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_135

]]></Node>
<StgValue><ssdm name="c_buff_addr_36"/></StgValue>
</operation>

<operation id="4995" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4318" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:112  %add_ln51_129 = add i14 %phi_mul209, 37

]]></Node>
<StgValue><ssdm name="add_ln51_129"/></StgValue>
</operation>

<operation id="4996" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4319" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:113  %zext_ln51_136 = zext i14 %add_ln51_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_136"/></StgValue>
</operation>

<operation id="4997" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4320" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:114  %c_buff_addr_37 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_136

]]></Node>
<StgValue><ssdm name="c_buff_addr_37"/></StgValue>
</operation>

<operation id="4998" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4677" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:471  %c_buff_load_34 = load i32* %c_buff_addr_34, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_34"/></StgValue>
</operation>

<operation id="4999" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4678" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:472  %add_ln51_30 = add i14 %phi_mul211, 34

]]></Node>
<StgValue><ssdm name="add_ln51_30"/></StgValue>
</operation>

<operation id="5000" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4679" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:473  %zext_ln51_35 = zext i14 %add_ln51_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_35"/></StgValue>
</operation>

<operation id="5001" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4680" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:474  %c_addr_34 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_35

]]></Node>
<StgValue><ssdm name="c_addr_34"/></StgValue>
</operation>

<operation id="5002" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4681" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:475  store i32 %c_buff_load_34, i32* %c_addr_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5003" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4682" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:476  %c_buff_load_35 = load i32* %c_buff_addr_35, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_35"/></StgValue>
</operation>

<operation id="5004" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4683" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:477  %add_ln51_31 = add i14 %phi_mul211, 35

]]></Node>
<StgValue><ssdm name="add_ln51_31"/></StgValue>
</operation>

<operation id="5005" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4684" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:478  %zext_ln51_36 = zext i14 %add_ln51_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_36"/></StgValue>
</operation>

<operation id="5006" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4685" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:479  %c_addr_35 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_36

]]></Node>
<StgValue><ssdm name="c_addr_35"/></StgValue>
</operation>

<operation id="5007" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4686" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:480  store i32 %c_buff_load_35, i32* %c_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5008" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:481  %c_buff_load_36 = load i32* %c_buff_addr_36, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_36"/></StgValue>
</operation>

<operation id="5009" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4692" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:486  %c_buff_load_37 = load i32* %c_buff_addr_37, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_37"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="5010" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:115  %add_ln51_130 = add i14 %phi_mul209, 38

]]></Node>
<StgValue><ssdm name="add_ln51_130"/></StgValue>
</operation>

<operation id="5011" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4322" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:116  %zext_ln51_137 = zext i14 %add_ln51_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_137"/></StgValue>
</operation>

<operation id="5012" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4323" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:117  %c_buff_addr_38 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_137

]]></Node>
<StgValue><ssdm name="c_buff_addr_38"/></StgValue>
</operation>

<operation id="5013" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4324" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:118  %add_ln51_131 = add i14 %phi_mul209, 39

]]></Node>
<StgValue><ssdm name="add_ln51_131"/></StgValue>
</operation>

<operation id="5014" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4325" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:119  %zext_ln51_138 = zext i14 %add_ln51_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_138"/></StgValue>
</operation>

<operation id="5015" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4326" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:120  %c_buff_addr_39 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_138

]]></Node>
<StgValue><ssdm name="c_buff_addr_39"/></StgValue>
</operation>

<operation id="5016" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4687" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:481  %c_buff_load_36 = load i32* %c_buff_addr_36, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_36"/></StgValue>
</operation>

<operation id="5017" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4688" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:482  %add_ln51_32 = add i14 %phi_mul211, 36

]]></Node>
<StgValue><ssdm name="add_ln51_32"/></StgValue>
</operation>

<operation id="5018" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4689" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:483  %zext_ln51_37 = zext i14 %add_ln51_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_37"/></StgValue>
</operation>

<operation id="5019" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4690" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:484  %c_addr_36 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_37

]]></Node>
<StgValue><ssdm name="c_addr_36"/></StgValue>
</operation>

<operation id="5020" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4691" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:485  store i32 %c_buff_load_36, i32* %c_addr_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5021" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4692" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:486  %c_buff_load_37 = load i32* %c_buff_addr_37, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_37"/></StgValue>
</operation>

<operation id="5022" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4693" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:487  %add_ln51_33 = add i14 %phi_mul211, 37

]]></Node>
<StgValue><ssdm name="add_ln51_33"/></StgValue>
</operation>

<operation id="5023" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4694" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:488  %zext_ln51_38 = zext i14 %add_ln51_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_38"/></StgValue>
</operation>

<operation id="5024" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4695" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:489  %c_addr_37 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_38

]]></Node>
<StgValue><ssdm name="c_addr_37"/></StgValue>
</operation>

<operation id="5025" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4696" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:490  store i32 %c_buff_load_37, i32* %c_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5026" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:491  %c_buff_load_38 = load i32* %c_buff_addr_38, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_38"/></StgValue>
</operation>

<operation id="5027" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:496  %c_buff_load_39 = load i32* %c_buff_addr_39, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_39"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="5028" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:121  %add_ln51_132 = add i14 %phi_mul209, 40

]]></Node>
<StgValue><ssdm name="add_ln51_132"/></StgValue>
</operation>

<operation id="5029" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4328" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:122  %zext_ln51_139 = zext i14 %add_ln51_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_139"/></StgValue>
</operation>

<operation id="5030" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4329" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:123  %c_buff_addr_40 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_139

]]></Node>
<StgValue><ssdm name="c_buff_addr_40"/></StgValue>
</operation>

<operation id="5031" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4330" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:124  %add_ln51_133 = add i14 %phi_mul209, 41

]]></Node>
<StgValue><ssdm name="add_ln51_133"/></StgValue>
</operation>

<operation id="5032" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4331" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:125  %zext_ln51_140 = zext i14 %add_ln51_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_140"/></StgValue>
</operation>

<operation id="5033" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4332" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:126  %c_buff_addr_41 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_140

]]></Node>
<StgValue><ssdm name="c_buff_addr_41"/></StgValue>
</operation>

<operation id="5034" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4697" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:491  %c_buff_load_38 = load i32* %c_buff_addr_38, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_38"/></StgValue>
</operation>

<operation id="5035" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4698" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:492  %add_ln51_34 = add i14 %phi_mul211, 38

]]></Node>
<StgValue><ssdm name="add_ln51_34"/></StgValue>
</operation>

<operation id="5036" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4699" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:493  %zext_ln51_39 = zext i14 %add_ln51_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_39"/></StgValue>
</operation>

<operation id="5037" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4700" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:494  %c_addr_38 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_39

]]></Node>
<StgValue><ssdm name="c_addr_38"/></StgValue>
</operation>

<operation id="5038" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4701" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:495  store i32 %c_buff_load_38, i32* %c_addr_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5039" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4702" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:496  %c_buff_load_39 = load i32* %c_buff_addr_39, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_39"/></StgValue>
</operation>

<operation id="5040" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4703" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:497  %add_ln51_35 = add i14 %phi_mul211, 39

]]></Node>
<StgValue><ssdm name="add_ln51_35"/></StgValue>
</operation>

<operation id="5041" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4704" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:498  %zext_ln51_40 = zext i14 %add_ln51_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_40"/></StgValue>
</operation>

<operation id="5042" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4705" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:499  %c_addr_39 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_40

]]></Node>
<StgValue><ssdm name="c_addr_39"/></StgValue>
</operation>

<operation id="5043" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4706" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:500  store i32 %c_buff_load_39, i32* %c_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5044" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4707" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:501  %c_buff_load_40 = load i32* %c_buff_addr_40, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_40"/></StgValue>
</operation>

<operation id="5045" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:506  %c_buff_load_41 = load i32* %c_buff_addr_41, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_41"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="5046" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4333" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:127  %add_ln51_134 = add i14 %phi_mul209, 42

]]></Node>
<StgValue><ssdm name="add_ln51_134"/></StgValue>
</operation>

<operation id="5047" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4334" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:128  %zext_ln51_141 = zext i14 %add_ln51_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_141"/></StgValue>
</operation>

<operation id="5048" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:129  %c_buff_addr_42 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_141

]]></Node>
<StgValue><ssdm name="c_buff_addr_42"/></StgValue>
</operation>

<operation id="5049" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:130  %add_ln51_135 = add i14 %phi_mul209, 43

]]></Node>
<StgValue><ssdm name="add_ln51_135"/></StgValue>
</operation>

<operation id="5050" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4337" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:131  %zext_ln51_142 = zext i14 %add_ln51_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_142"/></StgValue>
</operation>

<operation id="5051" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4338" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:132  %c_buff_addr_43 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_142

]]></Node>
<StgValue><ssdm name="c_buff_addr_43"/></StgValue>
</operation>

<operation id="5052" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4707" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:501  %c_buff_load_40 = load i32* %c_buff_addr_40, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_40"/></StgValue>
</operation>

<operation id="5053" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4708" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:502  %add_ln51_36 = add i14 %phi_mul211, 40

]]></Node>
<StgValue><ssdm name="add_ln51_36"/></StgValue>
</operation>

<operation id="5054" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4709" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:503  %zext_ln51_41 = zext i14 %add_ln51_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_41"/></StgValue>
</operation>

<operation id="5055" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4710" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:504  %c_addr_40 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_41

]]></Node>
<StgValue><ssdm name="c_addr_40"/></StgValue>
</operation>

<operation id="5056" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4711" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:505  store i32 %c_buff_load_40, i32* %c_addr_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5057" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4712" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:506  %c_buff_load_41 = load i32* %c_buff_addr_41, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_41"/></StgValue>
</operation>

<operation id="5058" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4713" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:507  %add_ln51_37 = add i14 %phi_mul211, 41

]]></Node>
<StgValue><ssdm name="add_ln51_37"/></StgValue>
</operation>

<operation id="5059" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4714" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:508  %zext_ln51_42 = zext i14 %add_ln51_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_42"/></StgValue>
</operation>

<operation id="5060" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4715" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:509  %c_addr_41 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_42

]]></Node>
<StgValue><ssdm name="c_addr_41"/></StgValue>
</operation>

<operation id="5061" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4716" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:510  store i32 %c_buff_load_41, i32* %c_addr_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5062" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:511  %c_buff_load_42 = load i32* %c_buff_addr_42, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_42"/></StgValue>
</operation>

<operation id="5063" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4722" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:516  %c_buff_load_43 = load i32* %c_buff_addr_43, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_43"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="5064" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4339" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:133  %add_ln51_136 = add i14 %phi_mul209, 44

]]></Node>
<StgValue><ssdm name="add_ln51_136"/></StgValue>
</operation>

<operation id="5065" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4340" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:134  %zext_ln51_143 = zext i14 %add_ln51_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_143"/></StgValue>
</operation>

<operation id="5066" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4341" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:135  %c_buff_addr_44 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_143

]]></Node>
<StgValue><ssdm name="c_buff_addr_44"/></StgValue>
</operation>

<operation id="5067" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4342" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:136  %add_ln51_137 = add i14 %phi_mul209, 45

]]></Node>
<StgValue><ssdm name="add_ln51_137"/></StgValue>
</operation>

<operation id="5068" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4343" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:137  %zext_ln51_144 = zext i14 %add_ln51_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_144"/></StgValue>
</operation>

<operation id="5069" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4344" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:138  %c_buff_addr_45 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_144

]]></Node>
<StgValue><ssdm name="c_buff_addr_45"/></StgValue>
</operation>

<operation id="5070" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4717" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:511  %c_buff_load_42 = load i32* %c_buff_addr_42, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_42"/></StgValue>
</operation>

<operation id="5071" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4718" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:512  %add_ln51_38 = add i14 %phi_mul211, 42

]]></Node>
<StgValue><ssdm name="add_ln51_38"/></StgValue>
</operation>

<operation id="5072" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4719" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:513  %zext_ln51_43 = zext i14 %add_ln51_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_43"/></StgValue>
</operation>

<operation id="5073" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4720" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:514  %c_addr_42 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_43

]]></Node>
<StgValue><ssdm name="c_addr_42"/></StgValue>
</operation>

<operation id="5074" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:515  store i32 %c_buff_load_42, i32* %c_addr_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5075" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4722" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:516  %c_buff_load_43 = load i32* %c_buff_addr_43, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_43"/></StgValue>
</operation>

<operation id="5076" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4723" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:517  %add_ln51_39 = add i14 %phi_mul211, 43

]]></Node>
<StgValue><ssdm name="add_ln51_39"/></StgValue>
</operation>

<operation id="5077" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4724" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:518  %zext_ln51_44 = zext i14 %add_ln51_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_44"/></StgValue>
</operation>

<operation id="5078" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4725" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:519  %c_addr_43 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_44

]]></Node>
<StgValue><ssdm name="c_addr_43"/></StgValue>
</operation>

<operation id="5079" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4726" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:520  store i32 %c_buff_load_43, i32* %c_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5080" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:521  %c_buff_load_44 = load i32* %c_buff_addr_44, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_44"/></StgValue>
</operation>

<operation id="5081" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4732" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:526  %c_buff_load_45 = load i32* %c_buff_addr_45, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_45"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="5082" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4345" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:139  %add_ln51_138 = add i14 %phi_mul209, 46

]]></Node>
<StgValue><ssdm name="add_ln51_138"/></StgValue>
</operation>

<operation id="5083" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4346" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:140  %zext_ln51_145 = zext i14 %add_ln51_138 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_145"/></StgValue>
</operation>

<operation id="5084" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4347" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:141  %c_buff_addr_46 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_145

]]></Node>
<StgValue><ssdm name="c_buff_addr_46"/></StgValue>
</operation>

<operation id="5085" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4348" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:142  %add_ln51_139 = add i14 %phi_mul209, 47

]]></Node>
<StgValue><ssdm name="add_ln51_139"/></StgValue>
</operation>

<operation id="5086" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4349" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:143  %zext_ln51_146 = zext i14 %add_ln51_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_146"/></StgValue>
</operation>

<operation id="5087" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4350" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:144  %c_buff_addr_47 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_146

]]></Node>
<StgValue><ssdm name="c_buff_addr_47"/></StgValue>
</operation>

<operation id="5088" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4727" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:521  %c_buff_load_44 = load i32* %c_buff_addr_44, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_44"/></StgValue>
</operation>

<operation id="5089" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4728" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:522  %add_ln51_40 = add i14 %phi_mul211, 44

]]></Node>
<StgValue><ssdm name="add_ln51_40"/></StgValue>
</operation>

<operation id="5090" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4729" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:523  %zext_ln51_45 = zext i14 %add_ln51_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_45"/></StgValue>
</operation>

<operation id="5091" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4730" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:524  %c_addr_44 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_45

]]></Node>
<StgValue><ssdm name="c_addr_44"/></StgValue>
</operation>

<operation id="5092" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4731" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:525  store i32 %c_buff_load_44, i32* %c_addr_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5093" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4732" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:526  %c_buff_load_45 = load i32* %c_buff_addr_45, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_45"/></StgValue>
</operation>

<operation id="5094" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4733" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:527  %add_ln51_41 = add i14 %phi_mul211, 45

]]></Node>
<StgValue><ssdm name="add_ln51_41"/></StgValue>
</operation>

<operation id="5095" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4734" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:528  %zext_ln51_46 = zext i14 %add_ln51_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_46"/></StgValue>
</operation>

<operation id="5096" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4735" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:529  %c_addr_45 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_46

]]></Node>
<StgValue><ssdm name="c_addr_45"/></StgValue>
</operation>

<operation id="5097" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4736" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:530  store i32 %c_buff_load_45, i32* %c_addr_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5098" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4737" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:531  %c_buff_load_46 = load i32* %c_buff_addr_46, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_46"/></StgValue>
</operation>

<operation id="5099" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:536  %c_buff_load_47 = load i32* %c_buff_addr_47, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_47"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="5100" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4351" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:145  %add_ln51_140 = add i14 %phi_mul209, 48

]]></Node>
<StgValue><ssdm name="add_ln51_140"/></StgValue>
</operation>

<operation id="5101" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4352" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:146  %zext_ln51_147 = zext i14 %add_ln51_140 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_147"/></StgValue>
</operation>

<operation id="5102" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4353" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:147  %c_buff_addr_48 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_147

]]></Node>
<StgValue><ssdm name="c_buff_addr_48"/></StgValue>
</operation>

<operation id="5103" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4354" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:148  %add_ln51_141 = add i14 %phi_mul209, 49

]]></Node>
<StgValue><ssdm name="add_ln51_141"/></StgValue>
</operation>

<operation id="5104" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4355" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:149  %zext_ln51_148 = zext i14 %add_ln51_141 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_148"/></StgValue>
</operation>

<operation id="5105" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4356" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:150  %c_buff_addr_49 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_148

]]></Node>
<StgValue><ssdm name="c_buff_addr_49"/></StgValue>
</operation>

<operation id="5106" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4737" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:531  %c_buff_load_46 = load i32* %c_buff_addr_46, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_46"/></StgValue>
</operation>

<operation id="5107" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4738" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:532  %add_ln51_42 = add i14 %phi_mul211, 46

]]></Node>
<StgValue><ssdm name="add_ln51_42"/></StgValue>
</operation>

<operation id="5108" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4739" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:533  %zext_ln51_47 = zext i14 %add_ln51_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_47"/></StgValue>
</operation>

<operation id="5109" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4740" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:534  %c_addr_46 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_47

]]></Node>
<StgValue><ssdm name="c_addr_46"/></StgValue>
</operation>

<operation id="5110" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4741" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:535  store i32 %c_buff_load_46, i32* %c_addr_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5111" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4742" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:536  %c_buff_load_47 = load i32* %c_buff_addr_47, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_47"/></StgValue>
</operation>

<operation id="5112" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4743" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:537  %add_ln51_43 = add i14 %phi_mul211, 47

]]></Node>
<StgValue><ssdm name="add_ln51_43"/></StgValue>
</operation>

<operation id="5113" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4744" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:538  %zext_ln51_48 = zext i14 %add_ln51_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_48"/></StgValue>
</operation>

<operation id="5114" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4745" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:539  %c_addr_47 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_48

]]></Node>
<StgValue><ssdm name="c_addr_47"/></StgValue>
</operation>

<operation id="5115" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4746" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:540  store i32 %c_buff_load_47, i32* %c_addr_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5116" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:541  %c_buff_load_48 = load i32* %c_buff_addr_48, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_48"/></StgValue>
</operation>

<operation id="5117" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4752" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:546  %c_buff_load_49 = load i32* %c_buff_addr_49, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_49"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="5118" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4357" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:151  %add_ln51_142 = add i14 %phi_mul209, 50

]]></Node>
<StgValue><ssdm name="add_ln51_142"/></StgValue>
</operation>

<operation id="5119" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4358" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:152  %zext_ln51_149 = zext i14 %add_ln51_142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_149"/></StgValue>
</operation>

<operation id="5120" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4359" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:153  %c_buff_addr_50 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_149

]]></Node>
<StgValue><ssdm name="c_buff_addr_50"/></StgValue>
</operation>

<operation id="5121" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4360" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:154  %add_ln51_143 = add i14 %phi_mul209, 51

]]></Node>
<StgValue><ssdm name="add_ln51_143"/></StgValue>
</operation>

<operation id="5122" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4361" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:155  %zext_ln51_150 = zext i14 %add_ln51_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_150"/></StgValue>
</operation>

<operation id="5123" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4362" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:156  %c_buff_addr_51 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_150

]]></Node>
<StgValue><ssdm name="c_buff_addr_51"/></StgValue>
</operation>

<operation id="5124" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4747" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:541  %c_buff_load_48 = load i32* %c_buff_addr_48, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_48"/></StgValue>
</operation>

<operation id="5125" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4748" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:542  %add_ln51_44 = add i14 %phi_mul211, 48

]]></Node>
<StgValue><ssdm name="add_ln51_44"/></StgValue>
</operation>

<operation id="5126" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4749" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:543  %zext_ln51_49 = zext i14 %add_ln51_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_49"/></StgValue>
</operation>

<operation id="5127" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4750" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:544  %c_addr_48 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_49

]]></Node>
<StgValue><ssdm name="c_addr_48"/></StgValue>
</operation>

<operation id="5128" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4751" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:545  store i32 %c_buff_load_48, i32* %c_addr_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5129" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4752" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:546  %c_buff_load_49 = load i32* %c_buff_addr_49, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_49"/></StgValue>
</operation>

<operation id="5130" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4753" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:547  %add_ln51_45 = add i14 %phi_mul211, 49

]]></Node>
<StgValue><ssdm name="add_ln51_45"/></StgValue>
</operation>

<operation id="5131" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4754" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:548  %zext_ln51_50 = zext i14 %add_ln51_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_50"/></StgValue>
</operation>

<operation id="5132" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4755" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:549  %c_addr_49 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_50

]]></Node>
<StgValue><ssdm name="c_addr_49"/></StgValue>
</operation>

<operation id="5133" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4756" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:550  store i32 %c_buff_load_49, i32* %c_addr_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5134" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:551  %c_buff_load_50 = load i32* %c_buff_addr_50, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_50"/></StgValue>
</operation>

<operation id="5135" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:556  %c_buff_load_51 = load i32* %c_buff_addr_51, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_51"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="5136" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4363" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:157  %add_ln51_144 = add i14 %phi_mul209, 52

]]></Node>
<StgValue><ssdm name="add_ln51_144"/></StgValue>
</operation>

<operation id="5137" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4364" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:158  %zext_ln51_151 = zext i14 %add_ln51_144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_151"/></StgValue>
</operation>

<operation id="5138" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4365" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:159  %c_buff_addr_52 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_151

]]></Node>
<StgValue><ssdm name="c_buff_addr_52"/></StgValue>
</operation>

<operation id="5139" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4366" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:160  %add_ln51_145 = add i14 %phi_mul209, 53

]]></Node>
<StgValue><ssdm name="add_ln51_145"/></StgValue>
</operation>

<operation id="5140" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4367" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:161  %zext_ln51_152 = zext i14 %add_ln51_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_152"/></StgValue>
</operation>

<operation id="5141" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4368" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:162  %c_buff_addr_53 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_152

]]></Node>
<StgValue><ssdm name="c_buff_addr_53"/></StgValue>
</operation>

<operation id="5142" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4757" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:551  %c_buff_load_50 = load i32* %c_buff_addr_50, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_50"/></StgValue>
</operation>

<operation id="5143" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4758" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:552  %add_ln51_46 = add i14 %phi_mul211, 50

]]></Node>
<StgValue><ssdm name="add_ln51_46"/></StgValue>
</operation>

<operation id="5144" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4759" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:553  %zext_ln51_51 = zext i14 %add_ln51_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_51"/></StgValue>
</operation>

<operation id="5145" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4760" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:554  %c_addr_50 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_51

]]></Node>
<StgValue><ssdm name="c_addr_50"/></StgValue>
</operation>

<operation id="5146" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4761" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:555  store i32 %c_buff_load_50, i32* %c_addr_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5147" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4762" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:556  %c_buff_load_51 = load i32* %c_buff_addr_51, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_51"/></StgValue>
</operation>

<operation id="5148" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4763" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:557  %add_ln51_47 = add i14 %phi_mul211, 51

]]></Node>
<StgValue><ssdm name="add_ln51_47"/></StgValue>
</operation>

<operation id="5149" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4764" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:558  %zext_ln51_52 = zext i14 %add_ln51_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_52"/></StgValue>
</operation>

<operation id="5150" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4765" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:559  %c_addr_51 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_52

]]></Node>
<StgValue><ssdm name="c_addr_51"/></StgValue>
</operation>

<operation id="5151" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4766" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:560  store i32 %c_buff_load_51, i32* %c_addr_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5152" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:561  %c_buff_load_52 = load i32* %c_buff_addr_52, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_52"/></StgValue>
</operation>

<operation id="5153" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:566  %c_buff_load_53 = load i32* %c_buff_addr_53, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_53"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="5154" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4369" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:163  %add_ln51_146 = add i14 %phi_mul209, 54

]]></Node>
<StgValue><ssdm name="add_ln51_146"/></StgValue>
</operation>

<operation id="5155" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4370" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:164  %zext_ln51_153 = zext i14 %add_ln51_146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_153"/></StgValue>
</operation>

<operation id="5156" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4371" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:165  %c_buff_addr_54 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_153

]]></Node>
<StgValue><ssdm name="c_buff_addr_54"/></StgValue>
</operation>

<operation id="5157" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4372" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:166  %add_ln51_147 = add i14 %phi_mul209, 55

]]></Node>
<StgValue><ssdm name="add_ln51_147"/></StgValue>
</operation>

<operation id="5158" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4373" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:167  %zext_ln51_154 = zext i14 %add_ln51_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_154"/></StgValue>
</operation>

<operation id="5159" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4374" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:168  %c_buff_addr_55 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_154

]]></Node>
<StgValue><ssdm name="c_buff_addr_55"/></StgValue>
</operation>

<operation id="5160" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4767" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:561  %c_buff_load_52 = load i32* %c_buff_addr_52, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_52"/></StgValue>
</operation>

<operation id="5161" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4768" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:562  %add_ln51_48 = add i14 %phi_mul211, 52

]]></Node>
<StgValue><ssdm name="add_ln51_48"/></StgValue>
</operation>

<operation id="5162" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4769" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:563  %zext_ln51_53 = zext i14 %add_ln51_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_53"/></StgValue>
</operation>

<operation id="5163" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4770" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:564  %c_addr_52 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_53

]]></Node>
<StgValue><ssdm name="c_addr_52"/></StgValue>
</operation>

<operation id="5164" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4771" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:565  store i32 %c_buff_load_52, i32* %c_addr_52, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5165" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4772" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:566  %c_buff_load_53 = load i32* %c_buff_addr_53, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_53"/></StgValue>
</operation>

<operation id="5166" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4773" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:567  %add_ln51_49 = add i14 %phi_mul211, 53

]]></Node>
<StgValue><ssdm name="add_ln51_49"/></StgValue>
</operation>

<operation id="5167" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4774" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:568  %zext_ln51_54 = zext i14 %add_ln51_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_54"/></StgValue>
</operation>

<operation id="5168" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4775" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:569  %c_addr_53 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_54

]]></Node>
<StgValue><ssdm name="c_addr_53"/></StgValue>
</operation>

<operation id="5169" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4776" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:570  store i32 %c_buff_load_53, i32* %c_addr_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5170" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:571  %c_buff_load_54 = load i32* %c_buff_addr_54, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_54"/></StgValue>
</operation>

<operation id="5171" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:576  %c_buff_load_55 = load i32* %c_buff_addr_55, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_55"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="5172" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4375" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:169  %add_ln51_148 = add i14 %phi_mul209, 56

]]></Node>
<StgValue><ssdm name="add_ln51_148"/></StgValue>
</operation>

<operation id="5173" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4376" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:170  %zext_ln51_155 = zext i14 %add_ln51_148 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_155"/></StgValue>
</operation>

<operation id="5174" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4377" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:171  %c_buff_addr_56 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_155

]]></Node>
<StgValue><ssdm name="c_buff_addr_56"/></StgValue>
</operation>

<operation id="5175" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4378" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:172  %add_ln51_149 = add i14 %phi_mul209, 57

]]></Node>
<StgValue><ssdm name="add_ln51_149"/></StgValue>
</operation>

<operation id="5176" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4379" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:173  %zext_ln51_156 = zext i14 %add_ln51_149 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_156"/></StgValue>
</operation>

<operation id="5177" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4380" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:174  %c_buff_addr_57 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_156

]]></Node>
<StgValue><ssdm name="c_buff_addr_57"/></StgValue>
</operation>

<operation id="5178" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4777" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:571  %c_buff_load_54 = load i32* %c_buff_addr_54, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_54"/></StgValue>
</operation>

<operation id="5179" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4778" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:572  %add_ln51_50 = add i14 %phi_mul211, 54

]]></Node>
<StgValue><ssdm name="add_ln51_50"/></StgValue>
</operation>

<operation id="5180" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4779" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:573  %zext_ln51_55 = zext i14 %add_ln51_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_55"/></StgValue>
</operation>

<operation id="5181" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4780" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:574  %c_addr_54 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_55

]]></Node>
<StgValue><ssdm name="c_addr_54"/></StgValue>
</operation>

<operation id="5182" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4781" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:575  store i32 %c_buff_load_54, i32* %c_addr_54, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5183" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4782" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:576  %c_buff_load_55 = load i32* %c_buff_addr_55, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_55"/></StgValue>
</operation>

<operation id="5184" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4783" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:577  %add_ln51_51 = add i14 %phi_mul211, 55

]]></Node>
<StgValue><ssdm name="add_ln51_51"/></StgValue>
</operation>

<operation id="5185" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4784" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:578  %zext_ln51_56 = zext i14 %add_ln51_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_56"/></StgValue>
</operation>

<operation id="5186" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4785" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:579  %c_addr_55 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_56

]]></Node>
<StgValue><ssdm name="c_addr_55"/></StgValue>
</operation>

<operation id="5187" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4786" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:580  store i32 %c_buff_load_55, i32* %c_addr_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5188" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:581  %c_buff_load_56 = load i32* %c_buff_addr_56, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_56"/></StgValue>
</operation>

<operation id="5189" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:586  %c_buff_load_57 = load i32* %c_buff_addr_57, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_57"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="5190" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:175  %add_ln51_150 = add i14 %phi_mul209, 58

]]></Node>
<StgValue><ssdm name="add_ln51_150"/></StgValue>
</operation>

<operation id="5191" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4382" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:176  %zext_ln51_157 = zext i14 %add_ln51_150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_157"/></StgValue>
</operation>

<operation id="5192" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4383" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:177  %c_buff_addr_58 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_157

]]></Node>
<StgValue><ssdm name="c_buff_addr_58"/></StgValue>
</operation>

<operation id="5193" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4384" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:178  %add_ln51_151 = add i14 %phi_mul209, 59

]]></Node>
<StgValue><ssdm name="add_ln51_151"/></StgValue>
</operation>

<operation id="5194" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4385" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:179  %zext_ln51_158 = zext i14 %add_ln51_151 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_158"/></StgValue>
</operation>

<operation id="5195" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4386" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:180  %c_buff_addr_59 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_158

]]></Node>
<StgValue><ssdm name="c_buff_addr_59"/></StgValue>
</operation>

<operation id="5196" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4787" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:581  %c_buff_load_56 = load i32* %c_buff_addr_56, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_56"/></StgValue>
</operation>

<operation id="5197" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4788" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:582  %add_ln51_52 = add i14 %phi_mul211, 56

]]></Node>
<StgValue><ssdm name="add_ln51_52"/></StgValue>
</operation>

<operation id="5198" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4789" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:583  %zext_ln51_57 = zext i14 %add_ln51_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_57"/></StgValue>
</operation>

<operation id="5199" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4790" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:584  %c_addr_56 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_57

]]></Node>
<StgValue><ssdm name="c_addr_56"/></StgValue>
</operation>

<operation id="5200" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:585  store i32 %c_buff_load_56, i32* %c_addr_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5201" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:586  %c_buff_load_57 = load i32* %c_buff_addr_57, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_57"/></StgValue>
</operation>

<operation id="5202" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4793" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:587  %add_ln51_53 = add i14 %phi_mul211, 57

]]></Node>
<StgValue><ssdm name="add_ln51_53"/></StgValue>
</operation>

<operation id="5203" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4794" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:588  %zext_ln51_58 = zext i14 %add_ln51_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_58"/></StgValue>
</operation>

<operation id="5204" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4795" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:589  %c_addr_57 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_58

]]></Node>
<StgValue><ssdm name="c_addr_57"/></StgValue>
</operation>

<operation id="5205" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4796" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:590  store i32 %c_buff_load_57, i32* %c_addr_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5206" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:591  %c_buff_load_58 = load i32* %c_buff_addr_58, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_58"/></StgValue>
</operation>

<operation id="5207" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4802" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:596  %c_buff_load_59 = load i32* %c_buff_addr_59, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_59"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="5208" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4387" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:181  %add_ln51_152 = add i14 %phi_mul209, 60

]]></Node>
<StgValue><ssdm name="add_ln51_152"/></StgValue>
</operation>

<operation id="5209" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4388" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:182  %zext_ln51_159 = zext i14 %add_ln51_152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_159"/></StgValue>
</operation>

<operation id="5210" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4389" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:183  %c_buff_addr_60 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_159

]]></Node>
<StgValue><ssdm name="c_buff_addr_60"/></StgValue>
</operation>

<operation id="5211" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4390" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:184  %add_ln51_153 = add i14 %phi_mul209, 61

]]></Node>
<StgValue><ssdm name="add_ln51_153"/></StgValue>
</operation>

<operation id="5212" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4391" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:185  %zext_ln51_160 = zext i14 %add_ln51_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_160"/></StgValue>
</operation>

<operation id="5213" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4392" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:186  %c_buff_addr_61 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_160

]]></Node>
<StgValue><ssdm name="c_buff_addr_61"/></StgValue>
</operation>

<operation id="5214" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4797" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:591  %c_buff_load_58 = load i32* %c_buff_addr_58, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_58"/></StgValue>
</operation>

<operation id="5215" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4798" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:592  %add_ln51_54 = add i14 %phi_mul211, 58

]]></Node>
<StgValue><ssdm name="add_ln51_54"/></StgValue>
</operation>

<operation id="5216" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4799" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:593  %zext_ln51_59 = zext i14 %add_ln51_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_59"/></StgValue>
</operation>

<operation id="5217" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4800" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:594  %c_addr_58 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_59

]]></Node>
<StgValue><ssdm name="c_addr_58"/></StgValue>
</operation>

<operation id="5218" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4801" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:595  store i32 %c_buff_load_58, i32* %c_addr_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5219" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4802" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:596  %c_buff_load_59 = load i32* %c_buff_addr_59, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_59"/></StgValue>
</operation>

<operation id="5220" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4803" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:597  %add_ln51_55 = add i14 %phi_mul211, 59

]]></Node>
<StgValue><ssdm name="add_ln51_55"/></StgValue>
</operation>

<operation id="5221" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4804" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:598  %zext_ln51_60 = zext i14 %add_ln51_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_60"/></StgValue>
</operation>

<operation id="5222" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4805" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:599  %c_addr_59 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_60

]]></Node>
<StgValue><ssdm name="c_addr_59"/></StgValue>
</operation>

<operation id="5223" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4806" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:600  store i32 %c_buff_load_59, i32* %c_addr_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5224" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4807" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:601  %c_buff_load_60 = load i32* %c_buff_addr_60, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_60"/></StgValue>
</operation>

<operation id="5225" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:606  %c_buff_load_61 = load i32* %c_buff_addr_61, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_61"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="5226" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4393" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:187  %add_ln51_154 = add i14 %phi_mul209, 62

]]></Node>
<StgValue><ssdm name="add_ln51_154"/></StgValue>
</operation>

<operation id="5227" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4394" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:188  %zext_ln51_161 = zext i14 %add_ln51_154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_161"/></StgValue>
</operation>

<operation id="5228" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4395" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:189  %c_buff_addr_62 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_161

]]></Node>
<StgValue><ssdm name="c_buff_addr_62"/></StgValue>
</operation>

<operation id="5229" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4396" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:190  %add_ln51_155 = add i14 %phi_mul209, 63

]]></Node>
<StgValue><ssdm name="add_ln51_155"/></StgValue>
</operation>

<operation id="5230" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4397" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:191  %zext_ln51_162 = zext i14 %add_ln51_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_162"/></StgValue>
</operation>

<operation id="5231" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4398" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:192  %c_buff_addr_63 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_162

]]></Node>
<StgValue><ssdm name="c_buff_addr_63"/></StgValue>
</operation>

<operation id="5232" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4807" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:601  %c_buff_load_60 = load i32* %c_buff_addr_60, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_60"/></StgValue>
</operation>

<operation id="5233" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4808" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:602  %add_ln51_56 = add i14 %phi_mul211, 60

]]></Node>
<StgValue><ssdm name="add_ln51_56"/></StgValue>
</operation>

<operation id="5234" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4809" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:603  %zext_ln51_61 = zext i14 %add_ln51_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_61"/></StgValue>
</operation>

<operation id="5235" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4810" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:604  %c_addr_60 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_61

]]></Node>
<StgValue><ssdm name="c_addr_60"/></StgValue>
</operation>

<operation id="5236" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4811" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:605  store i32 %c_buff_load_60, i32* %c_addr_60, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5237" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:606  %c_buff_load_61 = load i32* %c_buff_addr_61, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_61"/></StgValue>
</operation>

<operation id="5238" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:607  %add_ln51_57 = add i14 %phi_mul211, 61

]]></Node>
<StgValue><ssdm name="add_ln51_57"/></StgValue>
</operation>

<operation id="5239" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4814" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:608  %zext_ln51_62 = zext i14 %add_ln51_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_62"/></StgValue>
</operation>

<operation id="5240" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4815" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:609  %c_addr_61 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_62

]]></Node>
<StgValue><ssdm name="c_addr_61"/></StgValue>
</operation>

<operation id="5241" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4816" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:610  store i32 %c_buff_load_61, i32* %c_addr_61, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5242" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:611  %c_buff_load_62 = load i32* %c_buff_addr_62, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_62"/></StgValue>
</operation>

<operation id="5243" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:616  %c_buff_load_63 = load i32* %c_buff_addr_63, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_63"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="5244" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4399" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:193  %add_ln51_156 = add i14 %phi_mul209, 64

]]></Node>
<StgValue><ssdm name="add_ln51_156"/></StgValue>
</operation>

<operation id="5245" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4400" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:194  %zext_ln51_163 = zext i14 %add_ln51_156 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_163"/></StgValue>
</operation>

<operation id="5246" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4401" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:195  %c_buff_addr_64 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_163

]]></Node>
<StgValue><ssdm name="c_buff_addr_64"/></StgValue>
</operation>

<operation id="5247" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4402" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:196  %add_ln51_157 = add i14 %phi_mul209, 65

]]></Node>
<StgValue><ssdm name="add_ln51_157"/></StgValue>
</operation>

<operation id="5248" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4403" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:197  %zext_ln51_164 = zext i14 %add_ln51_157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_164"/></StgValue>
</operation>

<operation id="5249" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4404" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:198  %c_buff_addr_65 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_164

]]></Node>
<StgValue><ssdm name="c_buff_addr_65"/></StgValue>
</operation>

<operation id="5250" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:611  %c_buff_load_62 = load i32* %c_buff_addr_62, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_62"/></StgValue>
</operation>

<operation id="5251" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4818" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:612  %add_ln51_58 = add i14 %phi_mul211, 62

]]></Node>
<StgValue><ssdm name="add_ln51_58"/></StgValue>
</operation>

<operation id="5252" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4819" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:613  %zext_ln51_63 = zext i14 %add_ln51_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_63"/></StgValue>
</operation>

<operation id="5253" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:614  %c_addr_62 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_63

]]></Node>
<StgValue><ssdm name="c_addr_62"/></StgValue>
</operation>

<operation id="5254" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:615  store i32 %c_buff_load_62, i32* %c_addr_62, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5255" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:616  %c_buff_load_63 = load i32* %c_buff_addr_63, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_63"/></StgValue>
</operation>

<operation id="5256" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:617  %add_ln51_59 = add i14 %phi_mul211, 63

]]></Node>
<StgValue><ssdm name="add_ln51_59"/></StgValue>
</operation>

<operation id="5257" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:618  %zext_ln51_64 = zext i14 %add_ln51_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_64"/></StgValue>
</operation>

<operation id="5258" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:619  %c_addr_63 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_64

]]></Node>
<StgValue><ssdm name="c_addr_63"/></StgValue>
</operation>

<operation id="5259" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:620  store i32 %c_buff_load_63, i32* %c_addr_63, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5260" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:621  %c_buff_load_64 = load i32* %c_buff_addr_64, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_64"/></StgValue>
</operation>

<operation id="5261" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:626  %c_buff_load_65 = load i32* %c_buff_addr_65, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_65"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="5262" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4405" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:199  %add_ln51_158 = add i14 %phi_mul209, 66

]]></Node>
<StgValue><ssdm name="add_ln51_158"/></StgValue>
</operation>

<operation id="5263" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4406" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:200  %zext_ln51_165 = zext i14 %add_ln51_158 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_165"/></StgValue>
</operation>

<operation id="5264" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4407" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:201  %c_buff_addr_66 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_165

]]></Node>
<StgValue><ssdm name="c_buff_addr_66"/></StgValue>
</operation>

<operation id="5265" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4408" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:202  %add_ln51_159 = add i14 %phi_mul209, 67

]]></Node>
<StgValue><ssdm name="add_ln51_159"/></StgValue>
</operation>

<operation id="5266" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4409" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:203  %zext_ln51_166 = zext i14 %add_ln51_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_166"/></StgValue>
</operation>

<operation id="5267" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4410" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:204  %c_buff_addr_67 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_166

]]></Node>
<StgValue><ssdm name="c_buff_addr_67"/></StgValue>
</operation>

<operation id="5268" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:621  %c_buff_load_64 = load i32* %c_buff_addr_64, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_64"/></StgValue>
</operation>

<operation id="5269" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:622  %add_ln51_60 = add i14 %phi_mul211, 64

]]></Node>
<StgValue><ssdm name="add_ln51_60"/></StgValue>
</operation>

<operation id="5270" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:623  %zext_ln51_65 = zext i14 %add_ln51_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_65"/></StgValue>
</operation>

<operation id="5271" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:624  %c_addr_64 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_65

]]></Node>
<StgValue><ssdm name="c_addr_64"/></StgValue>
</operation>

<operation id="5272" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:625  store i32 %c_buff_load_64, i32* %c_addr_64, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5273" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:626  %c_buff_load_65 = load i32* %c_buff_addr_65, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_65"/></StgValue>
</operation>

<operation id="5274" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:627  %add_ln51_61 = add i14 %phi_mul211, 65

]]></Node>
<StgValue><ssdm name="add_ln51_61"/></StgValue>
</operation>

<operation id="5275" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:628  %zext_ln51_66 = zext i14 %add_ln51_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_66"/></StgValue>
</operation>

<operation id="5276" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4835" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:629  %c_addr_65 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_66

]]></Node>
<StgValue><ssdm name="c_addr_65"/></StgValue>
</operation>

<operation id="5277" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:630  store i32 %c_buff_load_65, i32* %c_addr_65, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5278" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:631  %c_buff_load_66 = load i32* %c_buff_addr_66, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_66"/></StgValue>
</operation>

<operation id="5279" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:636  %c_buff_load_67 = load i32* %c_buff_addr_67, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_67"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="5280" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4411" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:205  %add_ln51_160 = add i14 %phi_mul209, 68

]]></Node>
<StgValue><ssdm name="add_ln51_160"/></StgValue>
</operation>

<operation id="5281" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4412" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:206  %zext_ln51_167 = zext i14 %add_ln51_160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_167"/></StgValue>
</operation>

<operation id="5282" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4413" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:207  %c_buff_addr_68 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_167

]]></Node>
<StgValue><ssdm name="c_buff_addr_68"/></StgValue>
</operation>

<operation id="5283" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4414" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:208  %add_ln51_161 = add i14 %phi_mul209, 69

]]></Node>
<StgValue><ssdm name="add_ln51_161"/></StgValue>
</operation>

<operation id="5284" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4415" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:209  %zext_ln51_168 = zext i14 %add_ln51_161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_168"/></StgValue>
</operation>

<operation id="5285" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4416" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:210  %c_buff_addr_69 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_168

]]></Node>
<StgValue><ssdm name="c_buff_addr_69"/></StgValue>
</operation>

<operation id="5286" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:631  %c_buff_load_66 = load i32* %c_buff_addr_66, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_66"/></StgValue>
</operation>

<operation id="5287" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4838" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:632  %add_ln51_62 = add i14 %phi_mul211, 66

]]></Node>
<StgValue><ssdm name="add_ln51_62"/></StgValue>
</operation>

<operation id="5288" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:633  %zext_ln51_67 = zext i14 %add_ln51_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_67"/></StgValue>
</operation>

<operation id="5289" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:634  %c_addr_66 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_67

]]></Node>
<StgValue><ssdm name="c_addr_66"/></StgValue>
</operation>

<operation id="5290" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:635  store i32 %c_buff_load_66, i32* %c_addr_66, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5291" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:636  %c_buff_load_67 = load i32* %c_buff_addr_67, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_67"/></StgValue>
</operation>

<operation id="5292" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:637  %add_ln51_63 = add i14 %phi_mul211, 67

]]></Node>
<StgValue><ssdm name="add_ln51_63"/></StgValue>
</operation>

<operation id="5293" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:638  %zext_ln51_68 = zext i14 %add_ln51_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_68"/></StgValue>
</operation>

<operation id="5294" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:639  %c_addr_67 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_68

]]></Node>
<StgValue><ssdm name="c_addr_67"/></StgValue>
</operation>

<operation id="5295" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4846" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:640  store i32 %c_buff_load_67, i32* %c_addr_67, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5296" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4847" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:641  %c_buff_load_68 = load i32* %c_buff_addr_68, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_68"/></StgValue>
</operation>

<operation id="5297" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:646  %c_buff_load_69 = load i32* %c_buff_addr_69, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_69"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="5298" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4417" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:211  %add_ln51_162 = add i14 %phi_mul209, 70

]]></Node>
<StgValue><ssdm name="add_ln51_162"/></StgValue>
</operation>

<operation id="5299" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4418" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:212  %zext_ln51_169 = zext i14 %add_ln51_162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_169"/></StgValue>
</operation>

<operation id="5300" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4419" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:213  %c_buff_addr_70 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_169

]]></Node>
<StgValue><ssdm name="c_buff_addr_70"/></StgValue>
</operation>

<operation id="5301" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4420" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:214  %add_ln51_163 = add i14 %phi_mul209, 71

]]></Node>
<StgValue><ssdm name="add_ln51_163"/></StgValue>
</operation>

<operation id="5302" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4421" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:215  %zext_ln51_170 = zext i14 %add_ln51_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_170"/></StgValue>
</operation>

<operation id="5303" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4422" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:216  %c_buff_addr_71 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_170

]]></Node>
<StgValue><ssdm name="c_buff_addr_71"/></StgValue>
</operation>

<operation id="5304" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4847" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:641  %c_buff_load_68 = load i32* %c_buff_addr_68, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_68"/></StgValue>
</operation>

<operation id="5305" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:642  %add_ln51_64 = add i14 %phi_mul211, 68

]]></Node>
<StgValue><ssdm name="add_ln51_64"/></StgValue>
</operation>

<operation id="5306" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:643  %zext_ln51_69 = zext i14 %add_ln51_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_69"/></StgValue>
</operation>

<operation id="5307" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4850" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:644  %c_addr_68 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_69

]]></Node>
<StgValue><ssdm name="c_addr_68"/></StgValue>
</operation>

<operation id="5308" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4851" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:645  store i32 %c_buff_load_68, i32* %c_addr_68, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5309" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:646  %c_buff_load_69 = load i32* %c_buff_addr_69, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_69"/></StgValue>
</operation>

<operation id="5310" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:647  %add_ln51_65 = add i14 %phi_mul211, 69

]]></Node>
<StgValue><ssdm name="add_ln51_65"/></StgValue>
</operation>

<operation id="5311" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4854" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:648  %zext_ln51_70 = zext i14 %add_ln51_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_70"/></StgValue>
</operation>

<operation id="5312" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4855" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:649  %c_addr_69 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_70

]]></Node>
<StgValue><ssdm name="c_addr_69"/></StgValue>
</operation>

<operation id="5313" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:650  store i32 %c_buff_load_69, i32* %c_addr_69, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5314" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:651  %c_buff_load_70 = load i32* %c_buff_addr_70, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_70"/></StgValue>
</operation>

<operation id="5315" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:656  %c_buff_load_71 = load i32* %c_buff_addr_71, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_71"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="5316" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4423" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:217  %add_ln51_164 = add i14 %phi_mul209, 72

]]></Node>
<StgValue><ssdm name="add_ln51_164"/></StgValue>
</operation>

<operation id="5317" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4424" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:218  %zext_ln51_171 = zext i14 %add_ln51_164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_171"/></StgValue>
</operation>

<operation id="5318" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4425" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:219  %c_buff_addr_72 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_171

]]></Node>
<StgValue><ssdm name="c_buff_addr_72"/></StgValue>
</operation>

<operation id="5319" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4426" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:220  %add_ln51_165 = add i14 %phi_mul209, 73

]]></Node>
<StgValue><ssdm name="add_ln51_165"/></StgValue>
</operation>

<operation id="5320" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4427" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:221  %zext_ln51_172 = zext i14 %add_ln51_165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_172"/></StgValue>
</operation>

<operation id="5321" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4428" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:222  %c_buff_addr_73 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_172

]]></Node>
<StgValue><ssdm name="c_buff_addr_73"/></StgValue>
</operation>

<operation id="5322" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:651  %c_buff_load_70 = load i32* %c_buff_addr_70, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_70"/></StgValue>
</operation>

<operation id="5323" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4858" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:652  %add_ln51_66 = add i14 %phi_mul211, 70

]]></Node>
<StgValue><ssdm name="add_ln51_66"/></StgValue>
</operation>

<operation id="5324" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4859" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:653  %zext_ln51_71 = zext i14 %add_ln51_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_71"/></StgValue>
</operation>

<operation id="5325" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4860" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:654  %c_addr_70 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_71

]]></Node>
<StgValue><ssdm name="c_addr_70"/></StgValue>
</operation>

<operation id="5326" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:655  store i32 %c_buff_load_70, i32* %c_addr_70, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5327" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:656  %c_buff_load_71 = load i32* %c_buff_addr_71, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_71"/></StgValue>
</operation>

<operation id="5328" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:657  %add_ln51_67 = add i14 %phi_mul211, 71

]]></Node>
<StgValue><ssdm name="add_ln51_67"/></StgValue>
</operation>

<operation id="5329" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:658  %zext_ln51_72 = zext i14 %add_ln51_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_72"/></StgValue>
</operation>

<operation id="5330" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:659  %c_addr_71 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_72

]]></Node>
<StgValue><ssdm name="c_addr_71"/></StgValue>
</operation>

<operation id="5331" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4866" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:660  store i32 %c_buff_load_71, i32* %c_addr_71, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5332" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:661  %c_buff_load_72 = load i32* %c_buff_addr_72, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_72"/></StgValue>
</operation>

<operation id="5333" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4872" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:666  %c_buff_load_73 = load i32* %c_buff_addr_73, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_73"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="5334" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4429" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:223  %add_ln51_166 = add i14 %phi_mul209, 74

]]></Node>
<StgValue><ssdm name="add_ln51_166"/></StgValue>
</operation>

<operation id="5335" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4430" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:224  %zext_ln51_173 = zext i14 %add_ln51_166 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_173"/></StgValue>
</operation>

<operation id="5336" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4431" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:225  %c_buff_addr_74 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_173

]]></Node>
<StgValue><ssdm name="c_buff_addr_74"/></StgValue>
</operation>

<operation id="5337" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4432" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:226  %add_ln51_167 = add i14 %phi_mul209, 75

]]></Node>
<StgValue><ssdm name="add_ln51_167"/></StgValue>
</operation>

<operation id="5338" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4433" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:227  %zext_ln51_174 = zext i14 %add_ln51_167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_174"/></StgValue>
</operation>

<operation id="5339" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4434" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:228  %c_buff_addr_75 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_174

]]></Node>
<StgValue><ssdm name="c_buff_addr_75"/></StgValue>
</operation>

<operation id="5340" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:661  %c_buff_load_72 = load i32* %c_buff_addr_72, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_72"/></StgValue>
</operation>

<operation id="5341" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4868" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:662  %add_ln51_68 = add i14 %phi_mul211, 72

]]></Node>
<StgValue><ssdm name="add_ln51_68"/></StgValue>
</operation>

<operation id="5342" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4869" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:663  %zext_ln51_73 = zext i14 %add_ln51_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_73"/></StgValue>
</operation>

<operation id="5343" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4870" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:664  %c_addr_72 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_73

]]></Node>
<StgValue><ssdm name="c_addr_72"/></StgValue>
</operation>

<operation id="5344" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4871" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:665  store i32 %c_buff_load_72, i32* %c_addr_72, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5345" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4872" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:666  %c_buff_load_73 = load i32* %c_buff_addr_73, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_73"/></StgValue>
</operation>

<operation id="5346" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4873" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:667  %add_ln51_69 = add i14 %phi_mul211, 73

]]></Node>
<StgValue><ssdm name="add_ln51_69"/></StgValue>
</operation>

<operation id="5347" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4874" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:668  %zext_ln51_74 = zext i14 %add_ln51_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_74"/></StgValue>
</operation>

<operation id="5348" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4875" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:669  %c_addr_73 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_74

]]></Node>
<StgValue><ssdm name="c_addr_73"/></StgValue>
</operation>

<operation id="5349" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:670  store i32 %c_buff_load_73, i32* %c_addr_73, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5350" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:671  %c_buff_load_74 = load i32* %c_buff_addr_74, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_74"/></StgValue>
</operation>

<operation id="5351" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:676  %c_buff_load_75 = load i32* %c_buff_addr_75, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_75"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="5352" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4435" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:229  %add_ln51_168 = add i14 %phi_mul209, 76

]]></Node>
<StgValue><ssdm name="add_ln51_168"/></StgValue>
</operation>

<operation id="5353" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4436" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:230  %zext_ln51_175 = zext i14 %add_ln51_168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_175"/></StgValue>
</operation>

<operation id="5354" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4437" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:231  %c_buff_addr_76 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_175

]]></Node>
<StgValue><ssdm name="c_buff_addr_76"/></StgValue>
</operation>

<operation id="5355" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4438" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:232  %add_ln51_169 = add i14 %phi_mul209, 77

]]></Node>
<StgValue><ssdm name="add_ln51_169"/></StgValue>
</operation>

<operation id="5356" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4439" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:233  %zext_ln51_176 = zext i14 %add_ln51_169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_176"/></StgValue>
</operation>

<operation id="5357" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4440" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:234  %c_buff_addr_77 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_176

]]></Node>
<StgValue><ssdm name="c_buff_addr_77"/></StgValue>
</operation>

<operation id="5358" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:671  %c_buff_load_74 = load i32* %c_buff_addr_74, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_74"/></StgValue>
</operation>

<operation id="5359" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4878" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:672  %add_ln51_70 = add i14 %phi_mul211, 74

]]></Node>
<StgValue><ssdm name="add_ln51_70"/></StgValue>
</operation>

<operation id="5360" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4879" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:673  %zext_ln51_75 = zext i14 %add_ln51_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_75"/></StgValue>
</operation>

<operation id="5361" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4880" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:674  %c_addr_74 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_75

]]></Node>
<StgValue><ssdm name="c_addr_74"/></StgValue>
</operation>

<operation id="5362" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:675  store i32 %c_buff_load_74, i32* %c_addr_74, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5363" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:676  %c_buff_load_75 = load i32* %c_buff_addr_75, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_75"/></StgValue>
</operation>

<operation id="5364" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4883" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:677  %add_ln51_71 = add i14 %phi_mul211, 75

]]></Node>
<StgValue><ssdm name="add_ln51_71"/></StgValue>
</operation>

<operation id="5365" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4884" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:678  %zext_ln51_76 = zext i14 %add_ln51_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_76"/></StgValue>
</operation>

<operation id="5366" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4885" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:679  %c_addr_75 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_76

]]></Node>
<StgValue><ssdm name="c_addr_75"/></StgValue>
</operation>

<operation id="5367" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4886" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:680  store i32 %c_buff_load_75, i32* %c_addr_75, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5368" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4887" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:681  %c_buff_load_76 = load i32* %c_buff_addr_76, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_76"/></StgValue>
</operation>

<operation id="5369" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:686  %c_buff_load_77 = load i32* %c_buff_addr_77, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_77"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="5370" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4441" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:235  %add_ln51_170 = add i14 %phi_mul209, 78

]]></Node>
<StgValue><ssdm name="add_ln51_170"/></StgValue>
</operation>

<operation id="5371" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4442" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:236  %zext_ln51_177 = zext i14 %add_ln51_170 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_177"/></StgValue>
</operation>

<operation id="5372" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4443" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:237  %c_buff_addr_78 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_177

]]></Node>
<StgValue><ssdm name="c_buff_addr_78"/></StgValue>
</operation>

<operation id="5373" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4444" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:238  %add_ln51_171 = add i14 %phi_mul209, 79

]]></Node>
<StgValue><ssdm name="add_ln51_171"/></StgValue>
</operation>

<operation id="5374" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4445" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:239  %zext_ln51_178 = zext i14 %add_ln51_171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_178"/></StgValue>
</operation>

<operation id="5375" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4446" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:240  %c_buff_addr_79 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_178

]]></Node>
<StgValue><ssdm name="c_buff_addr_79"/></StgValue>
</operation>

<operation id="5376" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4887" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:681  %c_buff_load_76 = load i32* %c_buff_addr_76, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_76"/></StgValue>
</operation>

<operation id="5377" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4888" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:682  %add_ln51_72 = add i14 %phi_mul211, 76

]]></Node>
<StgValue><ssdm name="add_ln51_72"/></StgValue>
</operation>

<operation id="5378" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4889" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:683  %zext_ln51_77 = zext i14 %add_ln51_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_77"/></StgValue>
</operation>

<operation id="5379" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4890" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:684  %c_addr_76 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_77

]]></Node>
<StgValue><ssdm name="c_addr_76"/></StgValue>
</operation>

<operation id="5380" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4891" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:685  store i32 %c_buff_load_76, i32* %c_addr_76, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5381" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4892" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:686  %c_buff_load_77 = load i32* %c_buff_addr_77, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_77"/></StgValue>
</operation>

<operation id="5382" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4893" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:687  %add_ln51_73 = add i14 %phi_mul211, 77

]]></Node>
<StgValue><ssdm name="add_ln51_73"/></StgValue>
</operation>

<operation id="5383" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4894" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:688  %zext_ln51_78 = zext i14 %add_ln51_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_78"/></StgValue>
</operation>

<operation id="5384" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4895" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:689  %c_addr_77 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_78

]]></Node>
<StgValue><ssdm name="c_addr_77"/></StgValue>
</operation>

<operation id="5385" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4896" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:690  store i32 %c_buff_load_77, i32* %c_addr_77, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5386" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4897" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:691  %c_buff_load_78 = load i32* %c_buff_addr_78, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_78"/></StgValue>
</operation>

<operation id="5387" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:696  %c_buff_load_79 = load i32* %c_buff_addr_79, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_79"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="5388" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4447" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:241  %add_ln51_172 = add i14 %phi_mul209, 80

]]></Node>
<StgValue><ssdm name="add_ln51_172"/></StgValue>
</operation>

<operation id="5389" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4448" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:242  %zext_ln51_179 = zext i14 %add_ln51_172 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_179"/></StgValue>
</operation>

<operation id="5390" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4449" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:243  %c_buff_addr_80 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_179

]]></Node>
<StgValue><ssdm name="c_buff_addr_80"/></StgValue>
</operation>

<operation id="5391" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4450" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:244  %add_ln51_173 = add i14 %phi_mul209, 81

]]></Node>
<StgValue><ssdm name="add_ln51_173"/></StgValue>
</operation>

<operation id="5392" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4451" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:245  %zext_ln51_180 = zext i14 %add_ln51_173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_180"/></StgValue>
</operation>

<operation id="5393" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4452" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:246  %c_buff_addr_81 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_180

]]></Node>
<StgValue><ssdm name="c_buff_addr_81"/></StgValue>
</operation>

<operation id="5394" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4897" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:691  %c_buff_load_78 = load i32* %c_buff_addr_78, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_78"/></StgValue>
</operation>

<operation id="5395" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4898" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:692  %add_ln51_74 = add i14 %phi_mul211, 78

]]></Node>
<StgValue><ssdm name="add_ln51_74"/></StgValue>
</operation>

<operation id="5396" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4899" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:693  %zext_ln51_79 = zext i14 %add_ln51_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_79"/></StgValue>
</operation>

<operation id="5397" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4900" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:694  %c_addr_78 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_79

]]></Node>
<StgValue><ssdm name="c_addr_78"/></StgValue>
</operation>

<operation id="5398" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4901" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:695  store i32 %c_buff_load_78, i32* %c_addr_78, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5399" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:696  %c_buff_load_79 = load i32* %c_buff_addr_79, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_79"/></StgValue>
</operation>

<operation id="5400" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:697  %add_ln51_75 = add i14 %phi_mul211, 79

]]></Node>
<StgValue><ssdm name="add_ln51_75"/></StgValue>
</operation>

<operation id="5401" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4904" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:698  %zext_ln51_80 = zext i14 %add_ln51_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_80"/></StgValue>
</operation>

<operation id="5402" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4905" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:699  %c_addr_79 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_80

]]></Node>
<StgValue><ssdm name="c_addr_79"/></StgValue>
</operation>

<operation id="5403" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:700  store i32 %c_buff_load_79, i32* %c_addr_79, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5404" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:701  %c_buff_load_80 = load i32* %c_buff_addr_80, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_80"/></StgValue>
</operation>

<operation id="5405" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:706  %c_buff_load_81 = load i32* %c_buff_addr_81, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_81"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="5406" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4453" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:247  %add_ln51_174 = add i14 %phi_mul209, 82

]]></Node>
<StgValue><ssdm name="add_ln51_174"/></StgValue>
</operation>

<operation id="5407" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4454" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:248  %zext_ln51_181 = zext i14 %add_ln51_174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_181"/></StgValue>
</operation>

<operation id="5408" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4455" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:249  %c_buff_addr_82 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_181

]]></Node>
<StgValue><ssdm name="c_buff_addr_82"/></StgValue>
</operation>

<operation id="5409" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4456" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:250  %add_ln51_175 = add i14 %phi_mul209, 83

]]></Node>
<StgValue><ssdm name="add_ln51_175"/></StgValue>
</operation>

<operation id="5410" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4457" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:251  %zext_ln51_182 = zext i14 %add_ln51_175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_182"/></StgValue>
</operation>

<operation id="5411" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4458" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:252  %c_buff_addr_83 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_182

]]></Node>
<StgValue><ssdm name="c_buff_addr_83"/></StgValue>
</operation>

<operation id="5412" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:701  %c_buff_load_80 = load i32* %c_buff_addr_80, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_80"/></StgValue>
</operation>

<operation id="5413" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4908" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:702  %add_ln51_76 = add i14 %phi_mul211, 80

]]></Node>
<StgValue><ssdm name="add_ln51_76"/></StgValue>
</operation>

<operation id="5414" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4909" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:703  %zext_ln51_81 = zext i14 %add_ln51_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_81"/></StgValue>
</operation>

<operation id="5415" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4910" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:704  %c_addr_80 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_81

]]></Node>
<StgValue><ssdm name="c_addr_80"/></StgValue>
</operation>

<operation id="5416" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:705  store i32 %c_buff_load_80, i32* %c_addr_80, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5417" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:706  %c_buff_load_81 = load i32* %c_buff_addr_81, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_81"/></StgValue>
</operation>

<operation id="5418" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4913" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:707  %add_ln51_77 = add i14 %phi_mul211, 81

]]></Node>
<StgValue><ssdm name="add_ln51_77"/></StgValue>
</operation>

<operation id="5419" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4914" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:708  %zext_ln51_82 = zext i14 %add_ln51_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_82"/></StgValue>
</operation>

<operation id="5420" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:709  %c_addr_81 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_82

]]></Node>
<StgValue><ssdm name="c_addr_81"/></StgValue>
</operation>

<operation id="5421" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:710  store i32 %c_buff_load_81, i32* %c_addr_81, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5422" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4917" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:711  %c_buff_load_82 = load i32* %c_buff_addr_82, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_82"/></StgValue>
</operation>

<operation id="5423" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:716  %c_buff_load_83 = load i32* %c_buff_addr_83, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_83"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="5424" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4459" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:253  %add_ln51_176 = add i14 %phi_mul209, 84

]]></Node>
<StgValue><ssdm name="add_ln51_176"/></StgValue>
</operation>

<operation id="5425" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4460" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:254  %zext_ln51_183 = zext i14 %add_ln51_176 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_183"/></StgValue>
</operation>

<operation id="5426" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4461" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:255  %c_buff_addr_84 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_183

]]></Node>
<StgValue><ssdm name="c_buff_addr_84"/></StgValue>
</operation>

<operation id="5427" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4462" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:256  %add_ln51_177 = add i14 %phi_mul209, 85

]]></Node>
<StgValue><ssdm name="add_ln51_177"/></StgValue>
</operation>

<operation id="5428" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4463" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:257  %zext_ln51_184 = zext i14 %add_ln51_177 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_184"/></StgValue>
</operation>

<operation id="5429" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4464" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:258  %c_buff_addr_85 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_184

]]></Node>
<StgValue><ssdm name="c_buff_addr_85"/></StgValue>
</operation>

<operation id="5430" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4917" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:711  %c_buff_load_82 = load i32* %c_buff_addr_82, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_82"/></StgValue>
</operation>

<operation id="5431" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:712  %add_ln51_78 = add i14 %phi_mul211, 82

]]></Node>
<StgValue><ssdm name="add_ln51_78"/></StgValue>
</operation>

<operation id="5432" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:713  %zext_ln51_83 = zext i14 %add_ln51_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_83"/></StgValue>
</operation>

<operation id="5433" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4920" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:714  %c_addr_82 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_83

]]></Node>
<StgValue><ssdm name="c_addr_82"/></StgValue>
</operation>

<operation id="5434" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:715  store i32 %c_buff_load_82, i32* %c_addr_82, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5435" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:716  %c_buff_load_83 = load i32* %c_buff_addr_83, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_83"/></StgValue>
</operation>

<operation id="5436" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:717  %add_ln51_79 = add i14 %phi_mul211, 83

]]></Node>
<StgValue><ssdm name="add_ln51_79"/></StgValue>
</operation>

<operation id="5437" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:718  %zext_ln51_84 = zext i14 %add_ln51_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_84"/></StgValue>
</operation>

<operation id="5438" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4925" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:719  %c_addr_83 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_84

]]></Node>
<StgValue><ssdm name="c_addr_83"/></StgValue>
</operation>

<operation id="5439" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4926" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:720  store i32 %c_buff_load_83, i32* %c_addr_83, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5440" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:721  %c_buff_load_84 = load i32* %c_buff_addr_84, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_84"/></StgValue>
</operation>

<operation id="5441" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:726  %c_buff_load_85 = load i32* %c_buff_addr_85, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_85"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="5442" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4465" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:259  %add_ln51_178 = add i14 %phi_mul209, 86

]]></Node>
<StgValue><ssdm name="add_ln51_178"/></StgValue>
</operation>

<operation id="5443" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4466" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:260  %zext_ln51_185 = zext i14 %add_ln51_178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_185"/></StgValue>
</operation>

<operation id="5444" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4467" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:261  %c_buff_addr_86 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_185

]]></Node>
<StgValue><ssdm name="c_buff_addr_86"/></StgValue>
</operation>

<operation id="5445" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4468" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:262  %add_ln51_179 = add i14 %phi_mul209, 87

]]></Node>
<StgValue><ssdm name="add_ln51_179"/></StgValue>
</operation>

<operation id="5446" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4469" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:263  %zext_ln51_186 = zext i14 %add_ln51_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_186"/></StgValue>
</operation>

<operation id="5447" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4470" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:264  %c_buff_addr_87 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_186

]]></Node>
<StgValue><ssdm name="c_buff_addr_87"/></StgValue>
</operation>

<operation id="5448" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:721  %c_buff_load_84 = load i32* %c_buff_addr_84, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_84"/></StgValue>
</operation>

<operation id="5449" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4928" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:722  %add_ln51_80 = add i14 %phi_mul211, 84

]]></Node>
<StgValue><ssdm name="add_ln51_80"/></StgValue>
</operation>

<operation id="5450" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4929" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:723  %zext_ln51_85 = zext i14 %add_ln51_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_85"/></StgValue>
</operation>

<operation id="5451" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4930" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:724  %c_addr_84 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_85

]]></Node>
<StgValue><ssdm name="c_addr_84"/></StgValue>
</operation>

<operation id="5452" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:725  store i32 %c_buff_load_84, i32* %c_addr_84, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5453" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:726  %c_buff_load_85 = load i32* %c_buff_addr_85, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_85"/></StgValue>
</operation>

<operation id="5454" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4933" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:727  %add_ln51_81 = add i14 %phi_mul211, 85

]]></Node>
<StgValue><ssdm name="add_ln51_81"/></StgValue>
</operation>

<operation id="5455" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:728  %zext_ln51_86 = zext i14 %add_ln51_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_86"/></StgValue>
</operation>

<operation id="5456" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:729  %c_addr_85 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_86

]]></Node>
<StgValue><ssdm name="c_addr_85"/></StgValue>
</operation>

<operation id="5457" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4936" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:730  store i32 %c_buff_load_85, i32* %c_addr_85, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5458" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4937" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:731  %c_buff_load_86 = load i32* %c_buff_addr_86, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_86"/></StgValue>
</operation>

<operation id="5459" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:736  %c_buff_load_87 = load i32* %c_buff_addr_87, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_87"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="5460" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4471" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:265  %add_ln51_180 = add i14 %phi_mul209, 88

]]></Node>
<StgValue><ssdm name="add_ln51_180"/></StgValue>
</operation>

<operation id="5461" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4472" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:266  %zext_ln51_187 = zext i14 %add_ln51_180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_187"/></StgValue>
</operation>

<operation id="5462" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4473" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:267  %c_buff_addr_88 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_187

]]></Node>
<StgValue><ssdm name="c_buff_addr_88"/></StgValue>
</operation>

<operation id="5463" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4474" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:268  %add_ln51_181 = add i14 %phi_mul209, 89

]]></Node>
<StgValue><ssdm name="add_ln51_181"/></StgValue>
</operation>

<operation id="5464" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4475" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:269  %zext_ln51_188 = zext i14 %add_ln51_181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_188"/></StgValue>
</operation>

<operation id="5465" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4476" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:270  %c_buff_addr_89 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_188

]]></Node>
<StgValue><ssdm name="c_buff_addr_89"/></StgValue>
</operation>

<operation id="5466" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4937" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:731  %c_buff_load_86 = load i32* %c_buff_addr_86, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_86"/></StgValue>
</operation>

<operation id="5467" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:732  %add_ln51_82 = add i14 %phi_mul211, 86

]]></Node>
<StgValue><ssdm name="add_ln51_82"/></StgValue>
</operation>

<operation id="5468" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:733  %zext_ln51_87 = zext i14 %add_ln51_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_87"/></StgValue>
</operation>

<operation id="5469" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:734  %c_addr_86 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_87

]]></Node>
<StgValue><ssdm name="c_addr_86"/></StgValue>
</operation>

<operation id="5470" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4941" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:735  store i32 %c_buff_load_86, i32* %c_addr_86, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5471" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:736  %c_buff_load_87 = load i32* %c_buff_addr_87, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_87"/></StgValue>
</operation>

<operation id="5472" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4943" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:737  %add_ln51_83 = add i14 %phi_mul211, 87

]]></Node>
<StgValue><ssdm name="add_ln51_83"/></StgValue>
</operation>

<operation id="5473" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4944" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:738  %zext_ln51_88 = zext i14 %add_ln51_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_88"/></StgValue>
</operation>

<operation id="5474" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4945" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:739  %c_addr_87 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_88

]]></Node>
<StgValue><ssdm name="c_addr_87"/></StgValue>
</operation>

<operation id="5475" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4946" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:740  store i32 %c_buff_load_87, i32* %c_addr_87, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5476" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:741  %c_buff_load_88 = load i32* %c_buff_addr_88, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_88"/></StgValue>
</operation>

<operation id="5477" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4952" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:746  %c_buff_load_89 = load i32* %c_buff_addr_89, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_89"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="5478" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4477" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:271  %add_ln51_182 = add i14 %phi_mul209, 90

]]></Node>
<StgValue><ssdm name="add_ln51_182"/></StgValue>
</operation>

<operation id="5479" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4478" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:272  %zext_ln51_189 = zext i14 %add_ln51_182 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_189"/></StgValue>
</operation>

<operation id="5480" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4479" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:273  %c_buff_addr_90 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_189

]]></Node>
<StgValue><ssdm name="c_buff_addr_90"/></StgValue>
</operation>

<operation id="5481" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4480" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:274  %add_ln51_183 = add i14 %phi_mul209, 91

]]></Node>
<StgValue><ssdm name="add_ln51_183"/></StgValue>
</operation>

<operation id="5482" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4481" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:275  %zext_ln51_190 = zext i14 %add_ln51_183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_190"/></StgValue>
</operation>

<operation id="5483" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4482" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:276  %c_buff_addr_91 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_190

]]></Node>
<StgValue><ssdm name="c_buff_addr_91"/></StgValue>
</operation>

<operation id="5484" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:741  %c_buff_load_88 = load i32* %c_buff_addr_88, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_88"/></StgValue>
</operation>

<operation id="5485" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4948" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:742  %add_ln51_84 = add i14 %phi_mul211, 88

]]></Node>
<StgValue><ssdm name="add_ln51_84"/></StgValue>
</operation>

<operation id="5486" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4949" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:743  %zext_ln51_89 = zext i14 %add_ln51_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_89"/></StgValue>
</operation>

<operation id="5487" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4950" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:744  %c_addr_88 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_89

]]></Node>
<StgValue><ssdm name="c_addr_88"/></StgValue>
</operation>

<operation id="5488" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4951" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:745  store i32 %c_buff_load_88, i32* %c_addr_88, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5489" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4952" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:746  %c_buff_load_89 = load i32* %c_buff_addr_89, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_89"/></StgValue>
</operation>

<operation id="5490" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:747  %add_ln51_85 = add i14 %phi_mul211, 89

]]></Node>
<StgValue><ssdm name="add_ln51_85"/></StgValue>
</operation>

<operation id="5491" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4954" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:748  %zext_ln51_90 = zext i14 %add_ln51_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_90"/></StgValue>
</operation>

<operation id="5492" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:749  %c_addr_89 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_90

]]></Node>
<StgValue><ssdm name="c_addr_89"/></StgValue>
</operation>

<operation id="5493" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4956" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:750  store i32 %c_buff_load_89, i32* %c_addr_89, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5494" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4957" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:751  %c_buff_load_90 = load i32* %c_buff_addr_90, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_90"/></StgValue>
</operation>

<operation id="5495" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:756  %c_buff_load_91 = load i32* %c_buff_addr_91, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_91"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="5496" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4483" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:277  %add_ln51_184 = add i14 %phi_mul209, 92

]]></Node>
<StgValue><ssdm name="add_ln51_184"/></StgValue>
</operation>

<operation id="5497" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4484" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:278  %zext_ln51_191 = zext i14 %add_ln51_184 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_191"/></StgValue>
</operation>

<operation id="5498" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4485" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:279  %c_buff_addr_92 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_191

]]></Node>
<StgValue><ssdm name="c_buff_addr_92"/></StgValue>
</operation>

<operation id="5499" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4486" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:280  %add_ln51_185 = add i14 %phi_mul209, 93

]]></Node>
<StgValue><ssdm name="add_ln51_185"/></StgValue>
</operation>

<operation id="5500" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4487" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:281  %zext_ln51_192 = zext i14 %add_ln51_185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_192"/></StgValue>
</operation>

<operation id="5501" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4488" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:282  %c_buff_addr_93 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_192

]]></Node>
<StgValue><ssdm name="c_buff_addr_93"/></StgValue>
</operation>

<operation id="5502" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4957" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:751  %c_buff_load_90 = load i32* %c_buff_addr_90, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_90"/></StgValue>
</operation>

<operation id="5503" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4958" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:752  %add_ln51_86 = add i14 %phi_mul211, 90

]]></Node>
<StgValue><ssdm name="add_ln51_86"/></StgValue>
</operation>

<operation id="5504" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4959" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:753  %zext_ln51_91 = zext i14 %add_ln51_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_91"/></StgValue>
</operation>

<operation id="5505" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4960" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:754  %c_addr_90 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_91

]]></Node>
<StgValue><ssdm name="c_addr_90"/></StgValue>
</operation>

<operation id="5506" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4961" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:755  store i32 %c_buff_load_90, i32* %c_addr_90, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5507" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:756  %c_buff_load_91 = load i32* %c_buff_addr_91, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_91"/></StgValue>
</operation>

<operation id="5508" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4963" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:757  %add_ln51_87 = add i14 %phi_mul211, 91

]]></Node>
<StgValue><ssdm name="add_ln51_87"/></StgValue>
</operation>

<operation id="5509" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4964" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:758  %zext_ln51_92 = zext i14 %add_ln51_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_92"/></StgValue>
</operation>

<operation id="5510" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4965" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:759  %c_addr_91 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_92

]]></Node>
<StgValue><ssdm name="c_addr_91"/></StgValue>
</operation>

<operation id="5511" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:760  store i32 %c_buff_load_91, i32* %c_addr_91, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5512" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:761  %c_buff_load_92 = load i32* %c_buff_addr_92, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_92"/></StgValue>
</operation>

<operation id="5513" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4972" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:766  %c_buff_load_93 = load i32* %c_buff_addr_93, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_93"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="5514" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4489" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:283  %add_ln51_186 = add i14 %phi_mul209, 94

]]></Node>
<StgValue><ssdm name="add_ln51_186"/></StgValue>
</operation>

<operation id="5515" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4490" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:284  %zext_ln51_193 = zext i14 %add_ln51_186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_193"/></StgValue>
</operation>

<operation id="5516" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4491" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:285  %c_buff_addr_94 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_193

]]></Node>
<StgValue><ssdm name="c_buff_addr_94"/></StgValue>
</operation>

<operation id="5517" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4492" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:286  %add_ln51_187 = add i14 %phi_mul209, 95

]]></Node>
<StgValue><ssdm name="add_ln51_187"/></StgValue>
</operation>

<operation id="5518" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4493" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:287  %zext_ln51_194 = zext i14 %add_ln51_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_194"/></StgValue>
</operation>

<operation id="5519" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4494" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:288  %c_buff_addr_95 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_194

]]></Node>
<StgValue><ssdm name="c_buff_addr_95"/></StgValue>
</operation>

<operation id="5520" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:761  %c_buff_load_92 = load i32* %c_buff_addr_92, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_92"/></StgValue>
</operation>

<operation id="5521" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4968" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:762  %add_ln51_88 = add i14 %phi_mul211, 92

]]></Node>
<StgValue><ssdm name="add_ln51_88"/></StgValue>
</operation>

<operation id="5522" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4969" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:763  %zext_ln51_93 = zext i14 %add_ln51_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_93"/></StgValue>
</operation>

<operation id="5523" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4970" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:764  %c_addr_92 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_93

]]></Node>
<StgValue><ssdm name="c_addr_92"/></StgValue>
</operation>

<operation id="5524" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4971" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:765  store i32 %c_buff_load_92, i32* %c_addr_92, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5525" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4972" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:766  %c_buff_load_93 = load i32* %c_buff_addr_93, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_93"/></StgValue>
</operation>

<operation id="5526" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4973" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:767  %add_ln51_89 = add i14 %phi_mul211, 93

]]></Node>
<StgValue><ssdm name="add_ln51_89"/></StgValue>
</operation>

<operation id="5527" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4974" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:768  %zext_ln51_94 = zext i14 %add_ln51_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_94"/></StgValue>
</operation>

<operation id="5528" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4975" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:769  %c_addr_93 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_94

]]></Node>
<StgValue><ssdm name="c_addr_93"/></StgValue>
</operation>

<operation id="5529" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4976" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:770  store i32 %c_buff_load_93, i32* %c_addr_93, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5530" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4977" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:771  %c_buff_load_94 = load i32* %c_buff_addr_94, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_94"/></StgValue>
</operation>

<operation id="5531" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:776  %c_buff_load_95 = load i32* %c_buff_addr_95, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_95"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="5532" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4495" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:289  %add_ln51_188 = add i14 %phi_mul209, 96

]]></Node>
<StgValue><ssdm name="add_ln51_188"/></StgValue>
</operation>

<operation id="5533" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4496" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:290  %zext_ln51_195 = zext i14 %add_ln51_188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_195"/></StgValue>
</operation>

<operation id="5534" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4497" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:291  %c_buff_addr_96 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_195

]]></Node>
<StgValue><ssdm name="c_buff_addr_96"/></StgValue>
</operation>

<operation id="5535" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4498" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:292  %add_ln51_189 = add i14 %phi_mul209, 97

]]></Node>
<StgValue><ssdm name="add_ln51_189"/></StgValue>
</operation>

<operation id="5536" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4499" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:293  %zext_ln51_196 = zext i14 %add_ln51_189 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_196"/></StgValue>
</operation>

<operation id="5537" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4500" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:294  %c_buff_addr_97 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_196

]]></Node>
<StgValue><ssdm name="c_buff_addr_97"/></StgValue>
</operation>

<operation id="5538" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4977" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:771  %c_buff_load_94 = load i32* %c_buff_addr_94, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_94"/></StgValue>
</operation>

<operation id="5539" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4978" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:772  %add_ln51_90 = add i14 %phi_mul211, 94

]]></Node>
<StgValue><ssdm name="add_ln51_90"/></StgValue>
</operation>

<operation id="5540" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4979" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:773  %zext_ln51_95 = zext i14 %add_ln51_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_95"/></StgValue>
</operation>

<operation id="5541" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4980" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:774  %c_addr_94 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_95

]]></Node>
<StgValue><ssdm name="c_addr_94"/></StgValue>
</operation>

<operation id="5542" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4981" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:775  store i32 %c_buff_load_94, i32* %c_addr_94, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5543" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4982" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:776  %c_buff_load_95 = load i32* %c_buff_addr_95, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_95"/></StgValue>
</operation>

<operation id="5544" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4983" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:777  %add_ln51_91 = add i14 %phi_mul211, 95

]]></Node>
<StgValue><ssdm name="add_ln51_91"/></StgValue>
</operation>

<operation id="5545" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4984" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:778  %zext_ln51_96 = zext i14 %add_ln51_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_96"/></StgValue>
</operation>

<operation id="5546" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4985" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:779  %c_addr_95 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_96

]]></Node>
<StgValue><ssdm name="c_addr_95"/></StgValue>
</operation>

<operation id="5547" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4986" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:780  store i32 %c_buff_load_95, i32* %c_addr_95, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5548" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4987" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:781  %c_buff_load_96 = load i32* %c_buff_addr_96, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_96"/></StgValue>
</operation>

<operation id="5549" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4992" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:786  %c_buff_load_97 = load i32* %c_buff_addr_97, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_97"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="5550" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:2  %add_ln51_192 = add i14 %phi_mul209, 100

]]></Node>
<StgValue><ssdm name="add_ln51_192"/></StgValue>
</operation>

<operation id="5551" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4501" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:295  %add_ln51_190 = add i14 %phi_mul209, 98

]]></Node>
<StgValue><ssdm name="add_ln51_190"/></StgValue>
</operation>

<operation id="5552" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4502" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:296  %zext_ln51_197 = zext i14 %add_ln51_190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_197"/></StgValue>
</operation>

<operation id="5553" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4503" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:297  %c_buff_addr_98 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_197

]]></Node>
<StgValue><ssdm name="c_buff_addr_98"/></StgValue>
</operation>

<operation id="5554" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4504" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:298  %add_ln51_191 = add i14 %phi_mul209, 99

]]></Node>
<StgValue><ssdm name="add_ln51_191"/></StgValue>
</operation>

<operation id="5555" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4505" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:299  %zext_ln51_198 = zext i14 %add_ln51_191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_198"/></StgValue>
</operation>

<operation id="5556" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4506" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:300  %c_buff_addr_99 = getelementptr [10000 x i32]* %c_buff, i64 0, i64 %zext_ln51_198

]]></Node>
<StgValue><ssdm name="c_buff_addr_99"/></StgValue>
</operation>

<operation id="5557" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4987" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:781  %c_buff_load_96 = load i32* %c_buff_addr_96, align 16

]]></Node>
<StgValue><ssdm name="c_buff_load_96"/></StgValue>
</operation>

<operation id="5558" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4988" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:782  %add_ln51_92 = add i14 %phi_mul211, 96

]]></Node>
<StgValue><ssdm name="add_ln51_92"/></StgValue>
</operation>

<operation id="5559" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4989" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:783  %zext_ln51_97 = zext i14 %add_ln51_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_97"/></StgValue>
</operation>

<operation id="5560" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4990" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:784  %c_addr_96 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_97

]]></Node>
<StgValue><ssdm name="c_addr_96"/></StgValue>
</operation>

<operation id="5561" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4991" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:785  store i32 %c_buff_load_96, i32* %c_addr_96, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5562" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4992" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:786  %c_buff_load_97 = load i32* %c_buff_addr_97, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_97"/></StgValue>
</operation>

<operation id="5563" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4993" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:787  %add_ln51_93 = add i14 %phi_mul211, 97

]]></Node>
<StgValue><ssdm name="add_ln51_93"/></StgValue>
</operation>

<operation id="5564" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4994" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:788  %zext_ln51_98 = zext i14 %add_ln51_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_98"/></StgValue>
</operation>

<operation id="5565" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4995" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:789  %c_addr_97 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_98

]]></Node>
<StgValue><ssdm name="c_addr_97"/></StgValue>
</operation>

<operation id="5566" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4996" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:790  store i32 %c_buff_load_97, i32* %c_addr_97, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5567" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4997" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:791  %c_buff_load_98 = load i32* %c_buff_addr_98, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_98"/></StgValue>
</operation>

<operation id="5568" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5002" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:796  %c_buff_load_99 = load i32* %c_buff_addr_99, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_99"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="5569" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="5570" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="5571" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4507" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:301  %add_ln51_193 = add i14 %phi_mul211, 100

]]></Node>
<StgValue><ssdm name="add_ln51_193"/></StgValue>
</operation>

<operation id="5572" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4997" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:791  %c_buff_load_98 = load i32* %c_buff_addr_98, align 8

]]></Node>
<StgValue><ssdm name="c_buff_load_98"/></StgValue>
</operation>

<operation id="5573" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4998" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:792  %add_ln51_94 = add i14 %phi_mul211, 98

]]></Node>
<StgValue><ssdm name="add_ln51_94"/></StgValue>
</operation>

<operation id="5574" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4999" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:793  %zext_ln51_99 = zext i14 %add_ln51_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_99"/></StgValue>
</operation>

<operation id="5575" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5000" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:794  %c_addr_98 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_99

]]></Node>
<StgValue><ssdm name="c_addr_98"/></StgValue>
</operation>

<operation id="5576" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5001" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:795  store i32 %c_buff_load_98, i32* %c_addr_98, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5577" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5002" bw="32" op_0_bw="14">
<![CDATA[
hls_label_3:796  %c_buff_load_99 = load i32* %c_buff_addr_99, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load_99"/></StgValue>
</operation>

<operation id="5578" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5003" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:797  %add_ln51_95 = add i14 %phi_mul211, 99

]]></Node>
<StgValue><ssdm name="add_ln51_95"/></StgValue>
</operation>

<operation id="5579" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5004" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:798  %zext_ln51_100 = zext i14 %add_ln51_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_100"/></StgValue>
</operation>

<operation id="5580" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5005" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:799  %c_addr_99 = getelementptr [10000 x i32]* %c, i64 0, i64 %zext_ln51_100

]]></Node>
<StgValue><ssdm name="c_addr_99"/></StgValue>
</operation>

<operation id="5581" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5006" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_3:800  store i32 %c_buff_load_99, i32* %c_addr_99, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="5582" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:801  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_151) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="5583" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="5008" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:802  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="5584" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
