$date
	Sat Oct 22 22:12:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#32202
b10 &
b10 %
1$
b10 !
1"
#32203
0"
#32206
b1 &
1#
b1 %
#32210
b0 &
b0 %
0#
0$
#1019601
b1011 !
1"
#1019602
b1011 &
b1011 %
1$
#1019603
0"
#1019606
b100010 &
b100010 %
#1019610
b10001 &
b10001 %
#1019614
b110100 &
b110100 %
#1019618
b11010 &
b11010 %
#1019622
b1101 &
b1101 %
#1019626
b101000 &
b101000 %
#1019630
b10100 &
b10100 %
#1019634
b1010 &
b1010 %
#1019638
b101 &
b101 %
#1019642
b10000 &
b10000 %
#1019646
b1000 &
b1000 %
#1019650
b100 &
b100 %
#1019654
b10 &
b10 %
#1019658
b1 &
b1 %
1#
#1019662
b0 &
0#
b0 %
0$
#2008814
b1001 &
b1001 %
1$
b1001 !
1"
#2008815
0"
#2008818
b11100 &
b11100 %
#2008822
b1110 &
b1110 %
#2008826
b111 &
b111 %
#2008830
b10110 &
b10110 %
#2008834
b1011 &
b1011 %
#2008838
b100010 &
b100010 %
#2008842
b10001 &
b10001 %
#2008846
b110100 &
b110100 %
#2008850
b11010 &
b11010 %
#2008854
b1101 &
b1101 %
#2008858
b101000 &
b101000 %
#2008862
b10100 &
b10100 %
#2008866
b1010 &
b1010 %
#2008870
b101 &
b101 %
#2008874
b10000 &
b10000 %
#2008878
b1000 &
b1000 %
#2008882
b100 &
b100 %
#2008886
b10 &
b10 %
#2008890
b1 &
b1 %
1#
#2008894
b0 &
0#
b0 %
0$
#4500012
