create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list ip_3_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 11 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[0]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[1]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[2]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[3]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[4]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[5]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[6]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[7]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[8]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[9]} {ip_3_i/axil_conv2D_2/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141_image_in_address0[10]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 20 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[0]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[1]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[2]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[3]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[4]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[5]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[6]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[7]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[8]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[9]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[10]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[11]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[12]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[13]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[14]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[15]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[16]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[17]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[18]} {ip_3_i/axil_conv2D_0/U0/grp_axil_conv2D_Pipeline_loop_k_fu_141/acc_fu_78_reg[19]_0[19]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
