v 20140308 2
B 45600 20500 33100 46800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 73200 66800 9 90 1 0 180 0 5
                  libreChainEDA     
A design for reuse environment
FOSS  EDA tool flow scripting project


T 78300 60000 9 50 1 0 180 0 13
Free opensourced toolkit  for creating IP-Xact based Soc Designs

Concept to programmed FPGA with NO proprietary Software

Supported Opensource EDA Tools

FUSESOC             package manager           KACTUS2        Design Entry
ICARUS                 verilog Simulation           VERILATOR     verilog Simulation 
COVERED             Code coverage               SOCGEN         IP-Xact utilities
VERILOG-PERL    utilities                             YOSYS            Synthesys
ARACHE-PNR       Place and Route             ICESTORM      Fpga creation
FIZZIM                   State Machine Design                   
  
L 45700 65500 78800 65500 3 0 0 0 -1 -1
L 45700 61700 78800 61700 3 0 0 0 -1 -1
T 64900 46400 9 50 1 0 180 0 9
System Admistration Support

    One stop shopping for all supported tools

   Tested and working install scripts

    App notes and videos (Real Soon Now)


T 66700 36800 9 50 1 0 180 0 9
Design for Reuse Methodologies

    W Edward Demming inspired process control

   Coding and Packaging Standards

    Correct by Construction Methodology


T 76900 27500 9 50 1 0 180 0 4
FPGA Demo Board Support      
   Nexys2 Digilent        Icestick  Lattice Semiconductor     DE0 nano Board 


T 70500 22900 9 50 1 0 180 0 3
Alpha Code                            github.com /ouabache/fossi
Discussion                             discussion@lists.librecores.org

