set project_dir    "./prj"
set project_name   "exStickGE_stream_imageprocessing"
set project_target "xc7a200tsbg484-2"
set source_files { \
			./sources/heartbeat.vhd \
			./sources/reset_counter.vhd \
			./sources/simple_upl32_sender.scenario \
			./sources/simple_upl32_sender.upl \
			../edif/e7udpip_rgmii_artix7.edif \
			../edif/e7udpip_rgmii_artix7_stub.v \
			./ip/mig_a.prj \
			./digilent/900p_edid.data \
			./digilent/ChannelBond.vhd \
			./digilent/ClockGen.vhd \
			./digilent/DVI_Constants.vhd \
			./digilent/EEPROM_8b.vhd \
			./digilent/GlitchFilter.vhd \
			./digilent/InputSERDES.vhd \
			./digilent/OutputSERDES.vhd \
			./digilent/PhaseAlign.vhd \
			./digilent/ResyncToBUFG.vhd \
			./digilent/SyncAsync.vhd \
			./digilent/SyncAsyncReset.vhd \
			./digilent/SyncBase.vhd \
			./digilent/TMDS_Clocking.vhd \
			./digilent/TMDS_Decoder.vhd \
			./digilent/TMDS_Encoder.vhd \
			./digilent/TWI_SlaveCtl.vhd \
			./digilent/dvi2rgb.vhd \
			./digilent/rgb2dvi.vhd \
			./sources/axi4m_to_fifo.vhd \
			./sources/fifo_to_axi4m.vhd \
			./sources/rgb2dram.v \
			./sources/udp_axi.v \
			./sources/filter/sobel.v \
			./sources/filter/grayscale.v \
			./sources/processing_wrapper.v \
			./sources/dram_copy.v \
			./sources/top.v \
}

set constraint_files { \
			./sources/exstickge.xdc \
		       }

set simulation_files { \
		       }

create_project -force $project_name $project_dir -part $project_target
add_files -norecurse $source_files
add_files -fileset constrs_1 -norecurse $constraint_files

update_ip_catalog

import_ip -files ./ip/clk_wiz_0.xci
import_ip -files ./ip/clk_wiz_1.xci
import_ip -files ./ip/fifo_36_2000.xci
import_ip -files ./ip/fifo_37_1000_ft.xci
import_ip -files ./ip/fifo_40_32_ft.xci
import_ip -files ./ip/fifo_dataread.xci
import_ip -files ./ip/mig_7series_0.xci
import_ip -files ./ip/axi_interconnect.xci
import_ip -files ./ip/fifo_rgbtmp.xci
import_ip -files ./ip/sobel_line_fifo.xci


set_property top top [current_fileset]
set_property target_constrs_file ./sources/exstickge.xdc [current_fileset -constrset]

update_compile_order -fileset sources_1

#add_files -fileset sim_1 -norecurse $simulation_files

update_compile_order -fileset sim_1

reset_project

set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
set_property strategy Performance_ExplorePostRoutePhysOpt [get_runs impl_1]

launch_runs synth_1 -jobs 4
wait_on_run synth_1

launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_utilization -file [file join $project_dir "project.rpt"]
report_timing -file [file join $project_dir "project.rpt"] -append
 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_project

quit
