;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-21
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 12, @10
	SUB @-127, 100
	SUB 200, @-100
	SLT 21, 0
	SUB @-210, -69
	SLT 200, @-100
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	SUB -110, 2
	SUB -110, 2
	SUB @-127, 100
	SUB @0, @60
	SUB 11, 0
	SUB @-127, 100
	SPL -110, 2
	ADD 10, 9
	SUB 12, @10
	SLT 21, 0
	MOV -77, <-21
	SUB -207, <-120
	SUB 1, <1
	SUB @121, 103
	SUB @121, 103
	SLT 21, 0
	SPL 0, #2
	SLT 21, 0
	SLT 21, 0
	SPL 12, 10
	SUB @0, @60
	SUB @0, @60
	SUB @0, @60
	ADD 271, 60
	SUB #2, @0
	SUB #2, @0
	SUB @210, 60
	SUB @0, @60
	SUB @0, @60
	SPL 0, #2
	SPL 0, #2
	MOV -17, <-20
	SUB #12, @1
	SUB -110, 0
	SUB #12, @1
	MOV 100, -600
	DJN -1, @-20
