// Seed: 1666326623
module module_0 (
    input tri id_0
);
  wire id_2;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output tri0 id_2
);
  wor id_4;
  tri id_5;
  assign id_1 = id_0;
  assign id_5 = 1 - 1;
  id_6 :
  assert property (@(posedge {id_6{1 | 1}} or posedge 1) id_4)
  else assert (id_6);
  module_0 modCall_1 (id_0);
  tri0 id_7 = 1'h0;
  id_8(
      .id_0(id_4 == 1),
      .id_1(id_4),
      .id_2(id_2),
      .id_3(id_1),
      .id_4(id_2),
      .id_5(1'd0),
      .id_6(id_6),
      .id_7(1),
      .id_8(1),
      .id_9(id_5)
  );
  assign id_5 = 1;
  wire id_9;
endmodule
