// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_scores_target (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_of_nodes,
        layer,
        scoring_fn_target_V_0_address0,
        scoring_fn_target_V_0_ce0,
        scoring_fn_target_V_0_q0,
        scoring_fn_target_V_1_address0,
        scoring_fn_target_V_1_ce0,
        scoring_fn_target_V_1_q0,
        scoring_fn_target_V_2_address0,
        scoring_fn_target_V_2_ce0,
        scoring_fn_target_V_2_q0,
        scoring_fn_target_V_3_address0,
        scoring_fn_target_V_3_ce0,
        scoring_fn_target_V_3_q0,
        scoring_fn_target_V_4_address0,
        scoring_fn_target_V_4_ce0,
        scoring_fn_target_V_4_q0,
        scoring_fn_target_V_5_address0,
        scoring_fn_target_V_5_ce0,
        scoring_fn_target_V_5_q0,
        scoring_fn_target_V_6_address0,
        scoring_fn_target_V_6_ce0,
        scoring_fn_target_V_6_q0,
        scoring_fn_target_V_7_address0,
        scoring_fn_target_V_7_ce0,
        scoring_fn_target_V_7_q0,
        scoring_fn_target_V_8_address0,
        scoring_fn_target_V_8_ce0,
        scoring_fn_target_V_8_q0,
        scoring_fn_target_V_9_address0,
        scoring_fn_target_V_9_ce0,
        scoring_fn_target_V_9_q0,
        scoring_fn_target_V_10_address0,
        scoring_fn_target_V_10_ce0,
        scoring_fn_target_V_10_q0,
        scoring_fn_target_V_11_address0,
        scoring_fn_target_V_11_ce0,
        scoring_fn_target_V_11_q0,
        scoring_fn_target_V_12_address0,
        scoring_fn_target_V_12_ce0,
        scoring_fn_target_V_12_q0,
        scoring_fn_target_V_13_address0,
        scoring_fn_target_V_13_ce0,
        scoring_fn_target_V_13_q0,
        scoring_fn_target_V_14_address0,
        scoring_fn_target_V_14_ce0,
        scoring_fn_target_V_14_q0,
        scoring_fn_target_V_15_address0,
        scoring_fn_target_V_15_ce0,
        scoring_fn_target_V_15_q0,
        nodes_features_proj_V_0_address0,
        nodes_features_proj_V_0_ce0,
        nodes_features_proj_V_0_q0,
        nodes_features_proj_V_1_address0,
        nodes_features_proj_V_1_ce0,
        nodes_features_proj_V_1_q0,
        nodes_features_proj_V_2_address0,
        nodes_features_proj_V_2_ce0,
        nodes_features_proj_V_2_q0,
        nodes_features_proj_V_3_address0,
        nodes_features_proj_V_3_ce0,
        nodes_features_proj_V_3_q0,
        nodes_features_proj_V_4_address0,
        nodes_features_proj_V_4_ce0,
        nodes_features_proj_V_4_q0,
        nodes_features_proj_V_5_address0,
        nodes_features_proj_V_5_ce0,
        nodes_features_proj_V_5_q0,
        nodes_features_proj_V_6_address0,
        nodes_features_proj_V_6_ce0,
        nodes_features_proj_V_6_q0,
        nodes_features_proj_V_7_address0,
        nodes_features_proj_V_7_ce0,
        nodes_features_proj_V_7_q0,
        nodes_features_proj_V_8_address0,
        nodes_features_proj_V_8_ce0,
        nodes_features_proj_V_8_q0,
        nodes_features_proj_V_9_address0,
        nodes_features_proj_V_9_ce0,
        nodes_features_proj_V_9_q0,
        nodes_features_proj_V_10_address0,
        nodes_features_proj_V_10_ce0,
        nodes_features_proj_V_10_q0,
        nodes_features_proj_V_11_address0,
        nodes_features_proj_V_11_ce0,
        nodes_features_proj_V_11_q0,
        nodes_features_proj_V_12_address0,
        nodes_features_proj_V_12_ce0,
        nodes_features_proj_V_12_q0,
        nodes_features_proj_V_13_address0,
        nodes_features_proj_V_13_ce0,
        nodes_features_proj_V_13_q0,
        nodes_features_proj_V_14_address0,
        nodes_features_proj_V_14_ce0,
        nodes_features_proj_V_14_q0,
        nodes_features_proj_V_15_address0,
        nodes_features_proj_V_15_ce0,
        nodes_features_proj_V_15_q0,
        scores_target_V_address1,
        scores_target_V_ce1,
        scores_target_V_we1,
        scores_target_V_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] num_of_nodes;
input  [2:0] layer;
output  [4:0] scoring_fn_target_V_0_address0;
output   scoring_fn_target_V_0_ce0;
input  [27:0] scoring_fn_target_V_0_q0;
output  [4:0] scoring_fn_target_V_1_address0;
output   scoring_fn_target_V_1_ce0;
input  [27:0] scoring_fn_target_V_1_q0;
output  [4:0] scoring_fn_target_V_2_address0;
output   scoring_fn_target_V_2_ce0;
input  [27:0] scoring_fn_target_V_2_q0;
output  [4:0] scoring_fn_target_V_3_address0;
output   scoring_fn_target_V_3_ce0;
input  [27:0] scoring_fn_target_V_3_q0;
output  [4:0] scoring_fn_target_V_4_address0;
output   scoring_fn_target_V_4_ce0;
input  [27:0] scoring_fn_target_V_4_q0;
output  [4:0] scoring_fn_target_V_5_address0;
output   scoring_fn_target_V_5_ce0;
input  [27:0] scoring_fn_target_V_5_q0;
output  [4:0] scoring_fn_target_V_6_address0;
output   scoring_fn_target_V_6_ce0;
input  [27:0] scoring_fn_target_V_6_q0;
output  [4:0] scoring_fn_target_V_7_address0;
output   scoring_fn_target_V_7_ce0;
input  [27:0] scoring_fn_target_V_7_q0;
output  [4:0] scoring_fn_target_V_8_address0;
output   scoring_fn_target_V_8_ce0;
input  [27:0] scoring_fn_target_V_8_q0;
output  [4:0] scoring_fn_target_V_9_address0;
output   scoring_fn_target_V_9_ce0;
input  [27:0] scoring_fn_target_V_9_q0;
output  [4:0] scoring_fn_target_V_10_address0;
output   scoring_fn_target_V_10_ce0;
input  [27:0] scoring_fn_target_V_10_q0;
output  [4:0] scoring_fn_target_V_11_address0;
output   scoring_fn_target_V_11_ce0;
input  [27:0] scoring_fn_target_V_11_q0;
output  [4:0] scoring_fn_target_V_12_address0;
output   scoring_fn_target_V_12_ce0;
input  [27:0] scoring_fn_target_V_12_q0;
output  [4:0] scoring_fn_target_V_13_address0;
output   scoring_fn_target_V_13_ce0;
input  [27:0] scoring_fn_target_V_13_q0;
output  [4:0] scoring_fn_target_V_14_address0;
output   scoring_fn_target_V_14_ce0;
input  [27:0] scoring_fn_target_V_14_q0;
output  [4:0] scoring_fn_target_V_15_address0;
output   scoring_fn_target_V_15_ce0;
input  [27:0] scoring_fn_target_V_15_q0;
output  [9:0] nodes_features_proj_V_0_address0;
output   nodes_features_proj_V_0_ce0;
input  [27:0] nodes_features_proj_V_0_q0;
output  [9:0] nodes_features_proj_V_1_address0;
output   nodes_features_proj_V_1_ce0;
input  [27:0] nodes_features_proj_V_1_q0;
output  [9:0] nodes_features_proj_V_2_address0;
output   nodes_features_proj_V_2_ce0;
input  [27:0] nodes_features_proj_V_2_q0;
output  [9:0] nodes_features_proj_V_3_address0;
output   nodes_features_proj_V_3_ce0;
input  [27:0] nodes_features_proj_V_3_q0;
output  [9:0] nodes_features_proj_V_4_address0;
output   nodes_features_proj_V_4_ce0;
input  [27:0] nodes_features_proj_V_4_q0;
output  [9:0] nodes_features_proj_V_5_address0;
output   nodes_features_proj_V_5_ce0;
input  [27:0] nodes_features_proj_V_5_q0;
output  [9:0] nodes_features_proj_V_6_address0;
output   nodes_features_proj_V_6_ce0;
input  [27:0] nodes_features_proj_V_6_q0;
output  [9:0] nodes_features_proj_V_7_address0;
output   nodes_features_proj_V_7_ce0;
input  [27:0] nodes_features_proj_V_7_q0;
output  [9:0] nodes_features_proj_V_8_address0;
output   nodes_features_proj_V_8_ce0;
input  [27:0] nodes_features_proj_V_8_q0;
output  [9:0] nodes_features_proj_V_9_address0;
output   nodes_features_proj_V_9_ce0;
input  [27:0] nodes_features_proj_V_9_q0;
output  [9:0] nodes_features_proj_V_10_address0;
output   nodes_features_proj_V_10_ce0;
input  [27:0] nodes_features_proj_V_10_q0;
output  [9:0] nodes_features_proj_V_11_address0;
output   nodes_features_proj_V_11_ce0;
input  [27:0] nodes_features_proj_V_11_q0;
output  [9:0] nodes_features_proj_V_12_address0;
output   nodes_features_proj_V_12_ce0;
input  [27:0] nodes_features_proj_V_12_q0;
output  [9:0] nodes_features_proj_V_13_address0;
output   nodes_features_proj_V_13_ce0;
input  [27:0] nodes_features_proj_V_13_q0;
output  [9:0] nodes_features_proj_V_14_address0;
output   nodes_features_proj_V_14_ce0;
input  [27:0] nodes_features_proj_V_14_q0;
output  [9:0] nodes_features_proj_V_15_address0;
output   nodes_features_proj_V_15_ce0;
input  [27:0] nodes_features_proj_V_15_q0;
output  [9:0] scores_target_V_address1;
output   scores_target_V_ce1;
output   scores_target_V_we1;
output  [27:0] scores_target_V_d1;

reg ap_idle;
reg scoring_fn_target_V_0_ce0;
reg scoring_fn_target_V_1_ce0;
reg scoring_fn_target_V_2_ce0;
reg scoring_fn_target_V_3_ce0;
reg scoring_fn_target_V_4_ce0;
reg scoring_fn_target_V_5_ce0;
reg scoring_fn_target_V_6_ce0;
reg scoring_fn_target_V_7_ce0;
reg scoring_fn_target_V_8_ce0;
reg scoring_fn_target_V_9_ce0;
reg scoring_fn_target_V_10_ce0;
reg scoring_fn_target_V_11_ce0;
reg scoring_fn_target_V_12_ce0;
reg scoring_fn_target_V_13_ce0;
reg scoring_fn_target_V_14_ce0;
reg scoring_fn_target_V_15_ce0;
reg nodes_features_proj_V_0_ce0;
reg nodes_features_proj_V_1_ce0;
reg nodes_features_proj_V_2_ce0;
reg nodes_features_proj_V_3_ce0;
reg nodes_features_proj_V_4_ce0;
reg nodes_features_proj_V_5_ce0;
reg nodes_features_proj_V_6_ce0;
reg nodes_features_proj_V_7_ce0;
reg nodes_features_proj_V_8_ce0;
reg nodes_features_proj_V_9_ce0;
reg nodes_features_proj_V_10_ce0;
reg nodes_features_proj_V_11_ce0;
reg nodes_features_proj_V_12_ce0;
reg nodes_features_proj_V_13_ce0;
reg nodes_features_proj_V_14_ce0;
reg nodes_features_proj_V_15_ce0;
reg scores_target_V_ce1;
reg scores_target_V_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln75_fu_635_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] tmp_fu_589_p3;
reg   [4:0] tmp_reg_1312;
wire   [33:0] tmp_s_fu_597_p3;
reg   [33:0] tmp_s_reg_1317;
wire   [0:0] icmp_ln76_fu_630_p2;
reg   [0:0] icmp_ln76_reg_1322;
wire   [9:0] select_ln75_fu_646_p3;
reg   [9:0] select_ln75_reg_1331;
reg   [9:0] select_ln75_reg_1331_pp0_iter2_reg;
reg   [9:0] select_ln75_reg_1331_pp0_iter3_reg;
wire   [63:0] zext_ln1171_fu_703_p1;
reg   [63:0] zext_ln1171_reg_1342;
reg   [63:0] zext_ln1171_reg_1342_pp0_iter3_reg;
reg   [63:0] zext_ln1171_reg_1342_pp0_iter4_reg;
reg   [63:0] zext_ln1171_reg_1342_pp0_iter5_reg;
reg   [63:0] zext_ln1171_reg_1342_pp0_iter6_reg;
wire   [63:0] zext_ln1169_fu_721_p1;
reg   [63:0] zext_ln1169_reg_1374;
reg   [63:0] zext_ln1169_reg_1374_pp0_iter3_reg;
reg   [63:0] zext_ln1169_reg_1374_pp0_iter4_reg;
reg   [63:0] zext_ln1169_reg_1374_pp0_iter5_reg;
reg   [63:0] zext_ln1169_reg_1374_pp0_iter6_reg;
reg  signed [27:0] scoring_fn_target_V_0_load_reg_1406;
reg  signed [27:0] scoring_fn_target_V_1_load_reg_1411;
reg  signed [27:0] scoring_fn_target_V_2_load_reg_1416;
reg  signed [27:0] nodes_features_proj_V_0_load_reg_1451;
reg  signed [27:0] nodes_features_proj_V_1_load_reg_1456;
reg  signed [27:0] nodes_features_proj_V_2_load_reg_1461;
reg  signed [27:0] scoring_fn_target_V_3_load_reg_1466;
reg  signed [27:0] scoring_fn_target_V_4_load_reg_1471;
reg  signed [27:0] scoring_fn_target_V_5_load_reg_1476;
wire   [45:0] mul_ln1171_64_fu_754_p2;
reg   [45:0] mul_ln1171_64_reg_1511;
reg   [27:0] tmp_64_reg_1516;
wire   [45:0] mul_ln1171_65_fu_773_p2;
reg   [45:0] mul_ln1171_65_reg_1521;
reg  signed [27:0] nodes_features_proj_V_3_load_reg_1526;
reg  signed [27:0] nodes_features_proj_V_4_load_reg_1531;
reg  signed [27:0] nodes_features_proj_V_5_load_reg_1536;
reg  signed [27:0] scoring_fn_target_V_6_load_reg_1541;
reg  signed [27:0] scoring_fn_target_V_7_load_reg_1546;
reg  signed [27:0] scoring_fn_target_V_8_load_reg_1551;
wire   [9:0] grp_fu_1279_p3;
reg   [9:0] add_ln81_reg_1586;
reg   [9:0] add_ln81_reg_1586_pp0_iter6_reg;
reg   [9:0] add_ln81_reg_1586_pp0_iter7_reg;
reg   [9:0] add_ln81_reg_1586_pp0_iter8_reg;
reg   [9:0] add_ln81_reg_1586_pp0_iter9_reg;
wire   [45:0] mul_ln1171_66_fu_826_p2;
reg   [45:0] mul_ln1171_66_reg_1591;
reg   [27:0] tmp_66_reg_1596;
wire   [45:0] mul_ln1171_67_fu_845_p2;
reg   [45:0] mul_ln1171_67_reg_1601;
wire   [45:0] mul_ln1171_68_fu_854_p2;
reg   [45:0] mul_ln1171_68_reg_1606;
reg  signed [27:0] nodes_features_proj_V_6_load_reg_1611;
reg  signed [27:0] nodes_features_proj_V_7_load_reg_1616;
reg  signed [27:0] nodes_features_proj_V_8_load_reg_1621;
reg  signed [27:0] scoring_fn_target_V_9_load_reg_1626;
reg  signed [27:0] scoring_fn_target_V_10_load_reg_1631;
reg  signed [27:0] scoring_fn_target_V_11_load_reg_1636;
wire   [45:0] mul_ln1171_69_fu_930_p2;
reg   [45:0] mul_ln1171_69_reg_1671;
reg   [27:0] tmp_69_reg_1676;
wire   [45:0] mul_ln1171_70_fu_949_p2;
reg   [45:0] mul_ln1171_70_reg_1681;
wire   [45:0] mul_ln1171_71_fu_958_p2;
reg   [45:0] mul_ln1171_71_reg_1686;
reg  signed [27:0] nodes_features_proj_V_9_load_reg_1691;
reg  signed [27:0] nodes_features_proj_V_10_load_reg_1696;
reg  signed [27:0] nodes_features_proj_V_11_load_reg_1701;
reg  signed [27:0] scoring_fn_target_V_12_load_reg_1706;
reg  signed [27:0] scoring_fn_target_V_13_load_reg_1711;
reg  signed [27:0] scoring_fn_target_V_14_load_reg_1716;
wire   [45:0] mul_ln1171_72_fu_1034_p2;
reg   [45:0] mul_ln1171_72_reg_1731;
reg   [27:0] tmp_72_reg_1736;
wire   [45:0] mul_ln1171_73_fu_1053_p2;
reg   [45:0] mul_ln1171_73_reg_1741;
wire   [45:0] mul_ln1171_74_fu_1062_p2;
reg   [45:0] mul_ln1171_74_reg_1746;
reg  signed [27:0] nodes_features_proj_V_12_load_reg_1751;
reg  signed [27:0] nodes_features_proj_V_13_load_reg_1756;
reg  signed [27:0] nodes_features_proj_V_14_load_reg_1761;
reg  signed [27:0] scoring_fn_target_V_15_load_reg_1766;
wire   [45:0] mul_ln1171_75_fu_1138_p2;
reg   [45:0] mul_ln1171_75_reg_1771;
reg   [27:0] tmp_75_reg_1776;
wire   [45:0] mul_ln1171_76_fu_1157_p2;
reg   [45:0] mul_ln1171_76_reg_1781;
wire   [45:0] mul_ln1171_77_fu_1166_p2;
reg   [45:0] mul_ln1171_77_reg_1786;
reg  signed [27:0] nodes_features_proj_V_15_load_reg_1791;
wire   [45:0] mul_ln1171_78_fu_1236_p2;
reg   [45:0] mul_ln1171_78_reg_1796;
reg   [27:0] tmp_78_reg_1801;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln81_1_fu_1252_p1;
reg   [9:0] n_fu_132;
wire   [9:0] add_ln76_fu_654_p2;
wire    ap_loop_init;
reg   [2:0] nh_fu_136;
wire   [2:0] select_ln75_1_fu_679_p3;
reg   [33:0] indvar_flatten_fu_140;
wire   [33:0] add_ln75_1_fu_640_p2;
wire   [31:0] n_cast_fu_626_p1;
wire   [2:0] add_ln75_fu_673_p2;
wire   [4:0] zext_ln75_1_fu_694_p1;
wire   [4:0] add_ln75_2_fu_698_p2;
wire   [9:0] shl_ln1169_fu_710_p2;
wire   [9:0] zext_ln81_fu_686_p1;
wire   [9:0] add_ln1169_fu_715_p2;
wire   [45:0] mul_ln1171_fu_745_p2;
wire   [45:0] shl_ln_fu_788_p3;
wire   [45:0] add_ln1245_fu_795_p2;
wire   [27:0] tmp_65_fu_800_p4;
wire   [45:0] shl_ln737_s_fu_810_p3;
wire   [45:0] add_ln1245_64_fu_818_p2;
wire   [45:0] shl_ln737_63_fu_869_p3;
wire   [45:0] add_ln1245_65_fu_876_p2;
wire   [27:0] tmp_67_fu_881_p4;
wire   [45:0] shl_ln737_64_fu_891_p3;
wire   [45:0] add_ln1245_66_fu_899_p2;
wire   [27:0] tmp_68_fu_904_p4;
wire   [45:0] shl_ln737_65_fu_914_p3;
wire   [45:0] add_ln1245_67_fu_922_p2;
wire   [45:0] shl_ln737_66_fu_973_p3;
wire   [45:0] add_ln1245_68_fu_980_p2;
wire   [27:0] tmp_70_fu_985_p4;
wire   [45:0] shl_ln737_67_fu_995_p3;
wire   [45:0] add_ln1245_69_fu_1003_p2;
wire   [27:0] tmp_71_fu_1008_p4;
wire   [45:0] shl_ln737_68_fu_1018_p3;
wire   [45:0] add_ln1245_70_fu_1026_p2;
wire   [45:0] shl_ln737_69_fu_1077_p3;
wire   [45:0] add_ln1245_71_fu_1084_p2;
wire   [27:0] tmp_73_fu_1089_p4;
wire   [45:0] shl_ln737_70_fu_1099_p3;
wire   [45:0] add_ln1245_72_fu_1107_p2;
wire   [27:0] tmp_74_fu_1112_p4;
wire   [45:0] shl_ln737_71_fu_1122_p3;
wire   [45:0] add_ln1245_73_fu_1130_p2;
wire   [45:0] shl_ln737_72_fu_1175_p3;
wire   [45:0] add_ln1245_74_fu_1182_p2;
wire   [27:0] tmp_76_fu_1187_p4;
wire   [45:0] shl_ln737_73_fu_1197_p3;
wire   [45:0] add_ln1245_75_fu_1205_p2;
wire   [27:0] tmp_77_fu_1210_p4;
wire   [45:0] shl_ln737_74_fu_1220_p3;
wire   [45:0] add_ln1245_76_fu_1228_p2;
wire   [45:0] shl_ln737_75_fu_1256_p3;
wire   [45:0] add_ln1245_77_fu_1263_p2;
wire   [2:0] grp_fu_1279_p0;
wire   [7:0] grp_fu_1279_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [9:0] grp_fu_1279_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U963(
    .din0(scoring_fn_target_V_0_load_reg_1406),
    .din1(nodes_features_proj_V_0_load_reg_1451),
    .dout(mul_ln1171_fu_745_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U964(
    .din0(scoring_fn_target_V_1_load_reg_1411),
    .din1(nodes_features_proj_V_1_load_reg_1456),
    .dout(mul_ln1171_64_fu_754_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U965(
    .din0(scoring_fn_target_V_2_load_reg_1416),
    .din1(nodes_features_proj_V_2_load_reg_1461),
    .dout(mul_ln1171_65_fu_773_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U966(
    .din0(scoring_fn_target_V_3_load_reg_1466),
    .din1(nodes_features_proj_V_3_load_reg_1526),
    .dout(mul_ln1171_66_fu_826_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U967(
    .din0(scoring_fn_target_V_4_load_reg_1471),
    .din1(nodes_features_proj_V_4_load_reg_1531),
    .dout(mul_ln1171_67_fu_845_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U968(
    .din0(scoring_fn_target_V_5_load_reg_1476),
    .din1(nodes_features_proj_V_5_load_reg_1536),
    .dout(mul_ln1171_68_fu_854_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U969(
    .din0(scoring_fn_target_V_6_load_reg_1541),
    .din1(nodes_features_proj_V_6_load_reg_1611),
    .dout(mul_ln1171_69_fu_930_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U970(
    .din0(scoring_fn_target_V_7_load_reg_1546),
    .din1(nodes_features_proj_V_7_load_reg_1616),
    .dout(mul_ln1171_70_fu_949_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U971(
    .din0(scoring_fn_target_V_8_load_reg_1551),
    .din1(nodes_features_proj_V_8_load_reg_1621),
    .dout(mul_ln1171_71_fu_958_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U972(
    .din0(scoring_fn_target_V_9_load_reg_1626),
    .din1(nodes_features_proj_V_9_load_reg_1691),
    .dout(mul_ln1171_72_fu_1034_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U973(
    .din0(scoring_fn_target_V_10_load_reg_1631),
    .din1(nodes_features_proj_V_10_load_reg_1696),
    .dout(mul_ln1171_73_fu_1053_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U974(
    .din0(scoring_fn_target_V_11_load_reg_1636),
    .din1(nodes_features_proj_V_11_load_reg_1701),
    .dout(mul_ln1171_74_fu_1062_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U975(
    .din0(scoring_fn_target_V_12_load_reg_1706),
    .din1(nodes_features_proj_V_12_load_reg_1751),
    .dout(mul_ln1171_75_fu_1138_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U976(
    .din0(scoring_fn_target_V_13_load_reg_1711),
    .din1(nodes_features_proj_V_13_load_reg_1756),
    .dout(mul_ln1171_76_fu_1157_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U977(
    .din0(scoring_fn_target_V_14_load_reg_1716),
    .din1(nodes_features_proj_V_14_load_reg_1761),
    .dout(mul_ln1171_77_fu_1166_p2)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U978(
    .din0(scoring_fn_target_V_15_load_reg_1766),
    .din1(nodes_features_proj_V_15_load_reg_1791),
    .dout(mul_ln1171_78_fu_1236_p2)
);

GAT_compute_one_graph_mac_muladd_3ns_8ns_10ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_3ns_8ns_10ns_10_4_1_U979(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1279_p0),
    .din1(grp_fu_1279_p1),
    .din2(select_ln75_reg_1331_pp0_iter3_reg),
    .ce(1'b1),
    .dout(grp_fu_1279_p3)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_140 <= 34'd0;
        end else if (((icmp_ln75_fu_635_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_140 <= add_ln75_1_fu_640_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            n_fu_132 <= 10'd0;
        end else if (((icmp_ln75_fu_635_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            n_fu_132 <= add_ln76_fu_654_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            nh_fu_136 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            nh_fu_136 <= select_ln75_1_fu_679_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        add_ln81_reg_1586 <= grp_fu_1279_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln81_reg_1586_pp0_iter6_reg <= add_ln81_reg_1586;
        add_ln81_reg_1586_pp0_iter7_reg <= add_ln81_reg_1586_pp0_iter6_reg;
        add_ln81_reg_1586_pp0_iter8_reg <= add_ln81_reg_1586_pp0_iter7_reg;
        add_ln81_reg_1586_pp0_iter9_reg <= add_ln81_reg_1586_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mul_ln1171_64_reg_1511 <= mul_ln1171_64_fu_754_p2;
        mul_ln1171_65_reg_1521 <= mul_ln1171_65_fu_773_p2;
        mul_ln1171_66_reg_1591 <= mul_ln1171_66_fu_826_p2;
        mul_ln1171_67_reg_1601 <= mul_ln1171_67_fu_845_p2;
        mul_ln1171_68_reg_1606 <= mul_ln1171_68_fu_854_p2;
        mul_ln1171_69_reg_1671 <= mul_ln1171_69_fu_930_p2;
        mul_ln1171_70_reg_1681 <= mul_ln1171_70_fu_949_p2;
        mul_ln1171_71_reg_1686 <= mul_ln1171_71_fu_958_p2;
        mul_ln1171_72_reg_1731 <= mul_ln1171_72_fu_1034_p2;
        mul_ln1171_73_reg_1741 <= mul_ln1171_73_fu_1053_p2;
        mul_ln1171_74_reg_1746 <= mul_ln1171_74_fu_1062_p2;
        mul_ln1171_75_reg_1771 <= mul_ln1171_75_fu_1138_p2;
        mul_ln1171_76_reg_1781 <= mul_ln1171_76_fu_1157_p2;
        mul_ln1171_77_reg_1786 <= mul_ln1171_77_fu_1166_p2;
        mul_ln1171_78_reg_1796 <= mul_ln1171_78_fu_1236_p2;
        nodes_features_proj_V_0_load_reg_1451 <= nodes_features_proj_V_0_q0;
        nodes_features_proj_V_10_load_reg_1696 <= nodes_features_proj_V_10_q0;
        nodes_features_proj_V_11_load_reg_1701 <= nodes_features_proj_V_11_q0;
        nodes_features_proj_V_12_load_reg_1751 <= nodes_features_proj_V_12_q0;
        nodes_features_proj_V_13_load_reg_1756 <= nodes_features_proj_V_13_q0;
        nodes_features_proj_V_14_load_reg_1761 <= nodes_features_proj_V_14_q0;
        nodes_features_proj_V_15_load_reg_1791 <= nodes_features_proj_V_15_q0;
        nodes_features_proj_V_1_load_reg_1456 <= nodes_features_proj_V_1_q0;
        nodes_features_proj_V_2_load_reg_1461 <= nodes_features_proj_V_2_q0;
        nodes_features_proj_V_3_load_reg_1526 <= nodes_features_proj_V_3_q0;
        nodes_features_proj_V_4_load_reg_1531 <= nodes_features_proj_V_4_q0;
        nodes_features_proj_V_5_load_reg_1536 <= nodes_features_proj_V_5_q0;
        nodes_features_proj_V_6_load_reg_1611 <= nodes_features_proj_V_6_q0;
        nodes_features_proj_V_7_load_reg_1616 <= nodes_features_proj_V_7_q0;
        nodes_features_proj_V_8_load_reg_1621 <= nodes_features_proj_V_8_q0;
        nodes_features_proj_V_9_load_reg_1691 <= nodes_features_proj_V_9_q0;
        scoring_fn_target_V_0_load_reg_1406 <= scoring_fn_target_V_0_q0;
        scoring_fn_target_V_10_load_reg_1631 <= scoring_fn_target_V_10_q0;
        scoring_fn_target_V_11_load_reg_1636 <= scoring_fn_target_V_11_q0;
        scoring_fn_target_V_12_load_reg_1706 <= scoring_fn_target_V_12_q0;
        scoring_fn_target_V_13_load_reg_1711 <= scoring_fn_target_V_13_q0;
        scoring_fn_target_V_14_load_reg_1716 <= scoring_fn_target_V_14_q0;
        scoring_fn_target_V_15_load_reg_1766 <= scoring_fn_target_V_15_q0;
        scoring_fn_target_V_1_load_reg_1411 <= scoring_fn_target_V_1_q0;
        scoring_fn_target_V_2_load_reg_1416 <= scoring_fn_target_V_2_q0;
        scoring_fn_target_V_3_load_reg_1466 <= scoring_fn_target_V_3_q0;
        scoring_fn_target_V_4_load_reg_1471 <= scoring_fn_target_V_4_q0;
        scoring_fn_target_V_5_load_reg_1476 <= scoring_fn_target_V_5_q0;
        scoring_fn_target_V_6_load_reg_1541 <= scoring_fn_target_V_6_q0;
        scoring_fn_target_V_7_load_reg_1546 <= scoring_fn_target_V_7_q0;
        scoring_fn_target_V_8_load_reg_1551 <= scoring_fn_target_V_8_q0;
        scoring_fn_target_V_9_load_reg_1626 <= scoring_fn_target_V_9_q0;
        select_ln75_reg_1331_pp0_iter2_reg <= select_ln75_reg_1331;
        select_ln75_reg_1331_pp0_iter3_reg <= select_ln75_reg_1331_pp0_iter2_reg;
        tmp_64_reg_1516 <= {{mul_ln1171_fu_745_p2[45:18]}};
        tmp_66_reg_1596 <= {{add_ln1245_64_fu_818_p2[45:18]}};
        tmp_69_reg_1676 <= {{add_ln1245_67_fu_922_p2[45:18]}};
        tmp_72_reg_1736 <= {{add_ln1245_70_fu_1026_p2[45:18]}};
        tmp_75_reg_1776 <= {{add_ln1245_73_fu_1130_p2[45:18]}};
        tmp_78_reg_1801 <= {{add_ln1245_76_fu_1228_p2[45:18]}};
        zext_ln1169_reg_1374[9 : 0] <= zext_ln1169_fu_721_p1[9 : 0];
        zext_ln1169_reg_1374_pp0_iter3_reg[9 : 0] <= zext_ln1169_reg_1374[9 : 0];
        zext_ln1169_reg_1374_pp0_iter4_reg[9 : 0] <= zext_ln1169_reg_1374_pp0_iter3_reg[9 : 0];
        zext_ln1169_reg_1374_pp0_iter5_reg[9 : 0] <= zext_ln1169_reg_1374_pp0_iter4_reg[9 : 0];
        zext_ln1169_reg_1374_pp0_iter6_reg[9 : 0] <= zext_ln1169_reg_1374_pp0_iter5_reg[9 : 0];
        zext_ln1171_reg_1342[4 : 0] <= zext_ln1171_fu_703_p1[4 : 0];
        zext_ln1171_reg_1342_pp0_iter3_reg[4 : 0] <= zext_ln1171_reg_1342[4 : 0];
        zext_ln1171_reg_1342_pp0_iter4_reg[4 : 0] <= zext_ln1171_reg_1342_pp0_iter3_reg[4 : 0];
        zext_ln1171_reg_1342_pp0_iter5_reg[4 : 0] <= zext_ln1171_reg_1342_pp0_iter4_reg[4 : 0];
        zext_ln1171_reg_1342_pp0_iter6_reg[4 : 0] <= zext_ln1171_reg_1342_pp0_iter5_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln76_reg_1322 <= icmp_ln76_fu_630_p2;
        tmp_reg_1312[4 : 2] <= tmp_fu_589_p3[4 : 2];
        tmp_s_reg_1317[33 : 2] <= tmp_s_fu_597_p3[33 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_fu_635_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln75_reg_1331 <= select_ln75_fu_646_p3;
    end
end

always @ (*) begin
    if (((icmp_ln75_fu_635_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_0_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_10_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_11_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_12_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_13_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_14_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        nodes_features_proj_V_15_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_1_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_2_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_3_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_4_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_5_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_6_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_7_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_8_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_9_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        scores_target_V_ce1 = 1'b1;
    end else begin
        scores_target_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        scores_target_V_we1 = 1'b1;
    end else begin
        scores_target_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_target_V_0_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        scoring_fn_target_V_10_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        scoring_fn_target_V_11_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        scoring_fn_target_V_12_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        scoring_fn_target_V_13_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        scoring_fn_target_V_14_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        scoring_fn_target_V_15_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_target_V_1_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_target_V_2_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_target_V_3_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_target_V_4_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_target_V_5_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_target_V_6_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_target_V_7_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_target_V_8_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        scoring_fn_target_V_9_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1169_fu_715_p2 = (shl_ln1169_fu_710_p2 + zext_ln81_fu_686_p1);

assign add_ln1245_64_fu_818_p2 = (shl_ln737_s_fu_810_p3 + mul_ln1171_65_reg_1521);

assign add_ln1245_65_fu_876_p2 = (shl_ln737_63_fu_869_p3 + mul_ln1171_66_reg_1591);

assign add_ln1245_66_fu_899_p2 = (shl_ln737_64_fu_891_p3 + mul_ln1171_67_reg_1601);

assign add_ln1245_67_fu_922_p2 = (shl_ln737_65_fu_914_p3 + mul_ln1171_68_reg_1606);

assign add_ln1245_68_fu_980_p2 = (shl_ln737_66_fu_973_p3 + mul_ln1171_69_reg_1671);

assign add_ln1245_69_fu_1003_p2 = (shl_ln737_67_fu_995_p3 + mul_ln1171_70_reg_1681);

assign add_ln1245_70_fu_1026_p2 = (shl_ln737_68_fu_1018_p3 + mul_ln1171_71_reg_1686);

assign add_ln1245_71_fu_1084_p2 = (shl_ln737_69_fu_1077_p3 + mul_ln1171_72_reg_1731);

assign add_ln1245_72_fu_1107_p2 = (shl_ln737_70_fu_1099_p3 + mul_ln1171_73_reg_1741);

assign add_ln1245_73_fu_1130_p2 = (shl_ln737_71_fu_1122_p3 + mul_ln1171_74_reg_1746);

assign add_ln1245_74_fu_1182_p2 = (shl_ln737_72_fu_1175_p3 + mul_ln1171_75_reg_1771);

assign add_ln1245_75_fu_1205_p2 = (shl_ln737_73_fu_1197_p3 + mul_ln1171_76_reg_1781);

assign add_ln1245_76_fu_1228_p2 = (shl_ln737_74_fu_1220_p3 + mul_ln1171_77_reg_1786);

assign add_ln1245_77_fu_1263_p2 = (shl_ln737_75_fu_1256_p3 + mul_ln1171_78_reg_1796);

assign add_ln1245_fu_795_p2 = (shl_ln_fu_788_p3 + mul_ln1171_64_reg_1511);

assign add_ln75_1_fu_640_p2 = (indvar_flatten_fu_140 + 34'd1);

assign add_ln75_2_fu_698_p2 = (tmp_reg_1312 + zext_ln75_1_fu_694_p1);

assign add_ln75_fu_673_p2 = (nh_fu_136 + 3'd1);

assign add_ln76_fu_654_p2 = (select_ln75_fu_646_p3 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign grp_fu_1279_p0 = grp_fu_1279_p00;

assign grp_fu_1279_p00 = select_ln75_1_fu_679_p3;

assign grp_fu_1279_p1 = 10'd200;

assign icmp_ln75_fu_635_p2 = ((indvar_flatten_fu_140 == tmp_s_reg_1317) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_630_p2 = ((n_cast_fu_626_p1 == num_of_nodes) ? 1'b1 : 1'b0);

assign n_cast_fu_626_p1 = n_fu_132;

assign nodes_features_proj_V_0_address0 = zext_ln1169_fu_721_p1;

assign nodes_features_proj_V_10_address0 = zext_ln1169_reg_1374_pp0_iter4_reg;

assign nodes_features_proj_V_11_address0 = zext_ln1169_reg_1374_pp0_iter4_reg;

assign nodes_features_proj_V_12_address0 = zext_ln1169_reg_1374_pp0_iter5_reg;

assign nodes_features_proj_V_13_address0 = zext_ln1169_reg_1374_pp0_iter5_reg;

assign nodes_features_proj_V_14_address0 = zext_ln1169_reg_1374_pp0_iter5_reg;

assign nodes_features_proj_V_15_address0 = zext_ln1169_reg_1374_pp0_iter6_reg;

assign nodes_features_proj_V_1_address0 = zext_ln1169_fu_721_p1;

assign nodes_features_proj_V_2_address0 = zext_ln1169_fu_721_p1;

assign nodes_features_proj_V_3_address0 = zext_ln1169_reg_1374;

assign nodes_features_proj_V_4_address0 = zext_ln1169_reg_1374;

assign nodes_features_proj_V_5_address0 = zext_ln1169_reg_1374;

assign nodes_features_proj_V_6_address0 = zext_ln1169_reg_1374_pp0_iter3_reg;

assign nodes_features_proj_V_7_address0 = zext_ln1169_reg_1374_pp0_iter3_reg;

assign nodes_features_proj_V_8_address0 = zext_ln1169_reg_1374_pp0_iter3_reg;

assign nodes_features_proj_V_9_address0 = zext_ln1169_reg_1374_pp0_iter4_reg;

assign scores_target_V_address1 = zext_ln81_1_fu_1252_p1;

assign scores_target_V_d1 = {{add_ln1245_77_fu_1263_p2[45:18]}};

assign scoring_fn_target_V_0_address0 = zext_ln1171_fu_703_p1;

assign scoring_fn_target_V_10_address0 = zext_ln1171_reg_1342_pp0_iter4_reg;

assign scoring_fn_target_V_11_address0 = zext_ln1171_reg_1342_pp0_iter4_reg;

assign scoring_fn_target_V_12_address0 = zext_ln1171_reg_1342_pp0_iter5_reg;

assign scoring_fn_target_V_13_address0 = zext_ln1171_reg_1342_pp0_iter5_reg;

assign scoring_fn_target_V_14_address0 = zext_ln1171_reg_1342_pp0_iter5_reg;

assign scoring_fn_target_V_15_address0 = zext_ln1171_reg_1342_pp0_iter6_reg;

assign scoring_fn_target_V_1_address0 = zext_ln1171_fu_703_p1;

assign scoring_fn_target_V_2_address0 = zext_ln1171_fu_703_p1;

assign scoring_fn_target_V_3_address0 = zext_ln1171_reg_1342;

assign scoring_fn_target_V_4_address0 = zext_ln1171_reg_1342;

assign scoring_fn_target_V_5_address0 = zext_ln1171_reg_1342;

assign scoring_fn_target_V_6_address0 = zext_ln1171_reg_1342_pp0_iter3_reg;

assign scoring_fn_target_V_7_address0 = zext_ln1171_reg_1342_pp0_iter3_reg;

assign scoring_fn_target_V_8_address0 = zext_ln1171_reg_1342_pp0_iter3_reg;

assign scoring_fn_target_V_9_address0 = zext_ln1171_reg_1342_pp0_iter4_reg;

assign select_ln75_1_fu_679_p3 = ((icmp_ln76_reg_1322[0:0] == 1'b1) ? add_ln75_fu_673_p2 : nh_fu_136);

assign select_ln75_fu_646_p3 = ((icmp_ln76_fu_630_p2[0:0] == 1'b1) ? 10'd0 : n_fu_132);

assign shl_ln1169_fu_710_p2 = select_ln75_reg_1331 << 10'd2;

assign shl_ln737_63_fu_869_p3 = {{tmp_66_reg_1596}, {18'd0}};

assign shl_ln737_64_fu_891_p3 = {{tmp_67_fu_881_p4}, {18'd0}};

assign shl_ln737_65_fu_914_p3 = {{tmp_68_fu_904_p4}, {18'd0}};

assign shl_ln737_66_fu_973_p3 = {{tmp_69_reg_1676}, {18'd0}};

assign shl_ln737_67_fu_995_p3 = {{tmp_70_fu_985_p4}, {18'd0}};

assign shl_ln737_68_fu_1018_p3 = {{tmp_71_fu_1008_p4}, {18'd0}};

assign shl_ln737_69_fu_1077_p3 = {{tmp_72_reg_1736}, {18'd0}};

assign shl_ln737_70_fu_1099_p3 = {{tmp_73_fu_1089_p4}, {18'd0}};

assign shl_ln737_71_fu_1122_p3 = {{tmp_74_fu_1112_p4}, {18'd0}};

assign shl_ln737_72_fu_1175_p3 = {{tmp_75_reg_1776}, {18'd0}};

assign shl_ln737_73_fu_1197_p3 = {{tmp_76_fu_1187_p4}, {18'd0}};

assign shl_ln737_74_fu_1220_p3 = {{tmp_77_fu_1210_p4}, {18'd0}};

assign shl_ln737_75_fu_1256_p3 = {{tmp_78_reg_1801}, {18'd0}};

assign shl_ln737_s_fu_810_p3 = {{tmp_65_fu_800_p4}, {18'd0}};

assign shl_ln_fu_788_p3 = {{tmp_64_reg_1516}, {18'd0}};

assign tmp_65_fu_800_p4 = {{add_ln1245_fu_795_p2[45:18]}};

assign tmp_67_fu_881_p4 = {{add_ln1245_65_fu_876_p2[45:18]}};

assign tmp_68_fu_904_p4 = {{add_ln1245_66_fu_899_p2[45:18]}};

assign tmp_70_fu_985_p4 = {{add_ln1245_68_fu_980_p2[45:18]}};

assign tmp_71_fu_1008_p4 = {{add_ln1245_69_fu_1003_p2[45:18]}};

assign tmp_73_fu_1089_p4 = {{add_ln1245_71_fu_1084_p2[45:18]}};

assign tmp_74_fu_1112_p4 = {{add_ln1245_72_fu_1107_p2[45:18]}};

assign tmp_76_fu_1187_p4 = {{add_ln1245_74_fu_1182_p2[45:18]}};

assign tmp_77_fu_1210_p4 = {{add_ln1245_75_fu_1205_p2[45:18]}};

assign tmp_fu_589_p3 = {{layer}, {2'd0}};

assign tmp_s_fu_597_p3 = {{num_of_nodes}, {2'd0}};

assign zext_ln1169_fu_721_p1 = add_ln1169_fu_715_p2;

assign zext_ln1171_fu_703_p1 = add_ln75_2_fu_698_p2;

assign zext_ln75_1_fu_694_p1 = select_ln75_1_fu_679_p3;

assign zext_ln81_1_fu_1252_p1 = add_ln81_reg_1586_pp0_iter9_reg;

assign zext_ln81_fu_686_p1 = select_ln75_1_fu_679_p3;

always @ (posedge ap_clk) begin
    tmp_reg_1312[1:0] <= 2'b00;
    tmp_s_reg_1317[1:0] <= 2'b00;
    zext_ln1171_reg_1342[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_1342_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_1342_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_1342_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_1342_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1169_reg_1374[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln1169_reg_1374_pp0_iter3_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln1169_reg_1374_pp0_iter4_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln1169_reg_1374_pp0_iter5_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln1169_reg_1374_pp0_iter6_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //GAT_compute_one_graph_compute_scores_target
