Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Fri Nov 26 10:36:44 2021
| Host              : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design            : uart_test
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.483        0.000                      0                  186        0.042        0.000                      0                  186        2.225        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.483        0.000                      0                  186        0.042        0.000                      0                  186        2.225        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.493ns (21.324%)  route 1.819ns (78.676%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 8.400 - 5.000 ) 
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.260ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.268ns (routing 1.160ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.531     3.962    uart_rx_inst/sys_clk_BUFG
    SLICE_X50Y139        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.075 f  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.451     4.526    uart_rx_inst/cycle_cnt[9]
    SLICE_X50Y138        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     4.679 r  uart_rx_inst/bit_cnt[2]_i_5/O
                         net (fo=6, routed)           0.454     5.133    uart_rx_inst/bit_cnt[2]_i_5_n_0
    SLICE_X49Y136        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     5.204 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.287     5.491    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X51Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.607 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.121     5.728    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X51Y137        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.768 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.506     6.274    uart_rx_inst/rx_data_valid01_out
    SLICE_X55Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.268     8.400    uart_rx_inst/sys_clk_BUFG
    SLICE_X55Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism              0.442     8.842    
                         clock uncertainty           -0.035     8.807    
    SLICE_X55Y136        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050     8.757    uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.493ns (21.370%)  route 1.814ns (78.630%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 8.401 - 5.000 ) 
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.260ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.269ns (routing 1.160ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.531     3.962    uart_rx_inst/sys_clk_BUFG
    SLICE_X50Y139        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.075 f  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.451     4.526    uart_rx_inst/cycle_cnt[9]
    SLICE_X50Y138        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     4.679 r  uart_rx_inst/bit_cnt[2]_i_5/O
                         net (fo=6, routed)           0.454     5.133    uart_rx_inst/bit_cnt[2]_i_5_n_0
    SLICE_X49Y136        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     5.204 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.287     5.491    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X51Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.607 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.121     5.728    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X51Y137        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.768 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.501     6.269    uart_rx_inst/rx_data_valid01_out
    SLICE_X55Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.269     8.401    uart_rx_inst/sys_clk_BUFG
    SLICE_X55Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[2]/C
                         clock pessimism              0.442     8.843    
                         clock uncertainty           -0.035     8.808    
    SLICE_X55Y136        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     8.760    uart_rx_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.493ns (21.566%)  route 1.793ns (78.434%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 8.408 - 5.000 ) 
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.260ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.160ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.531     3.962    uart_rx_inst/sys_clk_BUFG
    SLICE_X50Y139        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.075 f  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.451     4.526    uart_rx_inst/cycle_cnt[9]
    SLICE_X50Y138        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     4.679 r  uart_rx_inst/bit_cnt[2]_i_5/O
                         net (fo=6, routed)           0.454     5.133    uart_rx_inst/bit_cnt[2]_i_5_n_0
    SLICE_X49Y136        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     5.204 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.287     5.491    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X51Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.607 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.121     5.728    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X51Y137        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.768 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.480     6.248    uart_rx_inst/rx_data_valid01_out
    SLICE_X54Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.276     8.408    uart_rx_inst/sys_clk_BUFG
    SLICE_X54Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[1]/C
                         clock pessimism              0.442     8.850    
                         clock uncertainty           -0.035     8.815    
    SLICE_X54Y136        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     8.765    uart_rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.493ns (21.585%)  route 1.791ns (78.415%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 8.408 - 5.000 ) 
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.260ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.160ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.531     3.962    uart_rx_inst/sys_clk_BUFG
    SLICE_X50Y139        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.075 f  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.451     4.526    uart_rx_inst/cycle_cnt[9]
    SLICE_X50Y138        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     4.679 r  uart_rx_inst/bit_cnt[2]_i_5/O
                         net (fo=6, routed)           0.454     5.133    uart_rx_inst/bit_cnt[2]_i_5_n_0
    SLICE_X49Y136        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     5.204 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.287     5.491    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X51Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.607 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.121     5.728    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X51Y137        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.768 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.478     6.246    uart_rx_inst/rx_data_valid01_out
    SLICE_X53Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.276     8.408    uart_rx_inst/sys_clk_BUFG
    SLICE_X53Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism              0.442     8.850    
                         clock uncertainty           -0.035     8.815    
    SLICE_X53Y136        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050     8.765    uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.493ns (21.585%)  route 1.791ns (78.415%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 8.408 - 5.000 ) 
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.260ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.276ns (routing 1.160ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.531     3.962    uart_rx_inst/sys_clk_BUFG
    SLICE_X50Y139        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.075 f  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.451     4.526    uart_rx_inst/cycle_cnt[9]
    SLICE_X50Y138        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     4.679 r  uart_rx_inst/bit_cnt[2]_i_5/O
                         net (fo=6, routed)           0.454     5.133    uart_rx_inst/bit_cnt[2]_i_5_n_0
    SLICE_X49Y136        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     5.204 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.287     5.491    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X51Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.607 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.121     5.728    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X51Y137        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.768 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.478     6.246    uart_rx_inst/rx_data_valid01_out
    SLICE_X53Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.276     8.408    uart_rx_inst/sys_clk_BUFG
    SLICE_X53Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[7]/C
                         clock pessimism              0.442     8.850    
                         clock uncertainty           -0.035     8.815    
    SLICE_X53Y136        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050     8.765    uart_rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.493ns (21.950%)  route 1.753ns (78.050%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 8.394 - 5.000 ) 
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.260ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.262ns (routing 1.160ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.531     3.962    uart_rx_inst/sys_clk_BUFG
    SLICE_X50Y139        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.075 f  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.451     4.526    uart_rx_inst/cycle_cnt[9]
    SLICE_X50Y138        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     4.679 r  uart_rx_inst/bit_cnt[2]_i_5/O
                         net (fo=6, routed)           0.454     5.133    uart_rx_inst/bit_cnt[2]_i_5_n_0
    SLICE_X49Y136        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     5.204 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.287     5.491    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X51Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.607 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.121     5.728    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X51Y137        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.768 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.440     6.208    uart_rx_inst/rx_data_valid01_out
    SLICE_X52Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.262     8.394    uart_rx_inst/sys_clk_BUFG
    SLICE_X52Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[5]/C
                         clock pessimism              0.442     8.836    
                         clock uncertainty           -0.035     8.801    
    SLICE_X52Y136        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050     8.751    uart_rx_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.493ns (21.950%)  route 1.753ns (78.050%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 8.394 - 5.000 ) 
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.260ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.262ns (routing 1.160ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.531     3.962    uart_rx_inst/sys_clk_BUFG
    SLICE_X50Y139        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.075 f  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.451     4.526    uart_rx_inst/cycle_cnt[9]
    SLICE_X50Y138        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     4.679 r  uart_rx_inst/bit_cnt[2]_i_5/O
                         net (fo=6, routed)           0.454     5.133    uart_rx_inst/bit_cnt[2]_i_5_n_0
    SLICE_X49Y136        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     5.204 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.287     5.491    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X51Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.607 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.121     5.728    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X51Y137        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.768 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.440     6.208    uart_rx_inst/rx_data_valid01_out
    SLICE_X52Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.262     8.394    uart_rx_inst/sys_clk_BUFG
    SLICE_X52Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[6]/C
                         clock pessimism              0.442     8.836    
                         clock uncertainty           -0.035     8.801    
    SLICE_X52Y136        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050     8.751    uart_rx_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 uart_tx_inst/cycle_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/cycle_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.707ns (29.996%)  route 1.650ns (70.004%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 8.406 - 5.000 ) 
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.561ns (routing 1.260ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.274ns (routing 1.160ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.561     3.992    uart_tx_inst/sys_clk_BUFG
    SLICE_X50Y135        FDCE                                         r  uart_tx_inst/cycle_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     4.109 r  uart_tx_inst/cycle_cnt_reg[8]/Q
                         net (fo=6, routed)           0.313     4.422    uart_tx_inst/cycle_cnt[8]
    SLICE_X50Y136        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     4.555 r  uart_tx_inst/bit_cnt[2]_i_5__0/O
                         net (fo=1, routed)           0.211     4.766    uart_tx_inst/bit_cnt[2]_i_5__0_n_0
    SLICE_X51Y135        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.173     4.939 f  uart_tx_inst/bit_cnt[2]_i_3__0/O
                         net (fo=4, routed)           0.236     5.175    uart_tx_inst/bit_cnt[2]_i_3__0_n_0
    SLICE_X53Y135        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.119     5.294 r  uart_tx_inst/cycle_cnt[15]_i_2__0/O
                         net (fo=16, routed)          0.457     5.751    uart_tx_inst/cycle_cnt[15]_i_2__0_n_0
    SLICE_X50Y136        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.165     5.916 r  uart_tx_inst/cycle_cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.433     6.349    uart_tx_inst/cycle_cnt[11]_i_1__0_n_0
    SLICE_X50Y136        FDCE                                         r  uart_tx_inst/cycle_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.274     8.406    uart_tx_inst/sys_clk_BUFG
    SLICE_X50Y136        FDCE                                         r  uart_tx_inst/cycle_cnt_reg[11]/C
                         clock pessimism              0.502     8.908    
                         clock uncertainty           -0.035     8.873    
    SLICE_X50Y136        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.933    uart_tx_inst/cycle_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.493ns (22.573%)  route 1.691ns (77.427%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 8.395 - 5.000 ) 
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.260ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.160ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.531     3.962    uart_rx_inst/sys_clk_BUFG
    SLICE_X50Y139        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.075 f  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.451     4.526    uart_rx_inst/cycle_cnt[9]
    SLICE_X50Y138        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     4.679 r  uart_rx_inst/bit_cnt[2]_i_5/O
                         net (fo=6, routed)           0.454     5.133    uart_rx_inst/bit_cnt[2]_i_5_n_0
    SLICE_X49Y136        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     5.204 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.287     5.491    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X51Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.607 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.121     5.728    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X51Y137        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.768 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.378     6.146    uart_rx_inst/rx_data_valid01_out
    SLICE_X52Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.263     8.395    uart_rx_inst/sys_clk_BUFG
    SLICE_X52Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism              0.442     8.837    
                         clock uncertainty           -0.035     8.802    
    SLICE_X52Y136        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     8.754    uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.638ns (28.947%)  route 1.566ns (71.053%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 8.395 - 5.000 ) 
    Source Clock Delay      (SCD):    3.962ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 1.260ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.263ns (routing 1.160ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.348    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.431 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.531     3.962    uart_rx_inst/sys_clk_BUFG
    SLICE_X50Y139        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     4.075 f  uart_rx_inst/cycle_cnt_reg[9]/Q
                         net (fo=5, routed)           0.451     4.526    uart_rx_inst/cycle_cnt[9]
    SLICE_X50Y138        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     4.679 r  uart_rx_inst/bit_cnt[2]_i_5/O
                         net (fo=6, routed)           0.454     5.133    uart_rx_inst/bit_cnt[2]_i_5_n_0
    SLICE_X49Y136        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071     5.204 r  uart_rx_inst/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.287     5.491    uart_rx_inst/bit_cnt[2]_i_3_n_0
    SLICE_X51Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     5.607 r  uart_rx_inst/cycle_cnt[15]_i_4/O
                         net (fo=17, routed)          0.345     5.952    uart_rx_inst/cycle_cnt[15]_i_4_n_0
    SLICE_X49Y138        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     6.137 r  uart_rx_inst/cycle_cnt[0]_i_1/O
                         net (fo=1, routed)           0.029     6.166    uart_rx_inst/cycle_cnt[0]_i_1_n_0
    SLICE_X49Y138        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AK17                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     5.384 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.435    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.435 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     6.057    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.132 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         2.263     8.395    uart_rx_inst/sys_clk_BUFG
    SLICE_X49Y138        FDCE                                         r  uart_rx_inst/cycle_cnt_reg[0]/C
                         clock pessimism              0.442     8.837    
                         clock uncertainty           -0.035     8.802    
    SLICE_X49Y138        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.861    uart_rx_inst/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -6.166    
  -------------------------------------------------------------------
                         slack                                  2.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.154ns (routing 0.628ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.696ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.154     1.803    sys_clk_BUFG
    SLICE_X54Y136        FDCE                                         r  tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.852 r  tx_data_reg[4]/Q
                         net (fo=1, routed)           0.097     1.949    uart_tx_inst/tx_data_reg[7][4]
    SLICE_X54Y134        FDCE                                         r  uart_tx_inst/tx_data_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.346     2.262    uart_tx_inst/sys_clk_BUFG
    SLICE_X54Y134        FDCE                                         r  uart_tx_inst/tx_data_latch_reg[4]/C
                         clock pessimism             -0.409     1.853    
    SLICE_X54Y134        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.908    uart_tx_inst/tx_data_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.049ns (33.333%)  route 0.098ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.154ns (routing 0.628ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.696ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.154     1.803    sys_clk_BUFG
    SLICE_X54Y136        FDCE                                         r  tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.852 r  tx_data_reg[1]/Q
                         net (fo=1, routed)           0.098     1.950    uart_tx_inst/tx_data_reg[7][1]
    SLICE_X54Y134        FDCE                                         r  uart_tx_inst/tx_data_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.346     2.262    uart_tx_inst/sys_clk_BUFG
    SLICE_X54Y134        FDCE                                         r  uart_tx_inst/tx_data_latch_reg[1]/C
                         clock pessimism             -0.409     1.853    
    SLICE_X54Y134        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.908    uart_tx_inst/tx_data_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Net Delay (Source):      1.152ns (routing 0.628ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.696ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.152     1.801    uart_rx_inst/sys_clk_BUFG
    SLICE_X54Y136        FDCE                                         r  uart_rx_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.849 r  uart_rx_inst/rx_data_reg[1]/Q
                         net (fo=1, routed)           0.034     1.883    uart_rx_inst/rx_data[1]
    SLICE_X54Y136        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     1.928 r  uart_rx_inst/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.016     1.944    uart_rx_inst_n_8
    SLICE_X54Y136        FDCE                                         r  tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.348     2.264    sys_clk_BUFG
    SLICE_X54Y136        FDCE                                         r  tx_data_reg[1]/C
                         clock pessimism             -0.420     1.844    
    SLICE_X54Y136        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.900    tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 tx_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.063ns (40.909%)  route 0.091ns (59.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.152ns (routing 0.628ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.696ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.152     1.801    sys_clk_BUFG
    SLICE_X54Y135        FDCE                                         r  tx_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.849 r  tx_cnt_reg[0]/Q
                         net (fo=11, routed)          0.075     1.924    uart_rx_inst/tx_cnt_reg[0]
    SLICE_X54Y136        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.939 r  uart_rx_inst/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.016     1.955    uart_rx_inst_n_9
    SLICE_X54Y136        FDCE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.345     2.261    sys_clk_BUFG
    SLICE_X54Y136        FDCE                                         r  tx_data_reg[0]/C
                         clock pessimism             -0.409     1.852    
    SLICE_X54Y136        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.908    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.086ns (51.497%)  route 0.081ns (48.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.147ns (routing 0.628ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.696ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.147     1.796    uart_tx_inst/sys_clk_BUFG
    SLICE_X54Y133        FDCE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.844 r  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           0.070     1.914    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X54Y134        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     1.952 r  uart_tx_inst/tx_reg_i_1/O
                         net (fo=1, routed)           0.011     1.963    uart_tx_inst/tx_reg
    SLICE_X54Y134        FDPE                                         r  uart_tx_inst/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.349     2.265    uart_tx_inst/sys_clk_BUFG
    SLICE_X54Y134        FDPE                                         r  uart_tx_inst/tx_reg_reg/C
                         clock pessimism             -0.409     1.856    
    SLICE_X54Y134        FDPE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.912    uart_tx_inst/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_rx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      1.144ns (routing 0.628ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.696ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.144     1.793    uart_rx_inst/sys_clk_BUFG
    SLICE_X51Y137        FDCE                                         r  uart_rx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.842 r  uart_rx_inst/bit_cnt_reg[2]/Q
                         net (fo=10, routed)          0.035     1.877    uart_rx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X51Y137        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.892 r  uart_rx_inst/bit_cnt[2]_i_2/O
                         net (fo=1, routed)           0.015     1.907    uart_rx_inst/bit_cnt[2]_i_2_n_0
    SLICE_X51Y137        FDCE                                         r  uart_rx_inst/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.330     2.246    uart_rx_inst/sys_clk_BUFG
    SLICE_X51Y137        FDCE                                         r  uart_rx_inst/bit_cnt_reg[2]/C
                         clock pessimism             -0.447     1.798    
    SLICE_X51Y137        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.854    uart_rx_inst/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      1.142ns (routing 0.628ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.696ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.142     1.791    uart_rx_inst/sys_clk_BUFG
    SLICE_X51Y137        FDCE                                         r  uart_rx_inst/rx_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.839 r  uart_rx_inst/rx_data_valid_reg/Q
                         net (fo=4, routed)           0.036     1.875    uart_rx_inst/rx_data_valid
    SLICE_X51Y137        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.890 r  uart_rx_inst/rx_data_valid_i_1/O
                         net (fo=1, routed)           0.016     1.906    uart_rx_inst/rx_data_valid_i_1_n_0
    SLICE_X51Y137        FDCE                                         r  uart_rx_inst/rx_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.327     2.243    uart_rx_inst/sys_clk_BUFG
    SLICE_X51Y137        FDCE                                         r  uart_rx_inst/rx_data_valid_reg/C
                         clock pessimism             -0.447     1.795    
    SLICE_X51Y137        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.851    uart_rx_inst/rx_data_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tx_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.093ns (60.390%)  route 0.061ns (39.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      1.152ns (routing 0.628ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.696ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.152     1.801    sys_clk_BUFG
    SLICE_X54Y135        FDCE                                         r  tx_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.849 r  tx_cnt_reg[1]/Q
                         net (fo=10, routed)          0.045     1.894    uart_rx_inst/tx_cnt_reg[1]
    SLICE_X54Y135        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.939 r  uart_rx_inst/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.016     1.955    uart_rx_inst_n_6
    SLICE_X54Y135        FDCE                                         r  tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.349     2.265    sys_clk_BUFG
    SLICE_X54Y135        FDCE                                         r  tx_data_reg[3]/C
                         clock pessimism             -0.421     1.844    
    SLICE_X54Y135        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.900    tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tx_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.093ns (60.390%)  route 0.061ns (39.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      1.152ns (routing 0.628ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.696ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.152     1.801    sys_clk_BUFG
    SLICE_X54Y135        FDCE                                         r  tx_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.849 f  tx_cnt_reg[1]/Q
                         net (fo=10, routed)          0.045     1.894    uart_rx_inst/tx_cnt_reg[1]
    SLICE_X54Y135        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.045     1.939 r  uart_rx_inst/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.016     1.955    uart_rx_inst_n_4
    SLICE_X54Y135        FDCE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.349     2.265    sys_clk_BUFG
    SLICE_X54Y135        FDCE                                         r  tx_data_reg[5]/C
                         clock pessimism             -0.421     1.844    
    SLICE_X54Y135        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.900    tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_tx_inst/tx_data_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.555%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Net Delay (Source):      1.156ns (routing 0.628ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.696ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.622    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.649 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.156     1.805    uart_tx_inst/sys_clk_BUFG
    SLICE_X53Y134        FDCE                                         r  uart_tx_inst/tx_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.854 r  uart_tx_inst/tx_data_ready_reg/Q
                         net (fo=6, routed)           0.037     1.891    uart_tx_inst/tx_data_ready
    SLICE_X53Y134        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016     1.907 r  uart_tx_inst/tx_data_ready_i_1/O
                         net (fo=1, routed)           0.015     1.922    uart_tx_inst/tx_data_ready_i_1_n_0
    SLICE_X53Y134        FDCE                                         r  uart_tx_inst/tx_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    u_ibufg_sys_clk/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.885    sys_clk
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.916 r  sys_clk_BUFG_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=119, routed)         1.350     2.266    uart_tx_inst/sys_clk_BUFG
    SLICE_X53Y134        FDCE                                         r  uart_tx_inst/tx_data_ready_reg/C
                         clock pessimism             -0.455     1.810    
    SLICE_X53Y134        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.866    uart_tx_inst/tx_data_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         5.000       3.621      BUFGCE_X0Y26   sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X53Y133  state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X53Y133  state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X54Y136  tx_data_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X54Y136  tx_data_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X53Y134  tx_data_valid_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X51Y137  uart_rx_inst/bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X51Y137  uart_rx_inst/bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X51Y137  uart_rx_inst/bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         5.000       4.450      SLICE_X51Y139  uart_rx_inst/cycle_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X53Y133  state_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X53Y133  state_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X54Y133  uart_tx_inst/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X54Y133  uart_tx_inst/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y132  wait_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y133  wait_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y133  wait_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y133  wait_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X50Y133  wait_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X53Y133  wait_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X54Y136  tx_data_reg[6]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X53Y134  tx_data_valid_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y137  uart_rx_inst/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y137  uart_rx_inst/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y137  uart_rx_inst/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X51Y138  uart_rx_inst/cycle_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y138  uart_rx_inst/cycle_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y136  uart_rx_inst/cycle_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y137  uart_rx_inst/cycle_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         2.500       2.225      SLICE_X49Y139  uart_rx_inst/cycle_cnt_reg[3]/C



