INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chris/VivadoProjects/Arty_Comm_1/Arty_Comm_1.srcs/sources_1/new/arty_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arty_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chris/VivadoProjects/Arty_Comm_1/Arty_Comm_1.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chris/VivadoProjects/Arty_Comm_1/Arty_Comm_1.srcs/sources_1/new/mojo_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mojo_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/chris/VivadoProjects/Arty_Comm_1/Arty_Comm_1.srcs/sim_1/new/top_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_TB
