<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GOLDi - Warehouse: UART_TX_DDRIVER Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="download.png"/></td>
  <td id="projectalign">
   <div id="projectname">GOLDi - Warehouse<span id="projectnumber">&#160;V2</span>
   </div>
   <div id="projectbrief">GOLDi FPGA Source Code</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('class_u_a_r_t___t_x___d_d_r_i_v_e_r.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">UART_TX_DDRIVER Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>UART transmitter module with configurable transfer rate.  
 <a href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for UART_TX_DDRIVER:</div>
<div class="dyncontent">
 <div class="center">
  <img src="class_u_a_r_t___t_x___d_d_r_i_v_e_r.png" usemap="#UART_5FTX_5FDDRIVER_map" alt=""/>
  <map id="UART_5FTX_5FDDRIVER_map" name="UART_5FTX_5FDDRIVER_map">
<area href="class_u_a_r_t___d___s_m_o_d_u_l_e.html" title="Standard UART dynamic communication sub-module." alt="UART_D_SMODULE" shape="rect" coords="0,56,128,80"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r_1_1_r_t_l.html">RTL</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General architecture.  <a href="class_u_a_r_t___t_x___d_d_r_i_v_e_r_1_1_r_t_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use standard library. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a9f9a5fd4521034f647e07e58f1f61931"><td class="memItemLeft" align="right" valign="top"><a id="a9f9a5fd4521034f647e07e58f1f61931" name="a9f9a5fd4521034f647e07e58f1f61931"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a9f9a5fd4521034f647e07e58f1f61931">g_clk_frequency</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">48000000</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a9f9a5fd4521034f647e07e58f1f61931"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock frequency in Hz. <br /></td></tr>
<tr class="memitem:a00f223fe918152b8f4dca652f91a8e11"><td class="memItemLeft" align="right" valign="top"><a id="a00f223fe918152b8f4dca652f91a8e11" name="a00f223fe918152b8f4dca652f91a8e11"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a00f223fe918152b8f4dca652f91a8e11">g_packet_width</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a00f223fe918152b8f4dca652f91a8e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the encoded UART packet. <br /></td></tr>
<tr class="memitem:a9793e3bf6202aaa86128797bb685b41c"><td class="memItemLeft" align="right" valign="top"><a id="a9793e3bf6202aaa86128797bb685b41c" name="a9793e3bf6202aaa86128797bb685b41c"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a9793e3bf6202aaa86128797bb685b41c">g_msbf</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a9793e3bf6202aaa86128797bb685b41c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data formatted as most-significant-bit-first. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a50da91b765765ac486df1b41692e962f"><td class="memItemLeft" align="right" valign="top"><a id="a50da91b765765ac486df1b41692e962f" name="a50da91b765765ac486df1b41692e962f"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a50da91b765765ac486df1b41692e962f">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50da91b765765ac486df1b41692e962f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock. <br /></td></tr>
<tr class="memitem:ae106f17a2b73445119c8eb039d3e102e"><td class="memItemLeft" align="right" valign="top"><a id="ae106f17a2b73445119c8eb039d3e102e" name="ae106f17a2b73445119c8eb039d3e102e"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae106f17a2b73445119c8eb039d3e102e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous reset. <br /></td></tr>
<tr class="memitem:acf849346a17fb55fa4b53b889fc273e4"><td class="memItemLeft" align="right" valign="top"><a id="acf849346a17fb55fa4b53b889fc273e4" name="acf849346a17fb55fa4b53b889fc273e4"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#acf849346a17fb55fa4b53b889fc273e4">p_drate_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:acf849346a17fb55fa4b53b889fc273e4"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer rate configuration port - ready flag. <br /></td></tr>
<tr class="memitem:a36dbd3f51bba0ac7c27a047aa4f2acec"><td class="memItemLeft" align="right" valign="top"><a id="a36dbd3f51bba0ac7c27a047aa4f2acec" name="a36dbd3f51bba0ac7c27a047aa4f2acec"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a36dbd3f51bba0ac7c27a047aa4f2acec">p_drate_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a36dbd3f51bba0ac7c27a047aa4f2acec"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer rate configuration port - valid flag. <br /></td></tr>
<tr class="memitem:a1a8def37869e0a5d96dd76bcc1f42e43"><td class="memItemLeft" align="right" valign="top"><a id="a1a8def37869e0a5d96dd76bcc1f42e43" name="a1a8def37869e0a5d96dd76bcc1f42e43"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a1a8def37869e0a5d96dd76bcc1f42e43">p_drate_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1a8def37869e0a5d96dd76bcc1f42e43"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer rate configuration port - data. <br /></td></tr>
<tr class="memitem:a87ed572712eb6816f59855dc2f618955"><td class="memItemLeft" align="right" valign="top"><a id="a87ed572712eb6816f59855dc2f618955" name="a87ed572712eb6816f59855dc2f618955"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a87ed572712eb6816f59855dc2f618955">p_dword_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a87ed572712eb6816f59855dc2f618955"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel port transfer data word - ready flag. <br /></td></tr>
<tr class="memitem:aceed8f08feb5531504cbe74d45e60d9d"><td class="memItemLeft" align="right" valign="top"><a id="aceed8f08feb5531504cbe74d45e60d9d" name="aceed8f08feb5531504cbe74d45e60d9d"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#aceed8f08feb5531504cbe74d45e60d9d">p_dword_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aceed8f08feb5531504cbe74d45e60d9d"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel port transfer data word - valid flag. <br /></td></tr>
<tr class="memitem:a536abca85bd7a88c835cb47c734da4c6"><td class="memItemLeft" align="right" valign="top"><a id="a536abca85bd7a88c835cb47c734da4c6" name="a536abca85bd7a88c835cb47c734da4c6"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a536abca85bd7a88c835cb47c734da4c6">p_dword_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a00f223fe918152b8f4dca652f91a8e11">g_packet_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a536abca85bd7a88c835cb47c734da4c6"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel port transfer data word - data. <br /></td></tr>
<tr class="memitem:a74078fac36e181527b1f58d7c27ba638"><td class="memItemLeft" align="right" valign="top"><a id="a74078fac36e181527b1f58d7c27ba638" name="a74078fac36e181527b1f58d7c27ba638"></a>
<a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html#a74078fac36e181527b1f58d7c27ba638">p_tx</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a74078fac36e181527b1f58d7c27ba638"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">UART TX input port. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >UART transmitter module with configurable transfer rate. </p>
<p >The UART transmitter module takes an encoded data packet and transfer the information through the "p_tx" serial port. The data in the "p_dword_tdata" is registered in a shift regiser when the "p_dword_tready" and "p_dword_tvalid" signal are both asserted and then shifted to the serial port at a pre-configured data rate. To allow continous data transfers the "ready" signal is asserted before the ongoing transfer cycle is finised, after the last bit of the data packet begins, specifically at the begining of the last bit period.</p>
<p >When the module is in an idle state the transmission rate i.e. the sampling rate of the module can be selected from a list of common used values using the "drate" port. A simultaneous "tready" and "tvalid" high value transfers the data.</p>
<h3><a class="anchor" id="autotoc_md19"></a>
Transfer rates:</h3>
<ul>
<li>000 - 9600</li>
<li>001 - 19200</li>
<li>010 - 38400</li>
<li>011 - 57600</li>
<li>100 - 115200</li>
<li>101 - 230400</li>
<li>110 - 460800</li>
<li>111 - 921600</li>
</ul>
<p ><b>Latency: 2cyc</b> </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_u_a_r_t___t_x___d_d_r_i_v_e_r.html">UART_TX_DDRIVER</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
