<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux_005.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_005" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_005" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_002" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="master_0_master_limiter" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="master_0_master_limiter" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="master_0_master_limiter" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="master_0_master_limiter" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_010.sv"
   type="SYSTEM_VERILOG"
   library="router_010" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_agent" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_translator" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_master_0_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_master_0_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="transacto" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="p2b" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="b2p" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="fifo" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_master_0_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_sysid_qsys_0.v"
   type="VERILOG"
   library="sysid_qsys_0" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_switch_pio.v"
   type="VERILOG"
   library="switch_pio" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_ocram_64K.hex"
   type="HEX"
   library="ocram_64K" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_ocram_64K.v"
   type="VERILOG"
   library="ocram_64K" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_ocram_16b.hex"
   type="HEX"
   library="ocram_16b" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_ocram_16b.v"
   type="VERILOG"
   library="ocram_16b" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_master_0.v"
   type="VERILOG"
   library="master_0" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_led_pio.v"
   type="VERILOG"
   library="led_pio" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system_button_pio.v"
   type="VERILOG"
   library="button_pio" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="soc_system_inst_switch_pio_bfm" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="soc_system_inst_reset_bfm" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="soc_system_inst_led_pio_bfm" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="soc_system_inst_clk_bfm" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="soc_system_inst_button_pio_bfm" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/submodules/soc_system.v"
   type="VERILOG"
   library="soc_system_inst" />
 <file
   path="soc_system/testbench/soc_system_tb/simulation/soc_system_tb.v"
   type="VERILOG" />
 <topLevel name="soc_system_tb" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="soc_system_tb.soc_system_inst.ocram_16b"
   modelPath="soc_system_tb.soc_system_inst.ocram_16b" />
 <modelMap
   controllerPath="soc_system_tb.soc_system_inst.ocram_64K"
   modelPath="soc_system_tb.soc_system_inst.ocram_64K" />
</simPackage>
