// Seed: 1692423921
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  always @(negedge id_2) begin
    id_1 <= id_2;
    id_2 = id_2;
  end
endmodule
