<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>Parameterized Architecture-Level Thermal Modeling and Characterization for Multi-Core Microprocessor Design</AwardTitle>
    <AwardEffectiveDate>08/01/2009</AwardEffectiveDate>
    <AwardExpirationDate>07/31/2013</AwardExpirationDate>
    <AwardAmount>259544</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computing and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Sankar Basu</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>"This award is funded under the American Recovery and Reinvestment Act of 2009(Public Law 111-5)."&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;Lead Proposal#: 0902885&lt;br/&gt;Title: Parameterized Architecture-Level Thermal Modeling and Characterization for Multi-Core Microprocessor Design&lt;br/&gt;PI: Sheldon X.-D. Tan, Dept of Electrical Engineering, UC Riverside&lt;br/&gt;co-PI: Yingbo Hua, Dept of Electrical Engineering, UC Riverside &lt;br/&gt;&lt;br/&gt;Inst: Department of Electrical Engineering&lt;br/&gt;CoPI Inst:University of California at Riverside&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;ABSTRACT&lt;br/&gt;Multicore (also known as so-called chip-multiprocessors (CMP)) architectures are the trend for current and future microprocessor designs. They provide better performance via thread-level parallelism, better power/thermal scaling, and easy design by design reuse. However, power/thermal considerations are still the first-class constraints for multicore microprocessor designs. Thermal-aware design space explorations at core and architecture level for multicore microprocessors become critical design issues. &lt;br/&gt;&lt;br/&gt;This research seeks to explore new techniques of building compact parameterized, transient thermal models for efficient thermal-aware design space explorations in multicore microprocessor designs. &lt;br/&gt;The project consists of three thrusts: (1) Architecture-level behavioral transient thermal modeling and characterization; (2) Parameterized thermal modeling considering variable design parameters; (3) Thermal model optimization and reduction. The proposed method is a top-down, black-box approach, meaning that it does not require any knowledge of the internal structures of the systems; This approach makes the proposed method very general and flexible, which contrasts the existing approaches. The accuracy of the models is ensured by the measured or precisely computed thermal-power information from hardware. The parameterized models can accommodate different design variable parameters for efficient design space explorations.&lt;br/&gt;&lt;br/&gt;The outcome of this research will add significantly to the core knowledge of thermal modeling multicore design. It will provide a new alternative way to complement existing architecture-level thermal models for the architecture community. Since the PIs will work closely with SRC, the proposed project will have immediate impacts on thermal-aware multicore microprocessor design in industry. This grant will enable the PI to hire more women and underrepresented minority students to contribute to the greater diversity in America's science and technology workforce.</AbstractNarration>
    <MinAmdLetterDate>08/03/2009</MinAmdLetterDate>
    <MaxAmdLetterDate>08/03/2009</MaxAmdLetterDate>
    <ARRAAmount>259544</ARRAAmount>
    <AwardID>0902885</AwardID>
    <Investigator>
      <FirstName>Yingbo</FirstName>
      <LastName>Hua</LastName>
      <EmailAddress>yhua@ee.ucr.edu</EmailAddress>
      <StartDate>08/03/2009</StartDate>
      <EndDate/>
      <RoleCode>Co-Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Sheldon</FirstName>
      <LastName>Tan</LastName>
      <EmailAddress>stan@ece.ucr.edu</EmailAddress>
      <StartDate>08/03/2009</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>University of California-Riverside</Name>
      <CityName>RIVERSIDE</CityName>
      <ZipCode>925211000</ZipCode>
      <PhoneNumber>9518275535</PhoneNumber>
      <StreetAddress>Office of Research</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>California</StateName>
      <StateCode>CA</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0000912</Code>
      <Name>Computer Science</Name>
    </FoaInformation>
    <ProgramElement>
      <Code>7564</Code>
      <Text>COMMS, CIRCUITS &amp; SENS SYS</Text>
    </ProgramElement>
    <ProgramElement>
      <Code>7786</Code>
      <Text>MCDA</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>6890</Code>
      <Text>RECOVERY ACT ACTION</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>7786</Code>
      <Text>MCDA</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>9218</Code>
      <Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>HPCC</Code>
      <Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
    </ProgramReference>
  </Award>
</rootTag>
