//Define un timescale
`timescale 1ns/100ps

module semaforo_tb;
    
    // Inputs
    reg CLK;
    reg RST;
    reg EN;
    reg T;
    
    // Outputs
    wire B;
    wire A;
    wire R;
    wire V;
    
    // Instantiate the module under test
     semaforo uut (
        .CLK(CLK),
        .RST(RST),
        .EN(EN),
        .T(T),
        .B(B),
        .A(A),
        .R(R),
        .V(V)
    );
    

   
    // Clock generation
    always begin
        #5 CLK = ~CLK;
    end
    
    // Task to simplify test case creation
    task test_case;
        input integer delay;
        input integer enable;
        input integer toggle;
        
        #delay;
        EN = enable;
        #10;
        T = toggle;
        #10;
    endtask
    
    // Initialize inputs
    initial begin
        CLK = 0;
        RST = 1;
        EN = 0;
        T = 0;
        
        // Reset
        #10 RST = 0;
        #10 RST = 1;
        
        // Test case 1
        test_case(10, 1, 1);
        test_case(10, 1, 0);
        test_case(10, 1, 1);
        test_case(10, 1, 0);
        
        // Test case 2
        test_case(10, 0, 1);
        test_case(10, 0, 0);
        
        // Test case 3
        test_case(10, 1, 1);
        test_case(10, 1, 0);
        test_case(10, 0, 1);
        
        // Test case 4
        test_case(10, 1, 1);
        test_case(10, 1, 0);
        test_case(10, 1, 1);
        test_case(10, 1, 0);
        
        // Test case 5
        test_case(10, 0, 1);
        test_case(10, 0, 0);
        test_case(10, 1, 1);
        test_case(10, 1, 0);
        
        // End simulation
        #10 $finish;
    end
    
endmodule
