

================================================================
== Vitis HLS Report for 'mlp'
================================================================
* Date:           Fri Feb 19 23:06:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        CG4002
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.211 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1   |        ?|        ?|      1129|          -|          -|   inf|        no|
        | + VITIS_LOOP_47_2  |      561|      561|         1|          1|          1|   561|       yes|
        | + VITIS_LOOP_51_3  |      561|      561|         3|          1|          1|   560|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    137|    -|
|Register         |        -|    -|      33|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|      33|    207|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |weights_0_U  |weights_0  |        2|  0|   0|    0|   561|   32|     1|        17952|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |           |        2|  0|   0|    0|   561|   32|     1|        17952|
    +-------------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_132_p2         |         +|   0|  0|  17|          10|           1|
    |add_ln51_fu_158_p2         |         +|   0|  0|  17|          10|           1|
    |ap_block_state3            |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io         |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_138_p2        |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln51_fu_164_p2        |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp1_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  70|          48|          30|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |M_AXIS_V_TDATA_blk_n         |   9|          2|    1|          2|
    |M_AXIS_V_TDATA_int_regslice  |  14|          3|   64|        192|
    |S_AXIS_V_TDATA_blk_n         |   9|          2|    1|          2|
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_enable_reg_pp1_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2      |   9|          2|    1|          2|
    |j_1_reg_121                  |   9|          2|   10|         20|
    |j_reg_110                    |   9|          2|   10|         20|
    |weights_0_address0           |  20|          4|   10|         40|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 137|         28|   99|        289|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |icmp_ln51_reg_227                |   1|   0|    1|          0|
    |icmp_ln51_reg_227_pp1_iter1_reg  |   1|   0|    1|          0|
    |j_1_reg_121                      |  10|   0|   10|          0|
    |j_reg_110                        |  10|   0|   10|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  33|   0|   33|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|           mlp|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|           mlp|  return value|
|S_AXIS_V_TDATA   |   in|   64|          axis|      S_AXIS_V|       pointer|
|S_AXIS_V_TVALID  |   in|    1|          axis|      S_AXIS_V|       pointer|
|S_AXIS_V_TREADY  |  out|    1|          axis|      S_AXIS_V|       pointer|
|M_AXIS_V_TDATA   |  out|   64|          axis|      M_AXIS_V|       pointer|
|M_AXIS_V_TVALID  |  out|    1|          axis|      M_AXIS_V|       pointer|
|M_AXIS_V_TREADY  |   in|    1|          axis|      M_AXIS_V|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

