// Seed: 533221403
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input wire id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri id_6
    , id_9,
    output supply1 id_7
);
  logic id_10, id_11 = 1;
  wire id_12;
  wire id_13;
  assign module_1.id_4 = 0;
  integer id_14;
  logic   id_15;
  ;
  logic id_16[1 : 1];
  ;
  wire id_17;
  ;
  assign id_1 = id_4;
  wire id_18;
  assign id_3 = (1);
endmodule
module module_1 #(
    parameter id_1  = 32'd62,
    parameter id_13 = 32'd24,
    parameter id_14 = 32'd19
) (
    output wand id_0
    , id_11,
    input uwire _id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri id_4,
    input tri1 id_5,
    input supply0 id_6
    , id_12,
    input tri id_7,
    input uwire id_8,
    input supply0 id_9
);
  wire _id_13;
  ;
  logic _id_14 = id_11;
  wire  id_15;
  assign id_15 = 1;
  assign id_3  = id_14;
  wire [id_13 : -1] id_16[-1 : id_1  -  id_14];
  wire id_17 = id_7;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_3,
      id_5,
      id_9,
      id_6,
      id_4
  );
endmodule
