xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s012: Started on Dec 21, 2024 at 14:12:27 CST
xrun
	-f run.f
		-uvmhome $UVMHOME
		-incdir ../sv
		-timescale 1ns/100ps
		+UVM_VERBOSITY=UVM_MEDIUM
		+UVM_TESTNAME=clock_reset_test
		../sv/clock_and_reset_pkg.sv
		../sv/clock_and_reset_if.sv
		clkgen.sv
		clock_and_reset_demo_top.sv

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_MEDIUM

Loading snapshot worklib.demo_top:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test clock_reset_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
-----------------------------------------------------------------------
Name                          Type                       Size  Value   
-----------------------------------------------------------------------
uvm_test_top                  clock_reset_test           -     @2606   
  tb                          clock_and_reset_demo_tb    -     @2691   
    clock_and_reset           clock_and_reset_env        -     @2723   
      agent                   clock_and_reset_agent      -     @2754   
        driver                clock_and_reset_driver     -     @2786   
          rsp_port            uvm_analysis_port          -     @2887   
            recording_detail  uvm_verbosity              32    UVM_FULL
          seq_item_port       uvm_seq_item_pull_port     -     @2836   
            recording_detail  uvm_verbosity              32    UVM_FULL
          recording_detail    uvm_verbosity              32    UVM_FULL
        sequencer             clock_and_reset_sequencer  -     @2866   
          rsp_export          uvm_analysis_export        -     @2977   
            recording_detail  uvm_verbosity              32    UVM_FULL
          seq_item_export     uvm_seq_item_pull_imp      -     @3525   
            recording_detail  uvm_verbosity              32    UVM_FULL
          recording_detail    uvm_verbosity              32    UVM_FULL
          arbitration_queue   array                      0     -       
          lock_queue          array                      0     -       
          num_last_reqs       integral                   32    'd1     
          num_last_rsps       integral                   32    'd1     
        recording_detail      uvm_verbosity              32    UVM_FULL
      recording_detail        uvm_verbosity              32    UVM_FULL
    recording_detail          uvm_verbosity              32    UVM_FULL
-----------------------------------------------------------------------

SDI/Verilog Transaction Recording Facility Version 22.03-s012
UVM_INFO ../sv/clock_and_reset_seq.sv(48) @ 0: uvm_test_top.tb.clock_and_reset.agent.sequencer@@cr_seq [clk10_rst5_seq] Starting test_sequence sequence body
UVM_INFO ../sv/clock_and_reset_seq.sv(20) @ 0: uvm_test_top.tb.clock_and_reset.agent.sequencer@@cr_seq.cr [clock_and_reset_sequence] starting body clock_and_reset_wait_seq
At time                    0, reset = 0
At time                   50, reset = 1
At time                  550, reset = 0
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 3000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    5
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVMTOP]     1
[clk10_rst5_seq]     1
[clock_and_reset_sequence]     1
Simulation complete via $finish(1) at time 300 NS + 49
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
TOOL:	xrun	22.03-s012: Exiting on Dec 21, 2024 at 14:12:28 CST  (total: 00:00:01)
