# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"reg_file_tb_func_synth.v" \
"../../../../../../src/RF_tb.v" \

# Do not sort compile order
nosort
