<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\screenVGA\VGAMod.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\screenVGA\gowin_rpll\gowin_rpll.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Buses\bus.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\ALUCPU.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\RegFile.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\SignExtendSelector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_alu.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_branch.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_bypass_ex.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_main.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_stall_id.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_read_selector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_write_selector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\signExtend.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\buttonModule.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\cpuTimer.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\uart.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\uartController.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\InteruptControllers\CLINT.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\DPBRAM.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan 12 12:08:21 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.609s, Elapsed time = 0h 0m 0.73s, Peak memory usage = 679.188MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.285s, Peak memory usage = 679.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.117s, Peak memory usage = 679.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.327s, Peak memory usage = 679.188MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.221s, Peak memory usage = 679.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 679.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 679.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 679.188MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.378s, Peak memory usage = 679.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.093s, Peak memory usage = 679.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.088s, Peak memory usage = 679.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 19s, Elapsed time = 0h 0m 20s, Peak memory usage = 679.188MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.402s, Peak memory usage = 679.188MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.424s, Peak memory usage = 679.188MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 21s, Elapsed time = 0h 0m 23s, Peak memory usage = 679.188MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>37</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2685</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>347</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>221</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1902</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6451</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>529</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2083</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3839</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>423</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>423</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6883(6460 LUT, 423 ALU) / 20736</td>
<td>34%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2685 / 15750</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15750</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2685 / 15750</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>20 / 46</td>
<td>44%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.0</td>
<td>0.000</td>
<td>15.152</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.0</td>
<td>0.000</td>
<td>15.152</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>60.606</td>
<td>16.5</td>
<td>0.000</td>
<td>30.303</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.0</td>
<td>0.000</td>
<td>45.455</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>50.251(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>33.000(MHz)</td>
<td>150.852(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>185.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>182.318</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>182.678</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>182.910</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>D1/LineCtr_1_s1/Q</td>
</tr>
<tr>
<td>183.384</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17403_s/I0</td>
</tr>
<tr>
<td>183.933</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>ppu_inst/n17403_s/COUT</td>
</tr>
<tr>
<td>183.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>ppu_inst/n17402_s/CIN</td>
</tr>
<tr>
<td>183.968</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>183.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>184.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>184.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>184.039</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>184.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>184.074</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17399_s/COUT</td>
</tr>
<tr>
<td>184.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17398_s/CIN</td>
</tr>
<tr>
<td>184.109</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17398_s/COUT</td>
</tr>
<tr>
<td>184.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17397_s/CIN</td>
</tr>
<tr>
<td>184.579</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17397_s/SUM</td>
</tr>
<tr>
<td>185.053</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17447_s/I1</td>
</tr>
<tr>
<td>185.623</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>ppu_inst/n17447_s/COUT</td>
</tr>
<tr>
<td>185.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>ppu_inst/n17446_s/CIN</td>
</tr>
<tr>
<td>186.093</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>ppu_inst/n17446_s/SUM</td>
</tr>
<tr>
<td>186.567</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17624_s3/I0</td>
</tr>
<tr>
<td>187.084</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17624_s3/F</td>
</tr>
<tr>
<td>187.558</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/objectPointer_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>185.545</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ppu_inst/objectPointer_8_s0/CLK</td>
</tr>
<tr>
<td>185.510</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td>185.475</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.752, 56.394%; route: 1.896, 38.852%; tC2Q: 0.232, 4.754%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>185.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>182.318</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>182.678</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>182.910</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>D1/LineCtr_1_s1/Q</td>
</tr>
<tr>
<td>183.384</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17403_s/I0</td>
</tr>
<tr>
<td>183.933</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>ppu_inst/n17403_s/COUT</td>
</tr>
<tr>
<td>183.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>ppu_inst/n17402_s/CIN</td>
</tr>
<tr>
<td>183.968</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>183.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>184.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>184.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>184.039</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>184.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>184.074</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17399_s/COUT</td>
</tr>
<tr>
<td>184.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17398_s/CIN</td>
</tr>
<tr>
<td>184.544</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17398_s/SUM</td>
</tr>
<tr>
<td>185.018</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17448_s/I1</td>
</tr>
<tr>
<td>185.588</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>ppu_inst/n17448_s/COUT</td>
</tr>
<tr>
<td>185.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>ppu_inst/n17447_s/CIN</td>
</tr>
<tr>
<td>186.058</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>ppu_inst/n17447_s/SUM</td>
</tr>
<tr>
<td>186.532</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17625_s2/I0</td>
</tr>
<tr>
<td>187.049</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17625_s2/F</td>
</tr>
<tr>
<td>187.523</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/objectPointer_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>185.545</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ppu_inst/objectPointer_7_s0/CLK</td>
</tr>
<tr>
<td>185.510</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td>185.475</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.717, 56.076%; route: 1.896, 39.135%; tC2Q: 0.232, 4.789%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>185.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>182.318</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>182.678</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>182.910</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>D1/LineCtr_1_s1/Q</td>
</tr>
<tr>
<td>183.384</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17403_s/I0</td>
</tr>
<tr>
<td>183.933</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>ppu_inst/n17403_s/COUT</td>
</tr>
<tr>
<td>183.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>ppu_inst/n17402_s/CIN</td>
</tr>
<tr>
<td>183.968</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>183.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>184.003</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>184.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>184.039</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>184.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>184.509</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17399_s/SUM</td>
</tr>
<tr>
<td>184.983</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17449_s/I1</td>
</tr>
<tr>
<td>185.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>ppu_inst/n17449_s/COUT</td>
</tr>
<tr>
<td>185.553</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>ppu_inst/n17448_s/CIN</td>
</tr>
<tr>
<td>186.023</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>ppu_inst/n17448_s/SUM</td>
</tr>
<tr>
<td>186.497</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17626_s2/I0</td>
</tr>
<tr>
<td>187.014</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17626_s2/F</td>
</tr>
<tr>
<td>187.488</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/objectPointer_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>185.545</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ppu_inst/objectPointer_6_s0/CLK</td>
</tr>
<tr>
<td>185.510</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td>185.475</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.682, 55.755%; route: 1.896, 39.421%; tC2Q: 0.232, 4.824%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>185.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>182.318</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>182.678</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>182.910</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>183.384</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>183.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>184.413</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17379_s1/I0</td>
</tr>
<tr>
<td>184.930</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>185.404</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>185.857</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>186.331</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17674_s0/I0</td>
</tr>
<tr>
<td>186.848</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17674_s0/F</td>
</tr>
<tr>
<td>187.322</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/objectPointer_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>185.545</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ppu_inst/objectPointer_0_s0/CLK</td>
</tr>
<tr>
<td>185.510</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ppu_inst/objectPointer_0_s0</td>
</tr>
<tr>
<td>185.475</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ppu_inst/objectPointer_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.042, 43.971%; route: 2.370, 51.033%; tC2Q: 0.232, 4.996%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>185.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>181.818</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>182.318</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>182.678</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>182.910</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>183.384</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17379_s2/I1</td>
</tr>
<tr>
<td>183.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17379_s2/F</td>
</tr>
<tr>
<td>184.413</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17379_s1/I0</td>
</tr>
<tr>
<td>184.930</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>185.404</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>185.857</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>186.331</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>186.880</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>187.240</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ppu_inst/objectPointer_1_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2698</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>185.545</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>ppu_inst/objectPointer_1_s0/CLK</td>
</tr>
<tr>
<td>185.510</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td>185.475</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.500</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.074, 45.463%; route: 2.256, 49.452%; tC2Q: 0.232, 5.085%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
