Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f2a2370b99624538a925b3a4b51f2250 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip --snapshot sccomp_df_tb_behav xil_defaultlib.sccomp_df_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <dram_ip_test> not found while processing module instance <DMEM> [E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/CPU.v:83]
ERROR: [VRFC 10-2063] Module <ext_cat0> not found while processing module instance <cat0> [E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/CPU.v:87]
ERROR: [VRFC 10-2063] Module <Control_Unit> not found while processing module instance <CU> [E:/Vivado-projects/cpu_54/cpu_54.srcs/sources_1/new/CPU.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
