
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.93

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: dout[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.16    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.24    1.78    1.79    1.99 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.78    0.00    1.99 ^ dout[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.99   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dout[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.49    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  1.50   slack (MET)


Startpoint: din[2] (input port clocked by core_clock)
Endpoint: mem[2][2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.20    0.00    0.00    0.20 v din[2] (in)
                                         din[2] (net)
                  0.00    0.00    0.20 v _697_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.19    0.39 v _697_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _078_ (net)
                  0.07    0.00    0.39 v mem[2][2]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[2][2]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: dout[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.16    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.24    1.78    1.79    1.99 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.78    0.00    1.99 ^ dout[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.99   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.61    9.39   library recovery time
                                  9.39   data required time
-----------------------------------------------------------------------------
                                  9.39   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.16    0.44    0.44 v rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.16    0.00    0.44 v _414_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.12    0.11    0.55 ^ _414_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.12    0.00    0.55 ^ _791_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.08    0.59    0.50    1.05 ^ _791_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _388_ (net)
                  0.59    0.00    1.05 ^ _439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.21    0.79    0.56    1.61 ^ _439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _181_ (net)
                  0.79    0.00    1.61 ^ _476_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.18    0.68    0.50    2.11 ^ _476_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _217_ (net)
                  0.68    0.00    2.11 ^ _598_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.31    0.16    2.28 v _598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _333_ (net)
                  0.31    0.00    2.28 v _600_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.33    0.25    2.52 ^ _600_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _335_ (net)
                  0.33    0.00    2.52 ^ _601_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     1    0.02    0.26    0.19    2.71 v _601_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         _336_ (net)
                  0.26    0.00    2.71 v _604_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.23    0.20    2.91 ^ _604_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _011_ (net)
                  0.23    0.00    2.91 ^ dout[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.91   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: dout[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.16    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.24    1.78    1.79    1.99 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.78    0.00    1.99 ^ dout[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.99   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.61    9.39   library recovery time
                                  9.39   data required time
-----------------------------------------------------------------------------
                                  9.39   data required time
                                 -1.99   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.06    0.16    0.44    0.44 v rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.16    0.00    0.44 v _414_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.12    0.11    0.55 ^ _414_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.12    0.00    0.55 ^ _791_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.08    0.59    0.50    1.05 ^ _791_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _388_ (net)
                  0.59    0.00    1.05 ^ _439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.21    0.79    0.56    1.61 ^ _439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _181_ (net)
                  0.79    0.00    1.61 ^ _476_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.18    0.68    0.50    2.11 ^ _476_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _217_ (net)
                  0.68    0.00    2.11 ^ _598_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.02    0.31    0.16    2.28 v _598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _333_ (net)
                  0.31    0.00    2.28 v _600_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.33    0.25    2.52 ^ _600_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _335_ (net)
                  0.33    0.00    2.52 ^ _601_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     1    0.02    0.26    0.19    2.71 v _601_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         _336_ (net)
                  0.26    0.00    2.71 v _604_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.23    0.20    2.91 ^ _604_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _011_ (net)
                  0.23    0.00    2.91 ^ dout[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.91   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.91   data arrival time
-----------------------------------------------------------------------------
                                  6.93   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.57e-02   7.26e-03   8.61e-08   3.30e-02  42.7%
Combinational          2.82e-02   1.61e-02   9.58e-08   4.42e-02  57.3%
Clock                  0.00e+00   0.00e+00   3.58e-07   3.58e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.39e-02   2.33e-02   5.40e-07   7.72e-02 100.0%
                          69.8%      30.2%       0.0%
