// Seed: 463560642
module module_0 (
    input tri1 id_0,
    input tri  id_1,
    input tri1 id_2
    , id_5,
    input wire id_3
);
  wor id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input tri id_3,
    output supply1 id_4
);
  tri0 id_6;
  wor  id_7;
  reg  id_8;
  assign id_6 = id_1;
  wire id_9;
  wire id_10;
  always @(posedge 1) id_8 = #1 id_7 == id_10;
  module_0(
      id_1, id_6, id_1, id_1
  );
endmodule
