{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511825623901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511825623905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 05:03:43 2017 " "Processing started: Tue Nov 28 05:03:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511825623905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511825623905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_2 -c Project_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_2 -c Project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511825623905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511825624812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511825624812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dRAM-dRTL " "Found design unit 1: dRAM-dRTL" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511825649421 ""} { "Info" "ISGN_ENTITY_NAME" "1 dRAM " "Found entity 1: dRAM" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511825649421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511825649421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "Components.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/Components.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511825649427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511825649427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dRAM " "Elaborating entity \"dRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511825649477 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "masking_vec dRAM.vhd(29) " "VHDL Signal Declaration warning at dRAM.vhd(29): used explicit default value for signal \"masking_vec\" because signal was never assigned a value" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1511825649485 "|dRAM"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "31 64 0 1 1 " "31 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "33 63 " "Addresses ranging from 33 to 63 are not initialized" {  } { { "C:/Users/Om/Desktop/Project 2/db/Project_2.ram0_dRAM_3239d4.hdl.mif" "" { Text "C:/Users/Om/Desktop/Project 2/db/Project_2.ram0_dRAM_3239d4.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1511825661933 ""}  } { { "C:/Users/Om/Desktop/Project 2/db/Project_2.ram0_dRAM_3239d4.hdl.mif" "" { Text "C:/Users/Om/Desktop/Project 2/db/Project_2.ram0_dRAM_3239d4.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1511825661933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511825699699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511825720531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511825720531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "81 " "Design contains 81 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[0\]\[7\] " "No output dependent on input pin \"Addr_mem\[0\]\[7\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[0][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[0\]\[8\] " "No output dependent on input pin \"Addr_mem\[0\]\[8\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[0][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[0\]\[9\] " "No output dependent on input pin \"Addr_mem\[0\]\[9\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[0][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[0\]\[10\] " "No output dependent on input pin \"Addr_mem\[0\]\[10\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[0][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[0\]\[11\] " "No output dependent on input pin \"Addr_mem\[0\]\[11\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[0][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[0\]\[12\] " "No output dependent on input pin \"Addr_mem\[0\]\[12\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[0][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[0\]\[13\] " "No output dependent on input pin \"Addr_mem\[0\]\[13\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[0][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[0\]\[14\] " "No output dependent on input pin \"Addr_mem\[0\]\[14\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[0][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[0\]\[15\] " "No output dependent on input pin \"Addr_mem\[0\]\[15\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[0][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[1\]\[7\] " "No output dependent on input pin \"Addr_mem\[1\]\[7\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[1][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[1\]\[8\] " "No output dependent on input pin \"Addr_mem\[1\]\[8\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[1][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[1\]\[9\] " "No output dependent on input pin \"Addr_mem\[1\]\[9\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[1][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[1\]\[10\] " "No output dependent on input pin \"Addr_mem\[1\]\[10\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[1][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[1\]\[11\] " "No output dependent on input pin \"Addr_mem\[1\]\[11\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[1][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[1\]\[12\] " "No output dependent on input pin \"Addr_mem\[1\]\[12\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[1][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[1\]\[13\] " "No output dependent on input pin \"Addr_mem\[1\]\[13\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[1][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[1\]\[14\] " "No output dependent on input pin \"Addr_mem\[1\]\[14\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[1][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[1\]\[15\] " "No output dependent on input pin \"Addr_mem\[1\]\[15\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[1][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[2\]\[7\] " "No output dependent on input pin \"Addr_mem\[2\]\[7\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[2][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[2\]\[8\] " "No output dependent on input pin \"Addr_mem\[2\]\[8\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[2][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[2\]\[9\] " "No output dependent on input pin \"Addr_mem\[2\]\[9\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[2][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[2\]\[10\] " "No output dependent on input pin \"Addr_mem\[2\]\[10\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[2][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[2\]\[11\] " "No output dependent on input pin \"Addr_mem\[2\]\[11\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[2][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[2\]\[12\] " "No output dependent on input pin \"Addr_mem\[2\]\[12\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[2][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[2\]\[13\] " "No output dependent on input pin \"Addr_mem\[2\]\[13\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[2][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[2\]\[14\] " "No output dependent on input pin \"Addr_mem\[2\]\[14\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[2][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[2\]\[15\] " "No output dependent on input pin \"Addr_mem\[2\]\[15\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[2][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[3\]\[7\] " "No output dependent on input pin \"Addr_mem\[3\]\[7\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[3][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[3\]\[8\] " "No output dependent on input pin \"Addr_mem\[3\]\[8\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[3][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[3\]\[9\] " "No output dependent on input pin \"Addr_mem\[3\]\[9\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[3][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[3\]\[10\] " "No output dependent on input pin \"Addr_mem\[3\]\[10\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[3][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[3\]\[11\] " "No output dependent on input pin \"Addr_mem\[3\]\[11\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[3][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[3\]\[12\] " "No output dependent on input pin \"Addr_mem\[3\]\[12\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[3][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[3\]\[13\] " "No output dependent on input pin \"Addr_mem\[3\]\[13\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[3][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[3\]\[14\] " "No output dependent on input pin \"Addr_mem\[3\]\[14\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[3][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[3\]\[15\] " "No output dependent on input pin \"Addr_mem\[3\]\[15\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[3][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[4\]\[7\] " "No output dependent on input pin \"Addr_mem\[4\]\[7\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[4][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[4\]\[8\] " "No output dependent on input pin \"Addr_mem\[4\]\[8\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[4][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[4\]\[9\] " "No output dependent on input pin \"Addr_mem\[4\]\[9\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[4][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[4\]\[10\] " "No output dependent on input pin \"Addr_mem\[4\]\[10\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[4][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[4\]\[11\] " "No output dependent on input pin \"Addr_mem\[4\]\[11\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[4][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[4\]\[12\] " "No output dependent on input pin \"Addr_mem\[4\]\[12\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[4][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[4\]\[13\] " "No output dependent on input pin \"Addr_mem\[4\]\[13\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[4][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[4\]\[14\] " "No output dependent on input pin \"Addr_mem\[4\]\[14\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[4][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[4\]\[15\] " "No output dependent on input pin \"Addr_mem\[4\]\[15\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[4][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[5\]\[7\] " "No output dependent on input pin \"Addr_mem\[5\]\[7\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[5][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[5\]\[8\] " "No output dependent on input pin \"Addr_mem\[5\]\[8\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[5][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[5\]\[9\] " "No output dependent on input pin \"Addr_mem\[5\]\[9\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[5][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[5\]\[10\] " "No output dependent on input pin \"Addr_mem\[5\]\[10\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[5][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[5\]\[11\] " "No output dependent on input pin \"Addr_mem\[5\]\[11\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[5][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[5\]\[12\] " "No output dependent on input pin \"Addr_mem\[5\]\[12\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[5][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[5\]\[13\] " "No output dependent on input pin \"Addr_mem\[5\]\[13\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[5][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[5\]\[14\] " "No output dependent on input pin \"Addr_mem\[5\]\[14\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[5][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[5\]\[15\] " "No output dependent on input pin \"Addr_mem\[5\]\[15\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[5][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[6\]\[7\] " "No output dependent on input pin \"Addr_mem\[6\]\[7\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[6][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[6\]\[8\] " "No output dependent on input pin \"Addr_mem\[6\]\[8\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[6][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[6\]\[9\] " "No output dependent on input pin \"Addr_mem\[6\]\[9\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[6][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[6\]\[10\] " "No output dependent on input pin \"Addr_mem\[6\]\[10\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[6][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[6\]\[11\] " "No output dependent on input pin \"Addr_mem\[6\]\[11\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[6][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[6\]\[12\] " "No output dependent on input pin \"Addr_mem\[6\]\[12\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[6][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[6\]\[13\] " "No output dependent on input pin \"Addr_mem\[6\]\[13\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[6][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[6\]\[14\] " "No output dependent on input pin \"Addr_mem\[6\]\[14\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[6][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[6\]\[15\] " "No output dependent on input pin \"Addr_mem\[6\]\[15\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[6][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[7\]\[7\] " "No output dependent on input pin \"Addr_mem\[7\]\[7\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[7][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[7\]\[8\] " "No output dependent on input pin \"Addr_mem\[7\]\[8\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[7][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[7\]\[9\] " "No output dependent on input pin \"Addr_mem\[7\]\[9\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[7][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[7\]\[10\] " "No output dependent on input pin \"Addr_mem\[7\]\[10\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[7][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[7\]\[11\] " "No output dependent on input pin \"Addr_mem\[7\]\[11\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[7][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[7\]\[12\] " "No output dependent on input pin \"Addr_mem\[7\]\[12\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[7][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[7\]\[13\] " "No output dependent on input pin \"Addr_mem\[7\]\[13\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[7][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[7\]\[14\] " "No output dependent on input pin \"Addr_mem\[7\]\[14\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[7][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr_mem\[7\]\[15\] " "No output dependent on input pin \"Addr_mem\[7\]\[15\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|Addr_mem[7][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ai_mem\[7\] " "No output dependent on input pin \"ai_mem\[7\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|ai_mem[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ai_mem\[8\] " "No output dependent on input pin \"ai_mem\[8\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|ai_mem[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ai_mem\[9\] " "No output dependent on input pin \"ai_mem\[9\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|ai_mem[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ai_mem\[10\] " "No output dependent on input pin \"ai_mem\[10\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|ai_mem[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ai_mem\[11\] " "No output dependent on input pin \"ai_mem\[11\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|ai_mem[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ai_mem\[12\] " "No output dependent on input pin \"ai_mem\[12\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|ai_mem[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ai_mem\[13\] " "No output dependent on input pin \"ai_mem\[13\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|ai_mem[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ai_mem\[14\] " "No output dependent on input pin \"ai_mem\[14\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|ai_mem[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ai_mem\[15\] " "No output dependent on input pin \"ai_mem\[15\]\"" {  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511825722144 "|dRAM|ai_mem[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511825722144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27328 " "Implemented 27328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "300 " "Implemented 300 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511825722147 ""} { "Info" "ICUT_CUT_TM_OPINS" "145 " "Implemented 145 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511825722147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26883 " "Implemented 26883 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511825722147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511825722147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "800 " "Peak virtual memory: 800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511825722235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 05:05:22 2017 " "Processing ended: Tue Nov 28 05:05:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511825722235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511825722235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511825722235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511825722235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1511825723763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511825723767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 05:05:23 2017 " "Processing started: Tue Nov 28 05:05:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511825723767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511825723767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project_2 -c Project_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project_2 -c Project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511825723767 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511825723898 ""}
{ "Info" "0" "" "Project  = Project_2" {  } {  } 0 0 "Project  = Project_2" 0 0 "Fitter" 0 0 1511825723898 ""}
{ "Info" "0" "" "Revision = Project_2" {  } {  } 0 0 "Revision = Project_2" 0 0 "Fitter" 0 0 1511825723898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511825724247 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511825724247 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project_2 EP4CE30F23A7 " "Selected device EP4CE30F23A7 for design \"Project_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511825724470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511825724554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511825724554 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511825724933 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511825724943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511825725250 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511825725250 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Project 2/" { { 0 { 0 ""} 0 30279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511825725338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Project 2/" { { 0 { 0 ""} 0 30281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511825725338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Project 2/" { { 0 { 0 ""} 0 30283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511825725338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Project 2/" { { 0 { 0 ""} 0 30285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511825725338 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Project 2/" { { 0 { 0 ""} 0 30287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511825725338 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511825725338 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511825725366 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "445 445 " "No exact pin location assignment(s) for 445 pins of 445 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1511825729199 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project_2.sdc " "Synopsys Design Constraints File file not found: 'Project_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511825733057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511825733058 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1511825733435 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1511825733435 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511825733440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511825736853 ""}  } { { "dRAM.vhd" "" { Text "C:/Users/Om/Desktop/Project 2/dRAM.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Project 2/" { { 0 { 0 ""} 0 30139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511825736853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511825739537 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511825739549 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511825739551 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511825739579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511825739612 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511825739633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511825739633 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511825739647 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511825740543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1511825740561 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511825740561 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "444 unused 2.5V 299 145 0 " "Number of I/O pins in group: 444 (unused VREF, 2.5V VCCIO, 299 input, 145 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1511825740647 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1511825740647 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1511825740647 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740656 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740656 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740656 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740656 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740656 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740656 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740656 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740656 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1511825740656 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511825740656 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740659 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740659 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740659 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740659 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740659 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740659 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740659 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1511825740659 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1511825740659 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1511825740659 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "444 2.5 V 323 " "Can't place 444 pins with 2.5 V I/O standard because Fitter has only 323 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1511825740659 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1511825740659 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511825740660 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1511825750678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Om/Desktop/Project 2/output_files/Project_2.fit.smsg " "Generated suppressed messages file C:/Users/Om/Desktop/Project 2/output_files/Project_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511825752050 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511825752549 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 28 05:05:52 2017 " "Processing ended: Tue Nov 28 05:05:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511825752549 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511825752549 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511825752549 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511825752549 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 91 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 91 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511825753362 ""}
