@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FX271 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Replicating instance vga_controller.h_counter[4] (in view: work.test_pattern(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Replicating instance vga_controller.h_counter[5] (in view: work.test_pattern(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Replicating instance vga_controller.h_counter[7] (in view: work.test_pattern(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\seba\documents\go_board\vga_controller\vga_controller.v":43:1:43:6|Replicating instance vga_controller.h_counter[8] (in view: work.test_pattern(verilog)) with 9 loads 1 time to improve timing.
@N: FX1016 :"c:\users\seba\documents\go_board\vga_controller\test_pattern.v":2:7:2:11|SB_GB_IO inserted on the port i_Clk.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\seba\Documents\go_board\vga_controller\vga_controller_Implmnt\vga_controller.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
