// Seed: 4074633030
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign module_1.type_0 = 0;
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0
    , id_2
);
  id_3(
      id_0
  );
  module_0 modCall_1 (id_2);
endmodule
module module_2;
  id_1(
      1'b0
  );
  assign id_1 = id_1;
  wire id_2;
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 ();
  for (id_1 = 1; id_1 & id_1; id_1 = id_1) assign id_1 = 1'h0;
  logic [7:0][1] id_2;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  always id_8 <= 1'h0;
  generate
    wand id_11, id_12 = 1'b0;
    wire id_13, id_14;
  endgenerate
  module_3 modCall_1 ();
  assign id_3.id_6 = id_1;
  wire id_15;
  wire id_16;
  xnor primCall (id_3, id_4, id_5, id_6, id_7, id_8);
  assign id_3 = (id_7);
  wire id_17;
  assign id_13 = id_17;
  wire id_18;
endmodule
