Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 13:57:47 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.040        0.000                      0                 2944        0.042        0.000                      0                 2944        3.225        0.000                       0                  1027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.040        0.000                      0                 2944        0.042        0.000                      0                 2944        3.225        0.000                       0                  1027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 1.173ns (29.779%)  route 2.766ns (70.221%))
  Logic Levels:           9  (CARRY8=3 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm2/clk
    SLICE_X43Y53         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.376     0.511    fsm2/out_reg_n_0_[0]
    SLICE_X43Y51         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     0.550 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=2, routed)           0.139     0.689    fsm2/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     0.868 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=28, routed)          0.268     1.136    fsm1/out_reg[0]_4
    SLICE_X41Y52         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.234 f  fsm1/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=85, routed)          0.864     2.098    fsm1/out_reg[1]_0
    SLICE_X37Y47         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     2.199 r  fsm1/out_carry__0_i_31/O
                         net (fo=1, routed)           0.562     2.761    fsm1/out_carry__0_i_31_n_0
    SLICE_X40Y47         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.911 r  fsm1/out_carry__0_i_16/O
                         net (fo=1, routed)           0.014     2.925    add0/out_reg[15]_0[0]
    SLICE_X40Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.166 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.194    add0/out_carry__0_n_0
    SLICE_X40Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.217 r  add0/out_carry__1/CO[7]
                         net (fo=1, routed)           0.028     3.245    add0/out_carry__1_n_0
    SLICE_X40Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.342 r  add0/out_carry__2/O[1]
                         net (fo=4, routed)           0.429     3.771    fsm1/add0_out[25]
    SLICE_X44Y48         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     3.918 r  fsm1/out[25]_i_1__0/O
                         net (fo=1, routed)           0.058     3.976    temp2_0/out_reg[25]_1
    SLICE_X44Y48         FDRE                                         r  temp2_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.024     7.024    temp2_0/clk
    SLICE_X44Y48         FDRE                                         r  temp2_0/out_reg[25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X44Y48         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    temp2_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.220ns (31.004%)  route 2.715ns (68.996%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm2/clk
    SLICE_X43Y53         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.376     0.511    fsm2/out_reg_n_0_[0]
    SLICE_X43Y51         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     0.550 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=2, routed)           0.139     0.689    fsm2/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     0.868 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=28, routed)          0.268     1.136    fsm1/out_reg[0]_4
    SLICE_X41Y52         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.234 f  fsm1/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=85, routed)          0.864     2.098    fsm1/out_reg[1]_0
    SLICE_X37Y47         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     2.199 r  fsm1/out_carry__0_i_31/O
                         net (fo=1, routed)           0.562     2.761    fsm1/out_carry__0_i_31_n_0
    SLICE_X40Y47         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.911 r  fsm1/out_carry__0_i_16/O
                         net (fo=1, routed)           0.014     2.925    add0/out_reg[15]_0[0]
    SLICE_X40Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.166 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.194    add0/out_carry__0_n_0
    SLICE_X40Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.340 r  add0/out_carry__1/O[7]
                         net (fo=4, routed)           0.441     3.781    temp2_0/add0_out[23]
    SLICE_X44Y48         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     3.949 r  temp2_0/out[23]_i_1__0/O
                         net (fo=1, routed)           0.023     3.972    temp2_0/out[23]_i_1__0_n_0
    SLICE_X44Y48         FDRE                                         r  temp2_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.024     7.024    temp2_0/clk
    SLICE_X44Y48         FDRE                                         r  temp2_0/out_reg[23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X44Y48         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    temp2_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.130ns (29.282%)  route 2.729ns (70.718%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm2/clk
    SLICE_X43Y53         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.376     0.511    fsm2/out_reg_n_0_[0]
    SLICE_X43Y51         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     0.550 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=2, routed)           0.139     0.689    fsm2/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     0.868 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=28, routed)          0.268     1.136    fsm1/out_reg[0]_4
    SLICE_X41Y52         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.234 f  fsm1/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=85, routed)          0.864     2.098    fsm1/out_reg[1]_0
    SLICE_X37Y47         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     2.199 r  fsm1/out_carry__0_i_31/O
                         net (fo=1, routed)           0.562     2.761    fsm1/out_carry__0_i_31_n_0
    SLICE_X40Y47         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.911 r  fsm1/out_carry__0_i_16/O
                         net (fo=1, routed)           0.014     2.925    add0/out_reg[15]_0[0]
    SLICE_X40Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.166 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.194    add0/out_carry__0_n_0
    SLICE_X40Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.280 r  add0/out_carry__1/O[2]
                         net (fo=4, routed)           0.453     3.733    temp2_0/add0_out[18]
    SLICE_X41Y47         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.871 r  temp2_0/out[18]_i_1__0/O
                         net (fo=1, routed)           0.025     3.896    temp2_0/out[18]_i_1__0_n_0
    SLICE_X41Y47         FDRE                                         r  temp2_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.024     7.024    temp2_0/clk
    SLICE_X41Y47         FDRE                                         r  temp2_0/out_reg[18]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X41Y47         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     7.016    temp2_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.164ns (30.786%)  route 2.617ns (69.215%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm2/clk
    SLICE_X43Y53         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.376     0.511    fsm2/out_reg_n_0_[0]
    SLICE_X43Y51         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     0.550 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=2, routed)           0.139     0.689    fsm2/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     0.868 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=28, routed)          0.268     1.136    fsm1/out_reg[0]_4
    SLICE_X41Y52         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.234 f  fsm1/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=85, routed)          0.864     2.098    fsm1/out_reg[1]_0
    SLICE_X37Y47         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     2.199 r  fsm1/out_carry__0_i_31/O
                         net (fo=1, routed)           0.562     2.761    fsm1/out_carry__0_i_31_n_0
    SLICE_X40Y47         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.911 r  fsm1/out_carry__0_i_16/O
                         net (fo=1, routed)           0.014     2.925    add0/out_reg[15]_0[0]
    SLICE_X40Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.166 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.194    add0/out_carry__0_n_0
    SLICE_X40Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.339 r  add0/out_carry__1/O[5]
                         net (fo=4, routed)           0.307     3.646    temp2_0/add0_out[21]
    SLICE_X44Y48         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     3.759 r  temp2_0/out[21]_i_1__0/O
                         net (fo=1, routed)           0.059     3.818    temp2_0/out[21]_i_1__0_n_0
    SLICE_X44Y48         FDRE                                         r  temp2_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.024     7.024    temp2_0/clk
    SLICE_X44Y48         FDRE                                         r  temp2_0/out_reg[21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X44Y48         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    temp2_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.818    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.224ns (32.458%)  route 2.547ns (67.542%))
  Logic Levels:           9  (CARRY8=3 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm2/clk
    SLICE_X43Y53         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.376     0.511    fsm2/out_reg_n_0_[0]
    SLICE_X43Y51         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     0.550 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=2, routed)           0.139     0.689    fsm2/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     0.868 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=28, routed)          0.268     1.136    fsm1/out_reg[0]_4
    SLICE_X41Y52         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.234 f  fsm1/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=85, routed)          0.864     2.098    fsm1/out_reg[1]_0
    SLICE_X37Y47         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     2.199 r  fsm1/out_carry__0_i_31/O
                         net (fo=1, routed)           0.562     2.761    fsm1/out_carry__0_i_31_n_0
    SLICE_X40Y47         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.911 r  fsm1/out_carry__0_i_16/O
                         net (fo=1, routed)           0.014     2.925    add0/out_reg[15]_0[0]
    SLICE_X40Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.166 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.194    add0/out_carry__0_n_0
    SLICE_X40Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.217 r  add0/out_carry__1/CO[7]
                         net (fo=1, routed)           0.028     3.245    add0/out_carry__1_n_0
    SLICE_X40Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.391 r  add0/out_carry__2/O[7]
                         net (fo=3, routed)           0.208     3.599    fsm1/add0_out[31]
    SLICE_X41Y49         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.748 r  fsm1/out[31]_i_2__1/O
                         net (fo=1, routed)           0.060     3.808    temp2_0/out_reg[31]_1
    SLICE_X41Y49         FDRE                                         r  temp2_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.025     7.025    temp2_0/clk
    SLICE_X41Y49         FDRE                                         r  temp2_0/out_reg[31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X41Y49         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    temp2_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.808    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.163ns (30.914%)  route 2.599ns (69.086%))
  Logic Levels:           9  (CARRY8=3 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm2/clk
    SLICE_X43Y53         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.376     0.511    fsm2/out_reg_n_0_[0]
    SLICE_X43Y51         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     0.550 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=2, routed)           0.139     0.689    fsm2/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     0.868 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=28, routed)          0.268     1.136    fsm1/out_reg[0]_4
    SLICE_X41Y52         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.234 f  fsm1/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=85, routed)          0.864     2.098    fsm1/out_reg[1]_0
    SLICE_X37Y47         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     2.199 r  fsm1/out_carry__0_i_31/O
                         net (fo=1, routed)           0.562     2.761    fsm1/out_carry__0_i_31_n_0
    SLICE_X40Y47         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.911 r  fsm1/out_carry__0_i_16/O
                         net (fo=1, routed)           0.014     2.925    add0/out_reg[15]_0[0]
    SLICE_X40Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.166 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.194    add0/out_carry__0_n_0
    SLICE_X40Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.217 r  add0/out_carry__1/CO[7]
                         net (fo=1, routed)           0.028     3.245    add0/out_carry__1_n_0
    SLICE_X40Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.331 r  add0/out_carry__2/O[2]
                         net (fo=4, routed)           0.261     3.592    fsm1/add0_out[26]
    SLICE_X41Y49         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     3.740 r  fsm1/out[26]_i_1__0/O
                         net (fo=1, routed)           0.059     3.799    temp2_0/out_reg[26]_1
    SLICE_X41Y49         FDRE                                         r  temp2_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.024     7.024    temp2_0/clk
    SLICE_X41Y49         FDRE                                         r  temp2_0/out_reg[26]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X41Y49         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    temp2_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.234ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.138ns (30.371%)  route 2.609ns (69.629%))
  Logic Levels:           9  (CARRY8=3 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm2/clk
    SLICE_X43Y53         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.376     0.511    fsm2/out_reg_n_0_[0]
    SLICE_X43Y51         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     0.550 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=2, routed)           0.139     0.689    fsm2/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     0.868 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=28, routed)          0.268     1.136    fsm1/out_reg[0]_4
    SLICE_X41Y52         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.234 f  fsm1/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=85, routed)          0.864     2.098    fsm1/out_reg[1]_0
    SLICE_X37Y47         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     2.199 r  fsm1/out_carry__0_i_31/O
                         net (fo=1, routed)           0.562     2.761    fsm1/out_carry__0_i_31_n_0
    SLICE_X40Y47         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.911 r  fsm1/out_carry__0_i_16/O
                         net (fo=1, routed)           0.014     2.925    add0/out_reg[15]_0[0]
    SLICE_X40Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.166 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.194    add0/out_carry__0_n_0
    SLICE_X40Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.217 r  add0/out_carry__1/CO[7]
                         net (fo=1, routed)           0.028     3.245    add0/out_carry__1_n_0
    SLICE_X40Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.354 r  add0/out_carry__2/O[4]
                         net (fo=4, routed)           0.267     3.621    fsm1/add0_out[28]
    SLICE_X42Y48         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     3.721 r  fsm1/out[28]_i_1__0/O
                         net (fo=1, routed)           0.063     3.784    temp2_0/out_reg[28]_1
    SLICE_X42Y48         FDRE                                         r  temp2_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.026     7.026    temp2_0/clk
    SLICE_X42Y48         FDRE                                         r  temp2_0/out_reg[28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X42Y48         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  3.234    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.886ns (25.801%)  route 2.548ns (74.199%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm1/clk
    SLICE_X42Y52         FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 r  fsm1/out_reg[0]/Q
                         net (fo=34, routed)          0.375     0.506    fsm1/out_reg_n_0_[0]
    SLICE_X44Y51         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     0.606 f  fsm1/C_int0_0_addr0[3]_INST_0_i_6/O
                         net (fo=2, routed)           0.122     0.728    fsm1/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     0.879 f  fsm1/out[0]_i_2__3/O
                         net (fo=3, routed)           0.430     1.309    fsm0/out_reg[0]_3
    SLICE_X41Y52         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.488 r  fsm0/out[1]_i_3/O
                         net (fo=8, routed)           0.125     1.613    fsm/out_reg[0]_2
    SLICE_X40Y52         LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.167     1.780 f  fsm/out_tmp_reg_i_34/O
                         net (fo=99, routed)          0.936     2.716    B_int_read1_0/DSP_A_B_DATA_INST
    SLICE_X28Y59         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     2.911 r  B_int_read1_0/out_tmp_reg_i_17__3/O
                         net (fo=2, routed)           0.560     3.471    mult_pipe2/out_tmp0/B[16]
    DSP48E2_X2Y25        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe2/out_tmp0/CLK
    DSP48E2_X2Y25        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y25        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.718    mult_pipe2/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.678ns (19.871%)  route 2.734ns (80.129%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm2/clk
    SLICE_X43Y53         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.376     0.511    fsm2/out_reg_n_0_[0]
    SLICE_X43Y51         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     0.550 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=2, routed)           0.139     0.689    fsm2/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     0.868 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=28, routed)          0.268     1.136    fsm1/out_reg[0]_4
    SLICE_X41Y52         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.234 f  fsm1/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=85, routed)          0.392     1.626    fsm0/C_int0_0_write_en_0
    SLICE_X39Y50         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     1.692 r  fsm0/done_buf[0]_i_1__5/O
                         net (fo=118, routed)         0.809     2.501    fsm0/mult_pipe1_go
    SLICE_X31Y51         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.198     2.699 r  fsm0/out_tmp_reg_i_11__5/O
                         net (fo=1, routed)           0.750     3.449    mult_pipe1/out_tmp_reg/B[5]
    DSP48E2_X3Y20        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X3Y20        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y20        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.299     6.710    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp2_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.188ns (32.039%)  route 2.520ns (67.961%))
  Logic Levels:           9  (CARRY8=3 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.037     0.037    fsm2/clk
    SLICE_X43Y53         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm2/out_reg[0]/Q
                         net (fo=12, routed)          0.376     0.511    fsm2/out_reg_n_0_[0]
    SLICE_X43Y51         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     0.550 f  fsm2/C_int0_0_addr0[3]_INST_0_i_7/O
                         net (fo=2, routed)           0.139     0.689    fsm2/out_reg[0]_1
    SLICE_X43Y51         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     0.868 f  fsm2/C_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=28, routed)          0.268     1.136    fsm1/out_reg[0]_4
    SLICE_X41Y52         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     1.234 f  fsm1/C_int0_0_write_en_INST_0_i_1/O
                         net (fo=85, routed)          0.864     2.098    fsm1/out_reg[1]_0
    SLICE_X37Y47         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     2.199 r  fsm1/out_carry__0_i_31/O
                         net (fo=1, routed)           0.562     2.761    fsm1/out_carry__0_i_31_n_0
    SLICE_X40Y47         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     2.911 r  fsm1/out_carry__0_i_16/O
                         net (fo=1, routed)           0.014     2.925    add0/out_reg[15]_0[0]
    SLICE_X40Y47         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     3.166 r  add0/out_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.194    add0/out_carry__0_n_0
    SLICE_X40Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.217 r  add0/out_carry__1/CO[7]
                         net (fo=1, routed)           0.028     3.245    add0/out_carry__1_n_0
    SLICE_X40Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.390 r  add0/out_carry__2/O[5]
                         net (fo=4, routed)           0.159     3.549    fsm1/add0_out[29]
    SLICE_X40Y50         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.663 r  fsm1/out[29]_i_1__0/O
                         net (fo=1, routed)           0.082     3.745    temp2_0/out_reg[29]_1
    SLICE_X40Y50         FDRE                                         r  temp2_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1138, unset)         0.026     7.026    temp2_0/clk
    SLICE_X40Y50         FDRE                                         r  temp2_0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y50         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    temp2_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  3.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.012     0.012    par_done_reg9/clk
    SLICE_X44Y54         FDRE                                         r  par_done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg9/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset3/par_done_reg9_out
    SLICE_X44Y54         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset3/out[0]_i_1__19/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg9/out_reg[0]_1
    SLICE_X44Y54         FDRE                                         r  par_done_reg9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.018     0.018    par_done_reg9/clk
    SLICE_X44Y54         FDRE                                         r  par_done_reg9/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y54         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X38Y50         FDRE                                         r  mult_pipe1/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[23]/Q
                         net (fo=1, routed)           0.058     0.110    bin_read1_0/Q[23]
    SLICE_X38Y48         FDRE                                         r  bin_read1_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X38Y48         FDRE                                         r  bin_read1_0/out_reg[23]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y48         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.012     0.012    par_done_reg3/clk
    SLICE_X41Y53         FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset0/par_done_reg3_out
    SLICE_X41Y53         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset0/out[0]_i_1__10/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg3/out_reg[0]_1
    SLICE_X41Y53         FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.018     0.018    par_done_reg3/clk
    SLICE_X41Y53         FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y53         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X33Y43         FDRE                                         r  mult_pipe3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe3/out_reg[7]/Q
                         net (fo=1, routed)           0.058     0.111    bin_read3_0/Q[7]
    SLICE_X33Y44         FDRE                                         r  bin_read3_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.018     0.018    bin_read3_0/clk
    SLICE_X33Y44         FDRE                                         r  bin_read3_0/out_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y44         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.012     0.012    par_done_reg3/clk
    SLICE_X41Y53         FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg3/par_done_reg3_out
    SLICE_X41Y53         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  par_done_reg3/out[0]_i_1__31/O
                         net (fo=1, routed)           0.017     0.110    par_reset0/out_reg[0]_4
    SLICE_X41Y53         FDRE                                         r  par_reset0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.018     0.018    par_reset0/clk
    SLICE_X41Y53         FDRE                                         r  par_reset0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y53         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X39Y55         FDRE                                         r  mult_pipe0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[17]/Q
                         net (fo=1, routed)           0.062     0.113    bin_read0_0/Q[17]
    SLICE_X39Y54         FDRE                                         r  bin_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X39Y54         FDRE                                         r  bin_read0_0/out_reg[17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y54         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X39Y51         FDRE                                         r  mult_pipe0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[8]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read0_0/Q[8]
    SLICE_X39Y50         FDRE                                         r  bin_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X39Y50         FDRE                                         r  bin_read0_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y50         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe5/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe5/clk
    SLICE_X40Y37         FDRE                                         r  mult_pipe5/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe5/out_reg[25]/Q
                         net (fo=1, routed)           0.062     0.113    bin_read5_0/Q[25]
    SLICE_X40Y38         FDRE                                         r  bin_read5_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    bin_read5_0/clk
    SLICE_X40Y38         FDRE                                         r  bin_read5_0/out_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y38         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read5_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe4/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe4/clk
    SLICE_X42Y50         FDRE                                         r  mult_pipe4/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe4/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe4/done_buf_reg[1]__0
    SLICE_X42Y50         FDRE                                         r  mult_pipe4/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    mult_pipe4/clk
    SLICE_X42Y50         FDRE                                         r  mult_pipe4/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y50         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe4/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X38Y50         FDRE                                         r  mult_pipe1/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[21]/Q
                         net (fo=1, routed)           0.063     0.115    bin_read1_0/Q[21]
    SLICE_X38Y48         FDRE                                         r  bin_read1_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1138, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X38Y48         FDRE                                         r  bin_read1_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y48         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y22  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y21  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y26  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y18  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y15  mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y20  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y20  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y22  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y54   A_int_read0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y52   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y52   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y53   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y51   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y53   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y51   A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y50   A_int_read0_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y51   A_int_read0_0/out_reg[16]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y51   A_int_read0_0/out_reg[17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y54   A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y54   A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y52   A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y52   A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y52   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y52   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y53   A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X29Y53   A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y51   A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y51   A_int_read0_0/out_reg[12]/C



