{
  "design": {
    "design_info": {
      "boundary_crc": "0xA47C7BE51D847F42",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_top",
      "name": "design_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2",
      "validated": "true"
    },
    "design_tree": {
      "ilslice_0": "",
      "rgmii": {
        "gmii_to_rgmii_gem2": "",
        "gmii_to_rgmii_gem3": "",
        "gmii_to_rgmii_resets": "",
        "util_idelay_ctrl_rgmii": ""
      },
      "dfx_decoupler_0": "",
      "axi_clock_converter_1": "",
      "zynq_ultra_ps_e_0": "",
      "ilconstant_three": "",
      "ilslice_gem2_reset": "",
      "ilslice_gem3_reset": "",
      "ilconcat_0": "",
      "smartconnect_hp0": "",
      "axi_clock_converter_3": "",
      "vcu_0": "",
      "smartconnect_vcu_enc": "",
      "smartconnect_vcu_enc1": "",
      "ilslice_vcu_resetn": "",
      "clk_reset_gen": {
        "proc_sys_reset_fpd": "",
        "ilconstant_zero": "",
        "clk_wiz_4": "",
        "bufgce_div_2_5M": "",
        "proc_sys_reset_375M": "",
        "proc_sys_reset_rp": "",
        "proc_sys_reset_80M": "",
        "clk_wiz_hpa": "",
        "clk_wiz_hpb": "",
        "proc_sys_reset_1": ""
      },
      "debug_bridge_0": "",
      "debug_bridge_1": "",
      "ilconcat_1": "",
      "smartconnect_hpm0_fpd": "",
      "proc_sys_reset_0": "",
      "smartconnect_hpm1_fpd": "",
      "axi_clock_converter_2": "",
      "axi_clock_converter_4": "",
      "smartconnect_hpc1": "",
      "smartconnect_hpc0": "",
      "VitisRegion": ""
    },
    "interface_ports": {
      "som240_1_connector_pl_gem2_rgmii_mdio_mdc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDIO_I": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_mdio_mdc_mdio_i",
            "direction": "I"
          },
          "MDC": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_mdio_mdc_mdc",
            "direction": "O"
          },
          "MDIO_O": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_mdio_mdc_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_mdio_mdc_mdio_t",
            "direction": "O"
          }
        }
      },
      "som240_1_connector_pl_gem2_rgmii": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "RD": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_rd",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RX_CTL": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_rx_ctl",
            "direction": "I"
          },
          "RXC": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_rxc",
            "direction": "I"
          },
          "TD": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_td",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TX_CTL": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_tx_ctl",
            "direction": "O"
          },
          "TXC": {
            "physical_name": "som240_1_connector_pl_gem2_rgmii_txc",
            "direction": "O"
          }
        }
      },
      "som240_2_connector_pl_gem3_rgmii_mdio_mdc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDC": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdc",
            "direction": "O"
          },
          "MDIO_I": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_i",
            "direction": "I"
          },
          "MDIO_O": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_mdio_mdc_mdio_t",
            "direction": "O"
          }
        }
      },
      "som240_2_connector_pl_gem3_rgmii": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
        "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
        "hdl_attributes": {
          "LOCKED": {
            "value": "FALSE",
            "value_src": "default"
          }
        },
        "port_maps": {
          "RD": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_rd",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RX_CTL": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_rx_ctl",
            "direction": "I"
          },
          "RXC": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_rxc",
            "direction": "I"
          },
          "TD": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_td",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "TX_CTL": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_tx_ctl",
            "direction": "O"
          },
          "TXC": {
            "physical_name": "som240_2_connector_pl_gem3_rgmii_txc",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "som240_2_connector_hpb_clk0p_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_som240_2_connector_hpb_clk0p_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "som240_1_connector_hpa_clk0p_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_top_som240_1_connector_hpa_clk0p_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "fan_en_b": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "user_prop"
          }
        }
      },
      "som240_1_connector_pl_gem2_reset": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          }
        }
      },
      "som240_2_connector_pl_gem3_reset": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          }
        }
      },
      "som240_1_connector_User_led_tri_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "ip_prop"
          }
        }
      },
      "som240_1_connector_sfp_led": {
        "type": "data",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ilslice_0": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "3"
          }
        }
      },
      "rgmii": {
        "interface_ports": {
          "MDIO_GEM": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "som240_1_connector_pl_gem2_rgmii_mdio_mdc": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "GMII": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gmii:1.0",
            "vlnv": "xilinx.com:interface:gmii_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "som240_1_connector_pl_gem2_rgmii": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "MDIO_GEM1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "som240_2_connector_pl_gem3_rgmii_mdio_mdc": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "GMII1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:gmii:1.0",
            "vlnv": "xilinx.com:interface:gmii_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          },
          "som240_2_connector_pl_gem3_rgmii": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:rgmii:1.0",
            "vlnv": "xilinx.com:interface:rgmii_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            }
          }
        },
        "ports": {
          "rx_reset": {
            "type": "rst",
            "direction": "I"
          },
          "mmcm_locked_in": {
            "direction": "I"
          },
          "ref_clk": {
            "type": "clk",
            "direction": "I"
          },
          "gmii_clk_125m_in": {
            "type": "clk",
            "direction": "I"
          },
          "gmii_clk_25m_in": {
            "type": "clk",
            "direction": "I"
          },
          "gmii_clk_2_5m_in": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "gmii_to_rgmii_gem2": {
            "vlnv": "xilinx.com:ip:gmii_to_rgmii:4.1",
            "ip_revision": "21",
            "xci_name": "design_top_gmii_to_rgmii_0_0",
            "xci_path": "ip/design_top_gmii_to_rgmii_0_0/design_top_gmii_to_rgmii_0_0.xci",
            "inst_hier_path": "rgmii/gmii_to_rgmii_gem2",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_PHYADDR": {
                "value": "22"
              }
            }
          },
          "gmii_to_rgmii_gem3": {
            "vlnv": "xilinx.com:ip:gmii_to_rgmii:4.1",
            "ip_revision": "21",
            "xci_name": "design_top_gmii_to_rgmii_gem2_0",
            "xci_path": "ip/design_top_gmii_to_rgmii_gem2_0/design_top_gmii_to_rgmii_gem2_0.xci",
            "inst_hier_path": "rgmii/gmii_to_rgmii_gem3",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_PHYADDR": {
                "value": "23"
              }
            }
          },
          "gmii_to_rgmii_resets": {
            "vlnv": "xilinx.com:module_ref:gmii_to_rgmii_0_resets:1.0",
            "ip_revision": "1",
            "xci_name": "design_top_gmii_to_rgmii_0_rese_0_0",
            "xci_path": "ip/design_top_gmii_to_rgmii_0_rese_0_0/design_top_gmii_to_rgmii_0_rese_0_0.xci",
            "inst_hier_path": "rgmii/gmii_to_rgmii_resets",
            "has_run_ip_tcl": "true",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "gmii_to_rgmii_0_resets",
              "boundary_crc": "0x0"
            },
            "ports": {
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "ref_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "375000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_top_clk_wiz_0_0_clk_out20M_unbuf",
                    "value_src": "ip_prop"
                  }
                }
              },
              "idelayctrl_reset": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              }
            }
          },
          "util_idelay_ctrl_rgmii": {
            "vlnv": "xilinx.com:ip:util_idelay_ctrl:1.0",
            "ip_revision": "5",
            "xci_name": "design_top_util_idelay_ctrl_0_0",
            "xci_path": "ip/design_top_util_idelay_ctrl_0_0/design_top_util_idelay_ctrl_0_0.xci",
            "inst_hier_path": "rgmii/util_idelay_ctrl_rgmii",
            "has_run_ip_tcl": "true"
          }
        },
        "interface_nets": {
          "gmii_to_rgmii_gem2_MDIO_PHY": {
            "interface_ports": [
              "som240_1_connector_pl_gem2_rgmii_mdio_mdc",
              "gmii_to_rgmii_gem2/MDIO_PHY"
            ]
          },
          "gmii_to_rgmii_gem2_RGMII": {
            "interface_ports": [
              "som240_1_connector_pl_gem2_rgmii",
              "gmii_to_rgmii_gem2/RGMII"
            ]
          },
          "gmii_to_rgmii_gem3_MDIO_PHY": {
            "interface_ports": [
              "som240_2_connector_pl_gem3_rgmii_mdio_mdc",
              "gmii_to_rgmii_gem3/MDIO_PHY"
            ]
          },
          "gmii_to_rgmii_gem3_RGMII": {
            "interface_ports": [
              "som240_2_connector_pl_gem3_rgmii",
              "gmii_to_rgmii_gem3/RGMII"
            ]
          },
          "mpsoc_GMII_ENET2": {
            "interface_ports": [
              "GMII",
              "gmii_to_rgmii_gem2/GMII"
            ]
          },
          "mpsoc_GMII_ENET3": {
            "interface_ports": [
              "GMII1",
              "gmii_to_rgmii_gem3/GMII"
            ]
          },
          "mpsoc_MDIO_ENET3": {
            "interface_ports": [
              "MDIO_GEM1",
              "gmii_to_rgmii_gem3/MDIO_GEM"
            ]
          },
          "mpsoc_MDIO_ENET4": {
            "interface_ports": [
              "MDIO_GEM",
              "gmii_to_rgmii_gem2/MDIO_GEM"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "rx_reset",
              "gmii_to_rgmii_gem3/rx_reset",
              "gmii_to_rgmii_gem3/tx_reset",
              "gmii_to_rgmii_gem2/rx_reset",
              "gmii_to_rgmii_resets/reset",
              "gmii_to_rgmii_gem2/tx_reset"
            ]
          },
          "bufgce_div_2_5M_BUFGCE_O": {
            "ports": [
              "gmii_clk_2_5m_in",
              "gmii_to_rgmii_gem3/gmii_clk_2_5m_in",
              "gmii_to_rgmii_gem2/gmii_clk_2_5m_in"
            ]
          },
          "clk_wiz_hpa_clk_out125M": {
            "ports": [
              "gmii_clk_125m_in",
              "gmii_to_rgmii_gem3/gmii_clk_125m_in",
              "gmii_to_rgmii_gem2/gmii_clk_125m_in"
            ]
          },
          "clk_wiz_hpa_clk_out25M": {
            "ports": [
              "gmii_clk_25m_in",
              "gmii_to_rgmii_gem3/gmii_clk_25m_in",
              "gmii_to_rgmii_gem2/gmii_clk_25m_in"
            ]
          },
          "clk_wiz_hpa_clk_out375M": {
            "ports": [
              "ref_clk",
              "gmii_to_rgmii_resets/ref_clk",
              "util_idelay_ctrl_rgmii/ref_clk",
              "gmii_to_rgmii_gem3/ref_clk_in",
              "gmii_to_rgmii_gem2/ref_clk_in"
            ]
          },
          "clk_wiz_hpa_locked": {
            "ports": [
              "mmcm_locked_in",
              "gmii_to_rgmii_gem3/mmcm_locked_in",
              "gmii_to_rgmii_gem2/mmcm_locked_in"
            ]
          },
          "gmii_to_rgmii_0_rese_0_idelayctrl_reset": {
            "ports": [
              "gmii_to_rgmii_resets/idelayctrl_reset",
              "util_idelay_ctrl_rgmii/rst"
            ]
          }
        }
      },
      "dfx_decoupler_0": {
        "vlnv": "xilinx.com:ip:dfx_decoupler:1.0",
        "ip_revision": "14",
        "xci_name": "design_top_dfx_decoupler_0_0",
        "xci_path": "ip/design_top_dfx_decoupler_0_0/design_top_dfx_decoupler_0_0.xci",
        "inst_hier_path": "dfx_decoupler_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ALL_PARAMS": {
            "value": [
              "ALWAYS_HAVE_AXI_CLK 1",
              "INTF {",
              "axi_data {ID 0 VLNV xilinx.com:interface:aximm_rtl:1.0 PROTOCOL AXI4 SIGNALS {ARVALID {WIDTH 1 PRESENT 1} ARREADY {WIDTH 1 PRESENT 1} AWVALID {WIDTH 1 PRESENT 1} AWREADY {WIDTH 1 PRESENT 1} BVALID",
              "{WIDTH 1 PRESENT 1} BREADY {WIDTH 1 PRESENT 1} RVALID {WIDTH 1 PRESENT 1} RREADY {WIDTH 1 PRESENT 1} WVALID {WIDTH 1 PRESENT 1} WREADY {WIDTH 1 PRESENT 1} AWID {WIDTH 0 PRESENT 0} AWADDR {WIDTH 36",
              "PRESENT 1} AWLEN {WIDTH 8 PRESENT 1} AWSIZE {WIDTH 3 PRESENT 1} AWBURST {WIDTH 2 PRESENT 0} AWLOCK {WIDTH 1 PRESENT 0} AWCACHE {WIDTH 4 PRESENT 1} AWPROT {WIDTH 3 PRESENT 1} AWREGION {WIDTH 4 PRESENT",
              "0} AWQOS {WIDTH 4 PRESENT 0} AWUSER {WIDTH 0 PRESENT 0} WID {WIDTH 0 PRESENT 0} WDATA {WIDTH 32 PRESENT 1} WSTRB {WIDTH 4 PRESENT 1} WLAST {WIDTH 1 PRESENT 1} WUSER {WIDTH 0 PRESENT 0} BID {WIDTH 0",
              "PRESENT 0} BRESP {WIDTH 2 PRESENT 1} BUSER {WIDTH 0 PRESENT 0} ARID {WIDTH 0 PRESENT 0} ARADDR {WIDTH 36 PRESENT 1} ARLEN {WIDTH 8 PRESENT 1} ARSIZE {WIDTH 3 PRESENT 1} ARBURST {WIDTH 2 PRESENT 0}",
              "ARLOCK {WIDTH 1 PRESENT 0} ARCACHE {WIDTH 4 PRESENT 1} ARPROT {WIDTH 3 PRESENT 1} ARREGION {WIDTH 4 PRESENT 0} ARQOS {WIDTH 4 PRESENT 0} ARUSER {WIDTH 0 PRESENT 0} RID {WIDTH 0 PRESENT 0} RDATA {WIDTH",
              "32 PRESENT 1} RRESP {WIDTH 2 PRESENT 0} RLAST {WIDTH 1 PRESENT 1} RUSER {WIDTH 0 PRESENT 0}}} resetn {ID 1 VLNV xilinx.com:signal:reset_rtl:1.0 MODE slave SIGNALS {RST {PRESENT 1 WIDTH 1}}} resetn_80M",
              "{ID 3 VLNV xilinx.com:signal:reset_rtl:1.0 MODE slave SIGNALS {RST {PRESENT 1 WIDTH 1}}} sfp_led {ID 4 VLNV xilinx.com:signal:data_rtl:1.0 SIGNALS {DATA {MANAGEMENT manual WIDTH 2}}} user_led {ID 5",
              "MODE master VLNV xilinx.com:signal:data_rtl:1.0 SIGNALS {DATA {MANAGEMENT manual WIDTH 2}}} interrupt {ID 2 VLNV xilinx.com:signal:interrupt_rtl:1.0 SIGNALS {INTERRUPT {MANAGEMENT manual WIDTH 8}}}",
              "s_axi_ctrl {ID 6 VLNV xilinx.com:interface:aximm_rtl:1.0 PROTOCOL AXI4LITE SIGNALS {ARVALID {PRESENT 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1 WIDTH 1}",
              "BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY {PRESENT 1 WIDTH 1} AWADDR {PRESENT 1 WIDTH 32} AWLEN",
              "{PRESENT 0 WIDTH 8} AWSIZE {PRESENT 0 WIDTH 3} AWBURST {PRESENT 0 WIDTH 2} AWLOCK {PRESENT 0 WIDTH 1} AWCACHE {PRESENT 0 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} WDATA {PRESENT 1 WIDTH 32} WSTRB {PRESENT 1",
              "WIDTH 4} WLAST {PRESENT 0 WIDTH 1} BRESP {PRESENT 1 WIDTH 2} ARADDR {PRESENT 1 WIDTH 32} ARLEN {PRESENT 0 WIDTH 8} ARSIZE {PRESENT 0 WIDTH 3} ARBURST {PRESENT 0 WIDTH 2} ARLOCK {PRESENT 0 WIDTH 1}",
              "ARCACHE {PRESENT 0 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} RDATA {PRESENT 1 WIDTH 32} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 0 WIDTH 1} AWID {WIDTH 0 PRESENT 0} AWREGION {WIDTH 4 PRESENT 0} AWQOS {WIDTH",
              "4 PRESENT 0} AWUSER {WIDTH 0 PRESENT 0} WID {WIDTH 0 PRESENT 0} WUSER {WIDTH 0 PRESENT 0} BID {WIDTH 0 PRESENT 0} BUSER {WIDTH 0 PRESENT 0} ARID {WIDTH 0 PRESENT 0} ARREGION {WIDTH 4 PRESENT 0} ARQOS",
              "{WIDTH 4 PRESENT 0} ARUSER {WIDTH 0 PRESENT 0} RID {WIDTH 0 PRESENT 0} RUSER {WIDTH 0 PRESENT 0}} MODE slave} axi_data1 {ID 7 VLNV xilinx.com:interface:aximm_rtl:1.0 PROTOCOL AXI4 SIGNALS {ARVALID",
              "{WIDTH 1 PRESENT 1} ARREADY {WIDTH 1 PRESENT 1} AWVALID {WIDTH 1 PRESENT 1} AWREADY {WIDTH 1 PRESENT 1} BVALID {WIDTH 1 PRESENT 1} BREADY {WIDTH 1 PRESENT 1} RVALID {WIDTH 1 PRESENT 1} RREADY {WIDTH 1",
              "PRESENT 1} WVALID {WIDTH 1 PRESENT 1} WREADY {WIDTH 1 PRESENT 1} AWID {WIDTH 0 PRESENT 0} AWADDR {WIDTH 36 PRESENT 1} AWLEN {WIDTH 8 PRESENT 1} AWSIZE {WIDTH 3 PRESENT 1} AWBURST {WIDTH 2 PRESENT 0}",
              "AWLOCK {WIDTH 1 PRESENT 0} AWCACHE {WIDTH 4 PRESENT 1} AWPROT {WIDTH 3 PRESENT 1} AWREGION {WIDTH 4 PRESENT 0} AWQOS {WIDTH 4 PRESENT 0} AWUSER {WIDTH 0 PRESENT 0} WID {WIDTH 0 PRESENT 0} WDATA {WIDTH",
              "32 PRESENT 1} WSTRB {WIDTH 4 PRESENT 1} WLAST {WIDTH 1 PRESENT 1} WUSER {WIDTH 0 PRESENT 0} BID {WIDTH 0 PRESENT 0} BRESP {WIDTH 2 PRESENT 1} BUSER {WIDTH 0 PRESENT 0} ARID {WIDTH 0 PRESENT 0} ARADDR",
              "{WIDTH 36 PRESENT 1} ARLEN {WIDTH 8 PRESENT 1} ARSIZE {WIDTH 3 PRESENT 1} ARBURST {WIDTH 2 PRESENT 0} ARLOCK {WIDTH 1 PRESENT 0} ARCACHE {WIDTH 4 PRESENT 1} ARPROT {WIDTH 3 PRESENT 1} ARREGION {WIDTH",
              "4 PRESENT 0} ARQOS {WIDTH 4 PRESENT 0} ARUSER {WIDTH 0 PRESENT 0} RID {WIDTH 0 PRESENT 0} RDATA {WIDTH 32 PRESENT 1} RRESP {WIDTH 2 PRESENT 0} RLAST {WIDTH 1 PRESENT 1} RUSER {WIDTH 0 PRESENT 0}}}",
              "axi_data2 {ID 8 VLNV xilinx.com:interface:aximm_rtl:1.0 PROTOCOL AXI4 SIGNALS {ARVALID {WIDTH 1 PRESENT 1} ARREADY {WIDTH 1 PRESENT 1} AWVALID {WIDTH 1 PRESENT 1} AWREADY {WIDTH 1 PRESENT 1} BVALID",
              "{WIDTH 1 PRESENT 1} BREADY {WIDTH 1 PRESENT 1} RVALID {WIDTH 1 PRESENT 1} RREADY {WIDTH 1 PRESENT 1} WVALID {WIDTH 1 PRESENT 1} WREADY {WIDTH 1 PRESENT 1} AWID {WIDTH 0 PRESENT 0} AWADDR {WIDTH 36",
              "PRESENT 1} AWLEN {WIDTH 8 PRESENT 1} AWSIZE {WIDTH 3 PRESENT 1} AWBURST {WIDTH 2 PRESENT 0} AWLOCK {WIDTH 1 PRESENT 0} AWCACHE {WIDTH 4 PRESENT 1} AWPROT {WIDTH 3 PRESENT 1} AWREGION {WIDTH 4 PRESENT",
              "0} AWQOS {WIDTH 4 PRESENT 0} AWUSER {WIDTH 0 PRESENT 0} WID {WIDTH 0 PRESENT 0} WDATA {WIDTH 32 PRESENT 1} WSTRB {WIDTH 4 PRESENT 1} WLAST {WIDTH 1 PRESENT 1} WUSER {WIDTH 0 PRESENT 0} BID {WIDTH 0",
              "PRESENT 0} BRESP {WIDTH 2 PRESENT 1} BUSER {WIDTH 0 PRESENT 0} ARID {WIDTH 0 PRESENT 0} ARADDR {WIDTH 36 PRESENT 1} ARLEN {WIDTH 8 PRESENT 1} ARSIZE {WIDTH 3 PRESENT 1} ARBURST {WIDTH 2 PRESENT 0}",
              "ARLOCK {WIDTH 1 PRESENT 0} ARCACHE {WIDTH 4 PRESENT 1} ARPROT {WIDTH 3 PRESENT 1} ARREGION {WIDTH 4 PRESENT 0} ARQOS {WIDTH 4 PRESENT 0} ARUSER {WIDTH 0 PRESENT 0} RID {WIDTH 0 PRESENT 0} RDATA {WIDTH",
              "32 PRESENT 1} RRESP {WIDTH 2 PRESENT 0} RLAST {WIDTH 1 PRESENT 1} RUSER {WIDTH 0 PRESENT 0}}}",
              "}",
              "HAS_AXI_LITE 1",
              "HAS_SIGNAL_CONTROL 0"
            ]
          },
          "GUI_INTERFACE_NAME": {
            "value": "axi_data"
          },
          "GUI_INTERFACE_PROTOCOL": {
            "value": "axi4"
          },
          "GUI_SELECT_CDC_STAGES": {
            "value": "0"
          },
          "GUI_SELECT_INTERFACE": {
            "value": "0"
          },
          "GUI_SELECT_MODE": {
            "value": "master"
          },
          "GUI_SELECT_VLNV": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "GUI_SIGNAL_MANAGEMENT_0": {
            "value": "auto"
          }
        },
        "interface_ports": {
          "s_axi_data": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "rp_axi_data": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "s_axi_data",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "s_axi_data"
            ]
          },
          "s_s_axi_ctrl": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "rp_s_axi_ctrl",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "rp_s_axi_ctrl"
            ]
          },
          "rp_s_axi_ctrl": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "s_axi_data1": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "rp_axi_data1": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "s_axi_data1",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "s_axi_data1"
            ]
          },
          "s_axi_data2": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "rp_axi_data2": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "s_axi_data2",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "s_axi_data2"
            ]
          },
          "s_axi_reg": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "s_axi_reg"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_reg": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "axi_clock_converter_1": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "ip_revision": "35",
        "xci_name": "design_top_axi_clock_converter_1_0",
        "xci_path": "ip/design_top_axi_clock_converter_1_0/design_top_axi_clock_converter_1_0.xci",
        "inst_hier_path": "axi_clock_converter_1",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          },
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "ip_revision": "8",
        "xci_name": "design_top_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/design_top_zynq_ultra_ps_e_0_0/design_top_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_12_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_14_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_15_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_16_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_17_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_18_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_18_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_19_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_19_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_20_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_21_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_24_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_25_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_27_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_27_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_28_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_28_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_28_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_29_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_29_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_30_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_30_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_30_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_32_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_32_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_33_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_33_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_34_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_34_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_51_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_64_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_66_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_67_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_68_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_69_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_6_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_70_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_70_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_71_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_72_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_73_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_74_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_75_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_7_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_8_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0",
              "MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#I2C 1#I2C 1#PMU GPI 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PMU GPI 5#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PMU GPO 3#UART 1#UART 1#Gem 1#Gem 1#Gem",
              "1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#MDIO 1#MDIO 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB",
              "1#USB 1#USB 1#USB0 Reset#USB1 Reset"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#gpio0[13]#gpio0[14]#gpio0[15]#gpio0[16]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#scl_out#sda_out#gpi[0]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpi[5]#gpio1[32]#gpio1[33]#gpio1[34]#gpo[3]#txd#rxd#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem1_mdc#gem1_mdio_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#reset#reset"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1199.988037"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__AFI1_COHERENCY": {
            "value": "0"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.320068"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.240002"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.664001"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.970032"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.333"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "25"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "59.999401"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ": {
            "value": "60"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "25"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "16"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "Components"
          },
          "PSU__DDRC__CWL": {
            "value": "16"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400R"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "16"
          },
          "PSU__DDRC__T_RP": {
            "value": "16"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DEVICE_TYPE": {
            "value": "EV"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DLL__ISUSED": {
            "value": "0"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__GRP_MDIO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__PERIPHERAL__IO": {
            "value": "GT Lane0"
          },
          "PSU__ENET0__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET1__GRP_MDIO__IO": {
            "value": "MIO 50 .. 51"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET1__PERIPHERAL__IO": {
            "value": "MIO 38 .. 49"
          },
          "PSU__ENET1__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET2__GRP_MDIO__IO": {
            "value": "EMIO"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET2__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__ENET2__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "EMIO"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "1"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM0_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM0__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__GEM0__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__GEM1_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM2_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM2_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "1"
          },
          "PSU__GEM__TSU__IO": {
            "value": "EMIO"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "6"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "6"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[93:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "1"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "1"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CSUPMU_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT1_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT2_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT2__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SPI1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB2_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB2_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "2"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK2_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK3_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI0__IO": {
            "value": "MIO 26"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI5__IO": {
            "value": "MIO 31"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": [
              "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
            ]
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": [
              "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure",
              "Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write;",
              "subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
            ]
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;1|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;1|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;1|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;1|GEM1:NonSecure;1|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;1|LPD;GEM1;FF0C0000;FF0CFFFF;1|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU|Secure Subsystem:"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "0"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP3__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP4__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP5__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__SD0__CLK_100_SDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__CLK_100_SDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD1__CLK_200_SDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD1__CLK_50_DDR_ITAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD1__CLK_50_DDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__GRP_SS0__IO": {
            "value": "MIO 9"
          },
          "PSU__SPI1__GRP_SS1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__PERIPHERAL__IO": {
            "value": "MIO 6 .. 11"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__IO": {
            "value": "EMIO"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 36 .. 37"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB0__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__RESET__IO": {
            "value": "MIO 76"
          },
          "PSU__USB1_COHERENCY": {
            "value": "0"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB1__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__USB1__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB1__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__USB1__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__USB1__RESET__IO": {
            "value": "MIO 77"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_1__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB3_1__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_1__PERIPHERAL__IO": {
            "value": "GT Lane3"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Separate MIO Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE_DIFF_RW_CLK_GP0": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP1": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP2": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP3": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP4": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP5": {
            "value": "0"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "preset": {
            "value": "None"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM1_FPD": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HPC0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP0"
          },
          "S_AXI_HPC1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP1"
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          },
          "S_AXI_HP1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP3"
          },
          "S_AXI_HP2_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP4"
          },
          "S_AXI_HP3_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP5"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "64",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "ilconstant_three": {
        "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0",
        "parameters": {
          "CONST_VAL": {
            "value": "0b11"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "ilslice_gem2_reset": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "6"
          }
        }
      },
      "ilslice_gem3_reset": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "6"
          }
        }
      },
      "ilconcat_0": {
        "vlnv": "xilinx.com:inline_hdl:ilconcat:1.0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN1_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN2_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN3_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN4_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN5_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "NUM_PORTS": {
            "value": "6"
          }
        }
      },
      "smartconnect_hp0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "design_top_smartconnect_hpm0_fpd_1",
        "xci_path": "ip/design_top_smartconnect_hpm0_fpd_1/design_top_smartconnect_hpm0_fpd_1.xci",
        "inst_hier_path": "smartconnect_hp0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "axi_clock_converter_3": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "ip_revision": "35",
        "xci_name": "design_top_axi_clock_converter_0_2",
        "xci_path": "ip/design_top_axi_clock_converter_0_2/design_top_axi_clock_converter_0_2.xci",
        "inst_hier_path": "axi_clock_converter_3",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          },
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "vcu_0": {
        "vlnv": "xilinx.com:ip:vcu:1.2",
        "ip_revision": "11",
        "xci_name": "design_top_vcu_0_0",
        "xci_path": "ip/design_top_vcu_0_0/design_top_vcu_0_0.xci",
        "inst_hier_path": "vcu_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CORE_CLK": {
            "value": "667"
          },
          "ENC_VIDEO_STANDARD": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_ENC0": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "EncData0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          },
          "M_AXI_ENC1": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "EncData1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          },
          "M_AXI_DEC0": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "DecData0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          },
          "M_AXI_DEC1": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "DecData1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          },
          "M_AXI_MCU": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Code",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x07FFFFFFFFFF",
              "width": "44"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Code": {
              "range": "16T",
              "width": "64",
              "local_memory_map": {
                "name": "Code",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_MCU": {
                    "name": "M_AXI_MCU",
                    "display_name": "M_AXI_MCU",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "DecData0": {
              "range": "16T",
              "width": "64",
              "local_memory_map": {
                "name": "DecData0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_DEC0": {
                    "name": "M_AXI_DEC0",
                    "display_name": "M_AXI_DEC0",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "DecData1": {
              "range": "16T",
              "width": "64",
              "local_memory_map": {
                "name": "DecData1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_DEC1": {
                    "name": "M_AXI_DEC1",
                    "display_name": "M_AXI_DEC1",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "EncData0": {
              "range": "16T",
              "width": "64",
              "local_memory_map": {
                "name": "EncData0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_ENC0": {
                    "name": "M_AXI_ENC0",
                    "display_name": "M_AXI_ENC0",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            },
            "EncData1": {
              "range": "16T",
              "width": "64",
              "local_memory_map": {
                "name": "EncData1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_ENC1": {
                    "name": "M_AXI_ENC1",
                    "display_name": "M_AXI_ENC1",
                    "base_address": "0x00000000",
                    "range": "8T",
                    "width": "43",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "smartconnect_vcu_enc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "design_top_smartconnect_1_1",
        "xci_path": "ip/design_top_smartconnect_1_1/design_top_smartconnect_1_1.xci",
        "inst_hier_path": "smartconnect_vcu_enc",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "smartconnect_vcu_enc1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "design_top_smartconnect_vcu_enc_0",
        "xci_path": "ip/design_top_smartconnect_vcu_enc_0/design_top_smartconnect_vcu_enc_0.xci",
        "inst_hier_path": "smartconnect_vcu_enc1",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "ilslice_vcu_resetn": {
        "vlnv": "xilinx.com:inline_hdl:ilslice:1.0",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "6"
          }
        }
      },
      "clk_reset_gen": {
        "ports": {
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "O"
          },
          "locked": {
            "direction": "O"
          },
          "BUFGCE_O1": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_out375M": {
            "type": "clk",
            "direction": "O"
          },
          "resetn1": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "som240_1_connector_hpa_clk0p_clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk_out25M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out125M": {
            "type": "clk",
            "direction": "O"
          },
          "som240_2_connector_hpb_clk0p_clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk_out_250M": {
            "type": "clk",
            "direction": "O"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "interconnect_aresetn3": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "locked1": {
            "direction": "O"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ext_reset_in1": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_out_300M": {
            "type": "clk",
            "direction": "O"
          },
          "clk_out_300M_rp": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "proc_sys_reset_fpd": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "17",
            "xci_name": "design_top_proc_sys_reset_0_0",
            "xci_path": "ip/design_top_proc_sys_reset_0_0/design_top_proc_sys_reset_0_0.xci",
            "inst_hier_path": "clk_reset_gen/proc_sys_reset_fpd",
            "has_run_ip_tcl": "true"
          },
          "ilconstant_zero": {
            "vlnv": "xilinx.com:inline_hdl:ilconstant:1.0"
          },
          "clk_wiz_4": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "17",
            "xci_name": "design_top_clk_wiz_4_0",
            "xci_path": "ip/design_top_clk_wiz_4_0/design_top_clk_wiz_4_0.xci",
            "inst_hier_path": "clk_reset_gen/clk_wiz_4",
            "has_run_ip_tcl": "true",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "100.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "No_buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "151.652"
              },
              "CLKOUT1_MATCHED_ROUTING": {
                "value": "false"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "114.212"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "80"
              },
              "CLKOUT1_USED": {
                "value": "true"
              },
              "CLKOUT2_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT2_JITTER": {
                "value": "72.682"
              },
              "CLKOUT2_MATCHED_ROUTING": {
                "value": "false"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "79.592"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT2_USED": {
                "value": "false"
              },
              "CLKOUT3_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT4_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT5_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT6_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT7_DRIVES": {
                "value": "Buffer"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_ONCHIP"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "10"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "1"
              },
              "MMCM_COMPENSATION": {
                "value": "AUTO"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "1"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "PLL_CLKIN_PERIOD": {
                "value": "10.000"
              },
              "PRIMITIVE": {
                "value": "PLL"
              },
              "PRIM_SOURCE": {
                "value": "Global_buffer"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              }
            }
          },
          "bufgce_div_2_5M": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "9",
            "xci_name": "design_top_util_ds_buf_0_2",
            "xci_path": "ip/design_top_util_ds_buf_0_2/design_top_util_ds_buf_0_2.xci",
            "inst_hier_path": "clk_reset_gen/bufgce_div_2_5M",
            "has_run_ip_tcl": "true",
            "parameters": {
              "C_BUFGCE_DIV": {
                "value": "8"
              },
              "C_BUF_TYPE": {
                "value": "BUFGCE_DIV"
              }
            }
          },
          "proc_sys_reset_375M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "17",
            "xci_name": "design_top_proc_sys_reset_0_1",
            "xci_path": "ip/design_top_proc_sys_reset_0_1/design_top_proc_sys_reset_0_1.xci",
            "inst_hier_path": "clk_reset_gen/proc_sys_reset_375M",
            "has_run_ip_tcl": "true"
          },
          "proc_sys_reset_rp": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "17",
            "xci_name": "design_top_proc_sys_reset_fpd_1",
            "xci_path": "ip/design_top_proc_sys_reset_fpd_1/design_top_proc_sys_reset_fpd_1.xci",
            "inst_hier_path": "clk_reset_gen/proc_sys_reset_rp",
            "has_run_ip_tcl": "true"
          },
          "proc_sys_reset_80M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "17",
            "xci_name": "design_top_proc_sys_reset_0_5",
            "xci_path": "ip/design_top_proc_sys_reset_0_5/design_top_proc_sys_reset_0_5.xci",
            "inst_hier_path": "clk_reset_gen/proc_sys_reset_80M",
            "has_run_ip_tcl": "true"
          },
          "clk_wiz_hpa": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "17",
            "xci_name": "design_top_clk_wiz_0_0",
            "xci_path": "ip/design_top_clk_wiz_0_0/design_top_clk_wiz_0_0.xci",
            "inst_hier_path": "clk_reset_gen/clk_wiz_hpa",
            "has_run_ip_tcl": "true",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "400.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "No_buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "183.353"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "20.000"
              },
              "CLKOUT2_JITTER": {
                "value": "178.591"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "25.0000"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "148.988"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "125.000"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_JITTER": {
                "value": "132.992"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "375.000"
              },
              "CLKOUT4_USED": {
                "value": "true"
              },
              "CLKOUT5_JITTER": {
                "value": "164.861"
              },
              "CLKOUT5_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT5_REQUESTED_OUT_FREQ": {
                "value": "50.000"
              },
              "CLKOUT5_USED": {
                "value": "true"
              },
              "CLKOUT6_JITTER": {
                "value": "138.537"
              },
              "CLKOUT6_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT6_REQUESTED_OUT_FREQ": {
                "value": "250.000"
              },
              "CLKOUT6_USED": {
                "value": "true"
              },
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "som240_1_connector_hpa_clk0p_clk"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_out20M_unbuf"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_out25M"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_out125M"
              },
              "CLK_OUT4_PORT": {
                "value": "clk_out375M"
              },
              "CLK_OUT5_PORT": {
                "value": "clk_out50M"
              },
              "CLK_OUT6_PORT": {
                "value": "clk_out250M"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_ONCHIP"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "60.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "40.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "75.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "60"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "12"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "4"
              },
              "MMCM_CLKOUT4_DIVIDE": {
                "value": "30"
              },
              "MMCM_CLKOUT5_DIVIDE": {
                "value": "6"
              },
              "NUM_OUT_CLKS": {
                "value": "6"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "clk_wiz_hpb": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "17",
            "xci_name": "design_top_clk_wiz_0",
            "xci_path": "ip/design_top_clk_wiz_0/design_top_clk_wiz_0.xci",
            "inst_hier_path": "clk_reset_gen/clk_wiz_hpb",
            "has_run_ip_tcl": "true",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "400.0"
              },
              "CLKIN2_JITTER_PS": {
                "value": "400.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "138.537"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "250"
              },
              "CLKOUT2_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT2_JITTER": {
                "value": "152.629"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "100"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "148.988"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "125"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_JITTER": {
                "value": "146.115"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "150"
              },
              "CLKOUT4_USED": {
                "value": "true"
              },
              "CLKOUT5_JITTER": {
                "value": "164.861"
              },
              "CLKOUT5_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT5_REQUESTED_OUT_FREQ": {
                "value": "50"
              },
              "CLKOUT5_USED": {
                "value": "true"
              },
              "CLKOUT6_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT6_JITTER": {
                "value": "135.994"
              },
              "CLKOUT6_MATCHED_ROUTING": {
                "value": "true"
              },
              "CLKOUT6_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT6_REQUESTED_OUT_FREQ": {
                "value": "300"
              },
              "CLKOUT6_USED": {
                "value": "true"
              },
              "CLKOUT7_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT7_JITTER": {
                "value": "135.994"
              },
              "CLKOUT7_MATCHED_ROUTING": {
                "value": "true"
              },
              "CLKOUT7_PHASE_ERROR": {
                "value": "222.521"
              },
              "CLKOUT7_REQUESTED_OUT_FREQ": {
                "value": "300"
              },
              "CLKOUT7_USED": {
                "value": "true"
              },
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "som240_2_connector_hpb_clk0p_clk"
              },
              "CLK_IN2_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_out_250M"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_out_100M"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_out_125M"
              },
              "CLK_OUT4_PORT": {
                "value": "clk_out_150M"
              },
              "CLK_OUT5_PORT": {
                "value": "clk_out_50M"
              },
              "CLK_OUT6_PORT": {
                "value": "clk_out_300M"
              },
              "CLK_OUT7_PORT": {
                "value": "clk_out_300M_rp"
              },
              "ENABLE_CDDC": {
                "value": "false"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "60.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "40.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "6.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "15"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "12"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "10"
              },
              "MMCM_CLKOUT4_DIVIDE": {
                "value": "30"
              },
              "MMCM_CLKOUT5_DIVIDE": {
                "value": "5"
              },
              "MMCM_CLKOUT6_DIVIDE": {
                "value": "5"
              },
              "NUM_OUT_CLKS": {
                "value": "7"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "SECONDARY_IN_FREQ": {
                "value": "100.000"
              },
              "SECONDARY_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              },
              "USE_INCLK_SWITCHOVER": {
                "value": "false"
              }
            }
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "17",
            "xci_name": "design_top_proc_sys_reset_1_0",
            "xci_path": "ip/design_top_proc_sys_reset_1_0/design_top_proc_sys_reset_1_0.xci",
            "inst_hier_path": "clk_reset_gen/proc_sys_reset_1",
            "has_run_ip_tcl": "true"
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "proc_sys_reset_375M/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "Net1": {
            "ports": [
              "proc_sys_reset_rp/interconnect_aresetn",
              "interconnect_aresetn1"
            ]
          },
          "Net3": {
            "ports": [
              "slowest_sync_clk1",
              "proc_sys_reset_1/slowest_sync_clk"
            ]
          },
          "Net4": {
            "ports": [
              "proc_sys_reset_1/interconnect_aresetn",
              "interconnect_aresetn3"
            ]
          },
          "bufgce_div_2_5M_BUFGCE_O": {
            "ports": [
              "bufgce_div_2_5M/BUFGCE_O",
              "BUFGCE_O1"
            ]
          },
          "clk_wiz_4_clk_out1": {
            "ports": [
              "clk_wiz_4/clk_out1",
              "slowest_sync_clk",
              "proc_sys_reset_80M/slowest_sync_clk"
            ]
          },
          "clk_wiz_4_locked": {
            "ports": [
              "clk_wiz_4/locked",
              "proc_sys_reset_80M/dcm_locked"
            ]
          },
          "clk_wiz_clk_out_250M": {
            "ports": [
              "clk_wiz_hpb/clk_out_250M",
              "clk_out_250M"
            ]
          },
          "clk_wiz_hpa_clk_out125M": {
            "ports": [
              "clk_wiz_hpa/clk_out125M",
              "clk_out125M"
            ]
          },
          "clk_wiz_hpa_clk_out20M_unbuf": {
            "ports": [
              "clk_wiz_hpa/clk_out20M_unbuf",
              "bufgce_div_2_5M/BUFGCE_I"
            ]
          },
          "clk_wiz_hpa_clk_out25M": {
            "ports": [
              "clk_wiz_hpa/clk_out25M",
              "clk_out25M"
            ]
          },
          "clk_wiz_hpa_clk_out375M": {
            "ports": [
              "clk_wiz_hpa/clk_out375M",
              "clk_out375M",
              "proc_sys_reset_375M/slowest_sync_clk"
            ]
          },
          "clk_wiz_hpa_locked": {
            "ports": [
              "clk_wiz_hpa/locked",
              "locked",
              "proc_sys_reset_375M/dcm_locked",
              "bufgce_div_2_5M/BUFGCE_CE"
            ]
          },
          "clk_wiz_hpb_clk_out_100M": {
            "ports": [
              "clk_wiz_hpb/clk_out_100M",
              "clk_wiz_4/clk_in1"
            ]
          },
          "clk_wiz_hpb_clk_out_300M": {
            "ports": [
              "clk_wiz_hpb/clk_out_300M",
              "proc_sys_reset_fpd/slowest_sync_clk",
              "clk_out_300M"
            ]
          },
          "clk_wiz_hpb_clk_out_300M_rp": {
            "ports": [
              "clk_wiz_hpb/clk_out_300M_rp",
              "proc_sys_reset_rp/slowest_sync_clk",
              "clk_out_300M_rp"
            ]
          },
          "clk_wiz_hpb_locked": {
            "ports": [
              "clk_wiz_hpb/locked",
              "proc_sys_reset_rp/dcm_locked",
              "locked1",
              "proc_sys_reset_fpd/dcm_locked"
            ]
          },
          "ext_reset_in1_1": {
            "ports": [
              "ext_reset_in1",
              "proc_sys_reset_rp/ext_reset_in"
            ]
          },
          "ilconstant_zero_dout": {
            "ports": [
              "ilconstant_zero/dout",
              "bufgce_div_2_5M/BUFGCE_CLR"
            ]
          },
          "mpsoc_pl_resetn1": {
            "ports": [
              "resetn1",
              "clk_wiz_hpa/resetn",
              "proc_sys_reset_375M/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_80M/interconnect_aresetn",
              "interconnect_aresetn2"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_1/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "proc_sys_reset_fpd_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_fpd/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "proc_sys_reset_fpd_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_fpd/peripheral_aresetn",
              "peripheral_aresetn1"
            ]
          },
          "som240_1_connector_hpa_clk0p_clk_1": {
            "ports": [
              "som240_1_connector_hpa_clk0p_clk",
              "clk_wiz_hpa/clk_in1"
            ]
          },
          "som240_2_connector_hpb_clk0p_clk_1": {
            "ports": [
              "som240_2_connector_hpb_clk0p_clk",
              "clk_wiz_hpb/clk_in1"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "resetn",
              "clk_wiz_hpb/resetn",
              "clk_wiz_4/resetn",
              "proc_sys_reset_80M/ext_reset_in",
              "proc_sys_reset_1/ext_reset_in",
              "proc_sys_reset_fpd/ext_reset_in"
            ]
          }
        }
      },
      "debug_bridge_0": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "ip_revision": "15",
        "xci_name": "design_top_debug_bridge_0_0",
        "xci_path": "ip/design_top_debug_bridge_0_0/design_top_debug_bridge_0_0.xci",
        "inst_hier_path": "debug_bridge_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_DEBUG_MODE": {
            "value": "7"
          },
          "C_DESIGN_TYPE": {
            "value": "0"
          },
          "C_NUM_BS_MASTER": {
            "value": "2"
          }
        },
        "interface_ports": {
          "m0_bscan": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          },
          "m1_bscan": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        }
      },
      "debug_bridge_1": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "ip_revision": "15",
        "xci_name": "design_top_debug_bridge_1_0",
        "xci_path": "ip/design_top_debug_bridge_1_0/design_top_debug_bridge_1_0.xci",
        "inst_hier_path": "debug_bridge_1",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "S_BSCAN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        }
      },
      "ilconcat_1": {
        "vlnv": "xilinx.com:inline_hdl:ilconcat:1.0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          },
          "IN1_WIDTH": {
            "value": "1",
            "value_src": "propagated",
            "value_mode": "auto"
          }
        }
      },
      "smartconnect_hpm0_fpd": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "design_top_smartconnect_0_0",
        "xci_path": "ip/design_top_smartconnect_0_0/design_top_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_hpm0_fpd",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_top_proc_sys_reset_0_6",
        "xci_path": "ip/design_top_proc_sys_reset_0_6/design_top_proc_sys_reset_0_6.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "has_run_ip_tcl": "true"
      },
      "smartconnect_hpm1_fpd": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "design_top_smartconnect_hpm0_fpd_2",
        "xci_path": "ip/design_top_smartconnect_hpm0_fpd_2/design_top_smartconnect_hpm0_fpd_2.xci",
        "inst_hier_path": "smartconnect_hpm1_fpd",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI:M01_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "axi_clock_converter_2": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "ip_revision": "35",
        "xci_name": "design_top_axi_clock_converter_1_1",
        "xci_path": "ip/design_top_axi_clock_converter_1_1/design_top_axi_clock_converter_1_1.xci",
        "inst_hier_path": "axi_clock_converter_2",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          },
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "axi_clock_converter_4": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "ip_revision": "35",
        "xci_name": "design_top_axi_clock_converter_1_2",
        "xci_path": "ip/design_top_axi_clock_converter_1_2/design_top_axi_clock_converter_1_2.xci",
        "inst_hier_path": "axi_clock_converter_4",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          },
          "M_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "smartconnect_hpc1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "design_top_smartconnect_hp0_0",
        "xci_path": "ip/design_top_smartconnect_hp0_0/design_top_smartconnect_hp0_0.xci",
        "inst_hier_path": "smartconnect_hpc1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "smartconnect_hpc0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "28",
        "xci_name": "design_top_smartconnect_hp0_1",
        "xci_path": "ip/design_top_smartconnect_hp0_1/design_top_smartconnect_hp0_1.xci",
        "inst_hier_path": "smartconnect_hpc0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "VitisRegion": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "VitisRegion.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "VitisRegion.bd"
          },
          "ENABLE_DFX": {
            "value": "true"
          },
          "LIST_SIM_BD": {
            "value": "VitisRegion.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "VitisRegion.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "true"
          },
          "TRAINING_MODULE": {
            "value": "VitisRegion.bd",
            "value_src": "auto"
          }
        },
        "interface_ports": {
          "M_AXI_GMEM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "36",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "design_top_clk_wiz_0_clk_out_250M",
                "value_src": "ip_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "strong"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              }
            },
            "base_address": {
              "minimum": "0x20000000",
              "maximum": "0x3FFFFFFF",
              "width": "36"
            },
            "apertures": {
              "aperture_0": {
                "offset": "0x20000000",
                "range": "512M"
              }
            },
            "hdl_attributes": {
              "LOCKED": {
                "value": "TRUE"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_GMEM_awaddr",
                "direction": "O",
                "left": "35",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_GMEM_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_GMEM_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_GMEM_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_GMEM_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "M_AXI_GMEM_awready",
                "direction": "I"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_GMEM_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_GMEM_awvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "M_AXI_GMEM_bready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "M_AXI_GMEM_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_GMEM_bvalid",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_GMEM_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_GMEM_wlast",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_GMEM_wready",
                "direction": "I"
              },
              "WSTRB": {
                "physical_name": "M_AXI_GMEM_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_GMEM_wvalid",
                "direction": "O"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_GMEM_awlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_GMEM_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_GMEM_araddr",
                "direction": "O",
                "left": "35",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_GMEM_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_GMEM_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_GMEM_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_GMEM_arlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_GMEM_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_GMEM_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "M_AXI_GMEM_arready",
                "direction": "I"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_GMEM_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_GMEM_arvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "M_AXI_GMEM_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_GMEM_rlast",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_GMEM_rready",
                "direction": "O"
              },
              "RRESP": {
                "physical_name": "M_AXI_GMEM_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_GMEM_rvalid",
                "direction": "I"
              }
            }
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "design_top_clk_wiz_0_clk_out_250M",
                "value_src": "ip_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              }
            },
            "apertures": {
              "aperture_0": {
                "offset": "0xB0000000",
                "range": "128M"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "hdl_attributes": {
              "LOCKED": {
                "value": "TRUE"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_CTRL_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_CTRL_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_CTRL_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_CTRL_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_CTRL_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_CTRL_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_CTRL_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_CTRL_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_CTRL_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_CTRL_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_CTRL_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_CTRL_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_CTRL_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_CTRL_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_CTRL_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_CTRL_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_CTRL_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_CTRL_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_CTRL_rready",
                "direction": "I"
              }
            }
          },
          "M_AXI_GMEM1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "36",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "design_top_clk_wiz_0_clk_out_250M",
                "value_src": "ip_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "strong"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              }
            },
            "base_address": {
              "minimum": "0x20000000",
              "maximum": "0x3FFFFFFF",
              "width": "36"
            },
            "apertures": {
              "aperture_0": {
                "offset": "0x20000000",
                "range": "512M"
              }
            },
            "hdl_attributes": {
              "LOCKED": {
                "value": "TRUE"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_GMEM1_awaddr",
                "direction": "O",
                "left": "35",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_GMEM1_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_GMEM1_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_GMEM1_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_GMEM1_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "M_AXI_GMEM1_awready",
                "direction": "I"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_GMEM1_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_GMEM1_awvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "M_AXI_GMEM1_bready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "M_AXI_GMEM1_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_GMEM1_bvalid",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_GMEM1_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_GMEM1_wlast",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_GMEM1_wready",
                "direction": "I"
              },
              "WSTRB": {
                "physical_name": "M_AXI_GMEM1_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_GMEM1_wvalid",
                "direction": "O"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_GMEM1_awlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_GMEM1_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_GMEM1_araddr",
                "direction": "O",
                "left": "35",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_GMEM1_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_GMEM1_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_GMEM1_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_GMEM1_arlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_GMEM1_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_GMEM1_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "M_AXI_GMEM1_arready",
                "direction": "I"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_GMEM1_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_GMEM1_arvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "M_AXI_GMEM1_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_GMEM1_rlast",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_GMEM1_rready",
                "direction": "O"
              },
              "RRESP": {
                "physical_name": "M_AXI_GMEM1_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_GMEM1_rvalid",
                "direction": "I"
              }
            }
          },
          "M_AXI_GMEM2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "36",
                "value_src": "strong"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "design_top_clk_wiz_0_clk_out_250M",
                "value_src": "ip_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "strong"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "strong"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "strong"
              }
            },
            "base_address": {
              "minimum": "0x20000000",
              "maximum": "0x3FFFFFFF",
              "width": "36"
            },
            "apertures": {
              "aperture_0": {
                "offset": "0x20000000",
                "range": "512M"
              }
            },
            "hdl_attributes": {
              "LOCKED": {
                "value": "TRUE"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_GMEM2_awaddr",
                "direction": "O",
                "left": "35",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_GMEM2_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_GMEM2_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_GMEM2_awlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_GMEM2_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "M_AXI_GMEM2_awready",
                "direction": "I"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_GMEM2_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_GMEM2_awvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "M_AXI_GMEM2_bready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "M_AXI_GMEM2_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_GMEM2_bvalid",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_GMEM2_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_GMEM2_wlast",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_GMEM2_wready",
                "direction": "I"
              },
              "WSTRB": {
                "physical_name": "M_AXI_GMEM2_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_GMEM2_wvalid",
                "direction": "O"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_GMEM2_awlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_GMEM2_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_GMEM2_araddr",
                "direction": "O",
                "left": "35",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_GMEM2_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_GMEM2_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_GMEM2_arlen",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_GMEM2_arlock",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_GMEM2_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_GMEM2_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "M_AXI_GMEM2_arready",
                "direction": "I"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_GMEM2_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_GMEM2_arvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "M_AXI_GMEM2_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_GMEM2_rlast",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_GMEM2_rready",
                "direction": "O"
              },
              "RRESP": {
                "physical_name": "M_AXI_GMEM2_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_GMEM2_rvalid",
                "direction": "I"
              }
            }
          },
          "S_BSCAN_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0",
            "hdl_attributes": {
              "LOCKED": {
                "value": "FALSE",
                "value_src": "default"
              }
            },
            "port_maps": {
              "BSCANID_EN": {
                "physical_name": "S_BSCAN_0_bscanid_en",
                "direction": "I"
              },
              "CAPTURE": {
                "physical_name": "S_BSCAN_0_capture",
                "direction": "I"
              },
              "DRCK": {
                "physical_name": "S_BSCAN_0_drck",
                "direction": "I"
              },
              "RESET": {
                "physical_name": "S_BSCAN_0_reset",
                "direction": "I"
              },
              "RUNTEST": {
                "physical_name": "S_BSCAN_0_runtest",
                "direction": "I"
              },
              "SEL": {
                "physical_name": "S_BSCAN_0_sel",
                "direction": "I"
              },
              "SHIFT": {
                "physical_name": "S_BSCAN_0_shift",
                "direction": "I"
              },
              "TCK": {
                "physical_name": "S_BSCAN_0_tck",
                "direction": "I"
              },
              "TDI": {
                "physical_name": "S_BSCAN_0_tdi",
                "direction": "I"
              },
              "TDO": {
                "physical_name": "S_BSCAN_0_tdo",
                "direction": "O"
              },
              "TMS": {
                "physical_name": "S_BSCAN_0_tms",
                "direction": "I"
              },
              "UPDATE": {
                "physical_name": "S_BSCAN_0_update",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "ext_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "strong"
              }
            }
          },
          "ref_clk_300M": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI_GMEM:S_AXI_CTRL:M_AXI_GMEM1:M_AXI_GMEM2",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "ext_reset",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "design_top_clk_wiz_0_clk_out_250M",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "300000000",
                "value_src": "strong"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              }
            }
          },
          "sfp_led": {
            "type": "data",
            "direction": "O",
            "left": "1",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              }
            }
          },
          "user_led": {
            "type": "data",
            "direction": "O",
            "left": "1",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              }
            }
          },
          "ref_clk_80M": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ext_resetn_80M",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "design_top_clk_wiz_4_0_clk_out1",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "80000000",
                "value_src": "strong"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              }
            }
          },
          "ext_resetn_80M": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "strong"
              }
            }
          },
          "interrupt": {
            "direction": "O",
            "left": "7",
            "right": "0",
            "parameters": {
              "PortType": {
                "value": "intr",
                "value_src": "default"
              },
              "PortWidth": {
                "value": "8",
                "value_src": "default"
              },
              "SENSITIVITY": {
                "value": "NULL:NULL:NULL:NULL:NULL:NULL:NULL:LEVEL_HIGH",
                "value_src": "default"
              }
            }
          }
        },
        "post_compiled_compname": "VitisRegion_inst_0",
        "architecture": "zynquplus",
        "variant_info": {
          "VitisRegion.bd": {
            "scoped_diagram": "VitisRegion_inst_0.bd",
            "design_checksum": "0x26588BE7544CB1C3",
            "ref_name": "VitisRegion",
            "ref_subinst_path": "design_top_VitisRegion_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_CTRL_1": {
        "interface_ports": [
          "VitisRegion/S_AXI_CTRL",
          "dfx_decoupler_0/rp_s_axi_ctrl"
        ]
      },
      "S_BSCAN_0_1": {
        "interface_ports": [
          "VitisRegion/S_BSCAN_0",
          "debug_bridge_0/m0_bscan"
        ]
      },
      "VitisRegion_0_M_AXI_GMEM": {
        "interface_ports": [
          "VitisRegion/M_AXI_GMEM",
          "dfx_decoupler_0/rp_axi_data"
        ]
      },
      "VitisRegion_0_M_AXI_GMEM1": {
        "interface_ports": [
          "VitisRegion/M_AXI_GMEM1",
          "dfx_decoupler_0/rp_axi_data1"
        ]
      },
      "VitisRegion_0_M_AXI_GMEM2": {
        "interface_ports": [
          "VitisRegion/M_AXI_GMEM2",
          "dfx_decoupler_0/rp_axi_data2"
        ]
      },
      "axi_clock_converter_1_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_1/M_AXI",
          "smartconnect_hp0/S00_AXI"
        ]
      },
      "axi_clock_converter_2_M_AXI": {
        "interface_ports": [
          "smartconnect_hpc0/S00_AXI",
          "axi_clock_converter_2/M_AXI"
        ]
      },
      "axi_clock_converter_3_M_AXI": {
        "interface_ports": [
          "dfx_decoupler_0/s_s_axi_ctrl",
          "axi_clock_converter_3/M_AXI"
        ]
      },
      "axi_clock_converter_4_M_AXI": {
        "interface_ports": [
          "smartconnect_hpc1/S00_AXI",
          "axi_clock_converter_4/M_AXI"
        ]
      },
      "debug_bridge_0_m1_bscan": {
        "interface_ports": [
          "debug_bridge_1/S_BSCAN",
          "debug_bridge_0/m1_bscan"
        ]
      },
      "dfx_decoupler_0_s_axi_data": {
        "interface_ports": [
          "dfx_decoupler_0/s_axi_data",
          "axi_clock_converter_1/S_AXI"
        ]
      },
      "dfx_decoupler_0_s_axi_data1": {
        "interface_ports": [
          "axi_clock_converter_2/S_AXI",
          "dfx_decoupler_0/s_axi_data1"
        ]
      },
      "dfx_decoupler_0_s_axi_data2": {
        "interface_ports": [
          "axi_clock_converter_4/S_AXI",
          "dfx_decoupler_0/s_axi_data2"
        ]
      },
      "gmii_to_rgmii_gem2_MDIO_PHY": {
        "interface_ports": [
          "som240_1_connector_pl_gem2_rgmii_mdio_mdc",
          "rgmii/som240_1_connector_pl_gem2_rgmii_mdio_mdc"
        ]
      },
      "gmii_to_rgmii_gem2_RGMII": {
        "interface_ports": [
          "som240_1_connector_pl_gem2_rgmii",
          "rgmii/som240_1_connector_pl_gem2_rgmii"
        ]
      },
      "gmii_to_rgmii_gem3_MDIO_PHY": {
        "interface_ports": [
          "som240_2_connector_pl_gem3_rgmii_mdio_mdc",
          "rgmii/som240_2_connector_pl_gem3_rgmii_mdio_mdc"
        ]
      },
      "gmii_to_rgmii_gem3_RGMII": {
        "interface_ports": [
          "som240_2_connector_pl_gem3_rgmii",
          "rgmii/som240_2_connector_pl_gem3_rgmii"
        ]
      },
      "mpsoc_GMII_ENET2": {
        "interface_ports": [
          "rgmii/GMII",
          "zynq_ultra_ps_e_0/GMII_ENET2"
        ]
      },
      "mpsoc_GMII_ENET3": {
        "interface_ports": [
          "rgmii/GMII1",
          "zynq_ultra_ps_e_0/GMII_ENET3"
        ]
      },
      "mpsoc_MDIO_ENET3": {
        "interface_ports": [
          "rgmii/MDIO_GEM1",
          "zynq_ultra_ps_e_0/MDIO_ENET3"
        ]
      },
      "mpsoc_MDIO_ENET4": {
        "interface_ports": [
          "rgmii/MDIO_GEM",
          "zynq_ultra_ps_e_0/MDIO_ENET2"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_hpm0_fpd/M00_AXI",
          "vcu_0/S_AXI_LITE"
        ]
      },
      "smartconnect_hp0_M00_AXI": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/S_AXI_HP0_FPD",
          "smartconnect_hp0/M00_AXI"
        ]
      },
      "smartconnect_hpc0_M00_AXI": {
        "interface_ports": [
          "smartconnect_hpc0/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HPC0_FPD"
        ]
      },
      "smartconnect_hpc1_M00_AXI": {
        "interface_ports": [
          "smartconnect_hpc1/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HPC1_FPD"
        ]
      },
      "smartconnect_hpm1_fpd_M00_AXI": {
        "interface_ports": [
          "smartconnect_hpm1_fpd/M00_AXI",
          "dfx_decoupler_0/s_axi_reg"
        ]
      },
      "smartconnect_hpm1_fpd_M01_AXI": {
        "interface_ports": [
          "smartconnect_hpm1_fpd/M01_AXI",
          "axi_clock_converter_3/S_AXI"
        ]
      },
      "smartconnect_vcu_enc1_M00_AXI": {
        "interface_ports": [
          "smartconnect_vcu_enc1/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP2_FPD"
        ]
      },
      "smartconnect_vcu_enc_M00_AXI": {
        "interface_ports": [
          "smartconnect_vcu_enc/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP1_FPD"
        ]
      },
      "vcu_0_M_AXI_DEC0": {
        "interface_ports": [
          "vcu_0/M_AXI_DEC0",
          "smartconnect_vcu_enc1/S00_AXI"
        ]
      },
      "vcu_0_M_AXI_DEC1": {
        "interface_ports": [
          "vcu_0/M_AXI_DEC1",
          "smartconnect_vcu_enc1/S01_AXI"
        ]
      },
      "vcu_0_M_AXI_ENC0": {
        "interface_ports": [
          "vcu_0/M_AXI_ENC0",
          "smartconnect_vcu_enc/S00_AXI"
        ]
      },
      "vcu_0_M_AXI_ENC1": {
        "interface_ports": [
          "vcu_0/M_AXI_ENC1",
          "smartconnect_vcu_enc/S01_AXI"
        ]
      },
      "vcu_0_M_AXI_MCU": {
        "interface_ports": [
          "vcu_0/M_AXI_MCU",
          "zynq_ultra_ps_e_0/S_AXI_HP3_FPD"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "smartconnect_hpm0_fpd/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "smartconnect_hpm1_fpd/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "clk_reset_gen/peripheral_reset",
          "rgmii/rx_reset"
        ]
      },
      "Net1": {
        "ports": [
          "clk_reset_gen/interconnect_aresetn1",
          "dfx_decoupler_0/s_resetn_RST",
          "dfx_decoupler_0/axi_data_arstn",
          "axi_clock_converter_1/s_axi_aresetn",
          "axi_clock_converter_3/m_axi_aresetn",
          "dfx_decoupler_0/s_axi_ctrl_arstn",
          "axi_clock_converter_4/s_axi_aresetn",
          "axi_clock_converter_2/s_axi_aresetn",
          "dfx_decoupler_0/axi_data1_arstn",
          "dfx_decoupler_0/axi_data2_arstn"
        ]
      },
      "Net2": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk3",
          "vcu_0/pll_ref_clk",
          "vcu_0/s_axi_lite_aclk",
          "smartconnect_hpm0_fpd/aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk"
        ]
      },
      "Net3": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk2",
          "vcu_0/m_axi_dec_aclk",
          "vcu_0/m_axi_enc_aclk",
          "vcu_0/m_axi_mcu_aclk",
          "smartconnect_vcu_enc/aclk",
          "smartconnect_vcu_enc1/aclk",
          "zynq_ultra_ps_e_0/saxihp1_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihp2_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihp3_fpd_aclk",
          "clk_reset_gen/slowest_sync_clk1"
        ]
      },
      "Net4": {
        "ports": [
          "clk_reset_gen/interconnect_aresetn3",
          "smartconnect_vcu_enc/aresetn",
          "smartconnect_vcu_enc1/aresetn"
        ]
      },
      "VitisRegion_0_interrupt": {
        "ports": [
          "VitisRegion/interrupt",
          "dfx_decoupler_0/rp_interrupt_INTERRUPT"
        ]
      },
      "VitisRegion_0_sfp_led": {
        "ports": [
          "VitisRegion/sfp_led",
          "dfx_decoupler_0/rp_sfp_led_DATA"
        ]
      },
      "VitisRegion_0_user_led": {
        "ports": [
          "VitisRegion/user_led",
          "dfx_decoupler_0/rp_user_led_DATA"
        ]
      },
      "bufgce_div_2_5M_BUFGCE_O": {
        "ports": [
          "clk_reset_gen/BUFGCE_O1",
          "rgmii/gmii_clk_2_5m_in"
        ]
      },
      "clk_reset_gen_locked1": {
        "ports": [
          "clk_reset_gen/locked1",
          "ilconcat_0/In5"
        ]
      },
      "clk_reset_gen_peripheral_aresetn1": {
        "ports": [
          "clk_reset_gen/peripheral_aresetn1",
          "dfx_decoupler_0/s_axi_reg_aresetn"
        ]
      },
      "clk_wiz_clk_out_250M": {
        "ports": [
          "clk_reset_gen/clk_out_250M",
          "zynq_ultra_ps_e_0/emio_enet_tsu_clk"
        ]
      },
      "clk_wiz_hpa_clk_out125M": {
        "ports": [
          "clk_reset_gen/clk_out125M",
          "rgmii/gmii_clk_125m_in"
        ]
      },
      "clk_wiz_hpa_clk_out25M": {
        "ports": [
          "clk_reset_gen/clk_out25M",
          "rgmii/gmii_clk_25m_in"
        ]
      },
      "clk_wiz_hpa_clk_out375M": {
        "ports": [
          "clk_reset_gen/clk_out375M",
          "rgmii/ref_clk"
        ]
      },
      "clk_wiz_hpa_locked": {
        "ports": [
          "clk_reset_gen/locked",
          "rgmii/mmcm_locked_in"
        ]
      },
      "clk_wiz_hpb_clk_out_300M_rp": {
        "ports": [
          "clk_reset_gen/clk_out_300M_rp",
          "dfx_decoupler_0/axi_data_aclk",
          "axi_clock_converter_1/s_axi_aclk",
          "axi_clock_converter_3/m_axi_aclk",
          "dfx_decoupler_0/s_axi_ctrl_aclk",
          "axi_clock_converter_2/s_axi_aclk",
          "axi_clock_converter_4/s_axi_aclk",
          "dfx_decoupler_0/axi_data1_aclk",
          "dfx_decoupler_0/axi_data2_aclk",
          "VitisRegion/ref_clk_300M"
        ]
      },
      "dfx_decoupler_0_decouple_status": {
        "ports": [
          "dfx_decoupler_0/decouple_status",
          "ilconcat_1/In0"
        ]
      },
      "dfx_decoupler_0_s_interrupt_INTERRUPT": {
        "ports": [
          "dfx_decoupler_0/s_interrupt_INTERRUPT",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "dfx_decoupler_0_s_user_led_DATA": {
        "ports": [
          "dfx_decoupler_0/s_user_led_DATA",
          "som240_1_connector_User_led_tri_o"
        ]
      },
      "ext_reset_1": {
        "ports": [
          "dfx_decoupler_0/rp_resetn_RST",
          "VitisRegion/ext_reset"
        ]
      },
      "ext_resetn_80M_1": {
        "ports": [
          "dfx_decoupler_0/rp_resetn_80M_RST",
          "VitisRegion/ext_resetn_80M"
        ]
      },
      "ilconcat_0_dout": {
        "ports": [
          "ilconcat_0/dout",
          "zynq_ultra_ps_e_0/emio_gpio_i"
        ]
      },
      "ilconcat_1_dout": {
        "ports": [
          "ilconcat_1/dout",
          "som240_1_connector_sfp_led"
        ]
      },
      "ilconstant_three_dout": {
        "ports": [
          "ilconstant_three/dout",
          "zynq_ultra_ps_e_0/emio_enet2_tsu_inc_ctrl",
          "zynq_ultra_ps_e_0/emio_enet3_tsu_inc_ctrl"
        ]
      },
      "ilslice_0_Dout": {
        "ports": [
          "ilslice_0/Dout",
          "fan_en_b"
        ]
      },
      "ilslice_0_Dout_1": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_gpio_o",
          "ilslice_gem2_reset/Din",
          "ilslice_gem3_reset/Din",
          "ilslice_vcu_resetn/Din"
        ]
      },
      "ilslice_vcu_resetn_Dout": {
        "ports": [
          "ilslice_vcu_resetn/Dout",
          "vcu_0/vcu_resetn"
        ]
      },
      "mpsoc_emio_ttc0_wave_o": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_ttc0_wave_o",
          "ilslice_0/Din"
        ]
      },
      "mpsoc_pl_resetn1": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn1",
          "clk_reset_gen/resetn1"
        ]
      },
      "mpsoc_som240_1_connector_pl_gem2_reset": {
        "ports": [
          "ilslice_gem2_reset/Dout",
          "som240_1_connector_pl_gem2_reset"
        ]
      },
      "mpsoc_som240_2_connector_pl_gem3_reset": {
        "ports": [
          "ilslice_gem3_reset/Dout",
          "som240_2_connector_pl_gem3_reset"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "clk_reset_gen/interconnect_aresetn2",
          "dfx_decoupler_0/s_resetn_80M_RST"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn1": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "smartconnect_hpm0_fpd/aresetn"
        ]
      },
      "proc_sys_reset_fpd_interconnect_aresetn": {
        "ports": [
          "clk_reset_gen/interconnect_aresetn",
          "axi_clock_converter_1/m_axi_aresetn",
          "smartconnect_hp0/aresetn",
          "axi_clock_converter_3/s_axi_aresetn",
          "smartconnect_hpm1_fpd/aresetn",
          "axi_clock_converter_4/m_axi_aresetn",
          "axi_clock_converter_2/m_axi_aresetn",
          "smartconnect_hpc0/aresetn",
          "smartconnect_hpc1/aresetn"
        ]
      },
      "ref_clk_80M_1": {
        "ports": [
          "clk_reset_gen/slowest_sync_clk",
          "VitisRegion/ref_clk_80M"
        ]
      },
      "som240_1_connector_hpa_clk0p_clk_1": {
        "ports": [
          "som240_1_connector_hpa_clk0p_clk",
          "clk_reset_gen/som240_1_connector_hpa_clk0p_clk"
        ]
      },
      "som240_2_connector_hpb_clk0p_clk_1": {
        "ports": [
          "som240_2_connector_hpb_clk0p_clk",
          "clk_reset_gen/som240_2_connector_hpb_clk0p_clk"
        ]
      },
      "vcu_0_vcu_host_interrupt": {
        "ports": [
          "vcu_0/vcu_host_interrupt",
          "zynq_ultra_ps_e_0/pl_ps_irq1"
        ]
      },
      "zynq_ultra_ps_e_0_fmio_gem_tsu_clk_to_pl_bufg": {
        "ports": [
          "zynq_ultra_ps_e_0/fmio_gem_tsu_clk_to_pl_bufg",
          "zynq_ultra_ps_e_0/fmio_gem_tsu_clk_from_pl"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk1": {
        "ports": [
          "clk_reset_gen/clk_out_300M",
          "axi_clock_converter_1/m_axi_aclk",
          "smartconnect_hp0/aclk",
          "axi_clock_converter_3/s_axi_aclk",
          "debug_bridge_1/clk",
          "dfx_decoupler_0/aclk",
          "smartconnect_hpm1_fpd/aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
          "axi_clock_converter_4/m_axi_aclk",
          "axi_clock_converter_2/m_axi_aclk",
          "smartconnect_hpc0/aclk",
          "smartconnect_hpc1/aclk",
          "zynq_ultra_ps_e_0/saxihpc1_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihpc0_fpd_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "clk_reset_gen/resetn",
          "ilconcat_1/In1",
          "clk_reset_gen/ext_reset_in1",
          "proc_sys_reset_0/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_vip_1_Reg": {
                "address_block": "/VitisRegion/axi_vip_1/S_AXI/Reg",
                "offset": "0x00B7FF0000",
                "range": "64K"
              },
              "SEG_dfx_decoupler_0_Reg": {
                "address_block": "/dfx_decoupler_0/s_axi_reg/Reg",
                "offset": "0x00BFFF0000",
                "range": "64K"
              },
              "SEG_vcu_0_Reg": {
                "address_block": "/vcu_0/S_AXI_LITE/Reg",
                "offset": "0x00A0000000",
                "range": "1M"
              }
            }
          }
        }
      },
      "/vcu_0": {
        "address_spaces": {
          "Code": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_DDR_LOW",
                "offset": "0x00000000000",
                "range": "2G",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP3_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP5/HP3_QSPI",
                "offset": "0x000C0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          },
          "DecData0": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI",
                "offset": "0x000C0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          },
          "DecData1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x00000000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_QSPI",
                "offset": "0x000C0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          },
          "EncData0": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI",
                "offset": "0x000C0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          },
          "EncData1": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH",
                "offset": "0x00800000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW",
                "offset": "0x00000000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM",
                "offset": "0x000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI",
                "offset": "0x000C0000000",
                "range": "512M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/VitisRegion/axi_vip_gmem0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x3FFF0000",
                "range": "4K"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/VitisRegion/axi_vip_gmem1": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x3FFE0000",
                "range": "4K"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_QSPI",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/VitisRegion/axi_vip_gmem2": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x3FFD0000",
                "range": "4K"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}