============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 17:04:51 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_reset', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(499)
HDL-7007 CRITICAL-WARNING: 'sdcard_rd_reset' is already implicitly declared on line 499 in ../../../rtl/CortexM0_SoC.v(741)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.321837s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (73.3%)

RUN-1004 : used memory is 270 MB, reserved memory is 246 MB, peak memory is 276 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95537252532224"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4213362917376"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4204772982784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95537252532224"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84920093376512"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4204772982784"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 68 trigger nets, 68 data nets.
KIT-1004 : Chipwatcher code = 1100110111111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13795/17 useful/useless nets, 11570/6 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13383/16 useful/useless nets, 12118/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 538 better
SYN-1014 : Optimize round 2
SYN-1032 : 12973/45 useful/useless nets, 11708/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.067166s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (80.5%)

RUN-1004 : used memory is 281 MB, reserved memory is 255 MB, peak memory is 283 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13597/2 useful/useless nets, 12339/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 55206, tnet num: 13597, tinst num: 12338, tnode num: 67902, tedge num: 89469.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13597 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 624 instances into 309 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 503 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.971244s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (71.3%)

RUN-1004 : used memory is 303 MB, reserved memory is 282 MB, peak memory is 426 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.170321s wall, 2.281250s user + 0.062500s system = 2.343750s CPU (73.9%)

RUN-1004 : used memory is 303 MB, reserved memory is 282 MB, peak memory is 426 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (361 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11054 instances
RUN-0007 : 6618 luts, 3451 seqs, 559 mslices, 286 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 12345 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7225 nets have 2 pins
RUN-1001 : 3758 nets have [3 - 5] pins
RUN-1001 : 807 nets have [6 - 10] pins
RUN-1001 : 312 nets have [11 - 20] pins
RUN-1001 : 216 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1483     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     936     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  61   |     17     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 82
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11052 instances, 6618 luts, 3451 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-0007 : Cell area utilization is 42%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52533, tnet num: 12343, tinst num: 11052, tnode num: 64168, tedge num: 85900.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12343 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.023874s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (76.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.90193e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11052.
PHY-3001 : Level 1 #clusters 1637.
PHY-3001 : End clustering;  0.095566s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (49.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 871918, overlap = 337.781
PHY-3002 : Step(2): len = 757869, overlap = 363.344
PHY-3002 : Step(3): len = 543768, overlap = 482.344
PHY-3002 : Step(4): len = 484166, overlap = 532.062
PHY-3002 : Step(5): len = 390055, overlap = 575.938
PHY-3002 : Step(6): len = 339716, overlap = 630.312
PHY-3002 : Step(7): len = 273436, overlap = 700.5
PHY-3002 : Step(8): len = 244267, overlap = 798.531
PHY-3002 : Step(9): len = 209880, overlap = 844.719
PHY-3002 : Step(10): len = 194455, overlap = 864.344
PHY-3002 : Step(11): len = 172094, overlap = 895.312
PHY-3002 : Step(12): len = 158538, overlap = 917.781
PHY-3002 : Step(13): len = 146535, overlap = 941.25
PHY-3002 : Step(14): len = 133282, overlap = 953.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8582e-06
PHY-3002 : Step(15): len = 144903, overlap = 906.844
PHY-3002 : Step(16): len = 180992, overlap = 772.062
PHY-3002 : Step(17): len = 199401, overlap = 764.719
PHY-3002 : Step(18): len = 205836, overlap = 731.438
PHY-3002 : Step(19): len = 201468, overlap = 679.344
PHY-3002 : Step(20): len = 197824, overlap = 652.219
PHY-3002 : Step(21): len = 191730, overlap = 629.312
PHY-3002 : Step(22): len = 187422, overlap = 611.094
PHY-3002 : Step(23): len = 183953, overlap = 620.062
PHY-3002 : Step(24): len = 180924, overlap = 624.969
PHY-3002 : Step(25): len = 180138, overlap = 662.844
PHY-3002 : Step(26): len = 179659, overlap = 679.062
PHY-3002 : Step(27): len = 178914, overlap = 689.406
PHY-3002 : Step(28): len = 177814, overlap = 684.594
PHY-3002 : Step(29): len = 176227, overlap = 686.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.7164e-06
PHY-3002 : Step(30): len = 183587, overlap = 687.75
PHY-3002 : Step(31): len = 196994, overlap = 671.781
PHY-3002 : Step(32): len = 201524, overlap = 632.562
PHY-3002 : Step(33): len = 203545, overlap = 606.75
PHY-3002 : Step(34): len = 202818, overlap = 603.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.4328e-06
PHY-3002 : Step(35): len = 213483, overlap = 568.5
PHY-3002 : Step(36): len = 233517, overlap = 528.438
PHY-3002 : Step(37): len = 243709, overlap = 516.875
PHY-3002 : Step(38): len = 249263, overlap = 513.562
PHY-3002 : Step(39): len = 249929, overlap = 504.219
PHY-3002 : Step(40): len = 249235, overlap = 504.688
PHY-3002 : Step(41): len = 247110, overlap = 503.125
PHY-3002 : Step(42): len = 244939, overlap = 504.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.48656e-05
PHY-3002 : Step(43): len = 256528, overlap = 466.312
PHY-3002 : Step(44): len = 272977, overlap = 398.656
PHY-3002 : Step(45): len = 282694, overlap = 341.562
PHY-3002 : Step(46): len = 287203, overlap = 309.125
PHY-3002 : Step(47): len = 287751, overlap = 317.75
PHY-3002 : Step(48): len = 288596, overlap = 324.531
PHY-3002 : Step(49): len = 288597, overlap = 333.375
PHY-3002 : Step(50): len = 289778, overlap = 355.156
PHY-3002 : Step(51): len = 289294, overlap = 359.188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.97312e-05
PHY-3002 : Step(52): len = 304354, overlap = 328.875
PHY-3002 : Step(53): len = 321375, overlap = 285.906
PHY-3002 : Step(54): len = 328349, overlap = 257.812
PHY-3002 : Step(55): len = 331140, overlap = 252.812
PHY-3002 : Step(56): len = 331616, overlap = 250.406
PHY-3002 : Step(57): len = 332445, overlap = 252.25
PHY-3002 : Step(58): len = 331150, overlap = 247.312
PHY-3002 : Step(59): len = 330558, overlap = 268.031
PHY-3002 : Step(60): len = 329138, overlap = 269.906
PHY-3002 : Step(61): len = 329235, overlap = 264.281
PHY-3002 : Step(62): len = 328696, overlap = 262.375
PHY-3002 : Step(63): len = 330054, overlap = 260.5
PHY-3002 : Step(64): len = 329924, overlap = 249.094
PHY-3002 : Step(65): len = 329246, overlap = 256.406
PHY-3002 : Step(66): len = 329105, overlap = 250.812
PHY-3002 : Step(67): len = 329301, overlap = 251.531
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.94624e-05
PHY-3002 : Step(68): len = 343130, overlap = 231.406
PHY-3002 : Step(69): len = 354174, overlap = 222.906
PHY-3002 : Step(70): len = 355332, overlap = 228.906
PHY-3002 : Step(71): len = 357667, overlap = 224.094
PHY-3002 : Step(72): len = 362566, overlap = 211
PHY-3002 : Step(73): len = 365643, overlap = 203.25
PHY-3002 : Step(74): len = 364978, overlap = 201.406
PHY-3002 : Step(75): len = 365886, overlap = 207.031
PHY-3002 : Step(76): len = 366902, overlap = 204.906
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000118925
PHY-3002 : Step(77): len = 379504, overlap = 189.344
PHY-3002 : Step(78): len = 390319, overlap = 172.656
PHY-3002 : Step(79): len = 391021, overlap = 170.781
PHY-3002 : Step(80): len = 393234, overlap = 162.875
PHY-3002 : Step(81): len = 397219, overlap = 143.656
PHY-3002 : Step(82): len = 400227, overlap = 124.375
PHY-3002 : Step(83): len = 400169, overlap = 122.844
PHY-3002 : Step(84): len = 401336, overlap = 141.406
PHY-3002 : Step(85): len = 402969, overlap = 150.438
PHY-3002 : Step(86): len = 402786, overlap = 146.406
PHY-3002 : Step(87): len = 400071, overlap = 140.062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00023785
PHY-3002 : Step(88): len = 407783, overlap = 126.25
PHY-3002 : Step(89): len = 412985, overlap = 117.25
PHY-3002 : Step(90): len = 413648, overlap = 124.312
PHY-3002 : Step(91): len = 415398, overlap = 117.906
PHY-3002 : Step(92): len = 418954, overlap = 120.094
PHY-3002 : Step(93): len = 421666, overlap = 107.5
PHY-3002 : Step(94): len = 421254, overlap = 111.406
PHY-3002 : Step(95): len = 421537, overlap = 109.688
PHY-3002 : Step(96): len = 422669, overlap = 108.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000475699
PHY-3002 : Step(97): len = 428316, overlap = 97.375
PHY-3002 : Step(98): len = 433783, overlap = 99.0938
PHY-3002 : Step(99): len = 434422, overlap = 101.031
PHY-3002 : Step(100): len = 435980, overlap = 98.5625
PHY-3002 : Step(101): len = 439293, overlap = 82.7188
PHY-3002 : Step(102): len = 442292, overlap = 89.4375
PHY-3002 : Step(103): len = 442038, overlap = 94.375
PHY-3002 : Step(104): len = 442527, overlap = 91.5938
PHY-3002 : Step(105): len = 443375, overlap = 91.6875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000951399
PHY-3002 : Step(106): len = 446314, overlap = 90.7812
PHY-3002 : Step(107): len = 448982, overlap = 87.5938
PHY-3002 : Step(108): len = 449952, overlap = 86.0625
PHY-3002 : Step(109): len = 450760, overlap = 86.5312
PHY-3002 : Step(110): len = 452349, overlap = 86.6875
PHY-3002 : Step(111): len = 454141, overlap = 90.8125
PHY-3002 : Step(112): len = 454381, overlap = 93.0625
PHY-3002 : Step(113): len = 454700, overlap = 88.0625
PHY-3002 : Step(114): len = 455369, overlap = 87.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00158471
PHY-3002 : Step(115): len = 457346, overlap = 86.2188
PHY-3002 : Step(116): len = 459306, overlap = 90.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019089s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12345.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617984, over cnt = 1328(3%), over = 7766, worst = 33
PHY-1001 : End global iterations;  0.335923s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (37.2%)

PHY-1001 : Congestion index: top1 = 81.92, top5 = 64.26, top10 = 54.21, top15 = 47.87.
PHY-3001 : End congestion estimation;  0.464632s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (43.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12343 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419595s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (78.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155708
PHY-3002 : Step(117): len = 511455, overlap = 45.3125
PHY-3002 : Step(118): len = 513179, overlap = 34.8125
PHY-3002 : Step(119): len = 506867, overlap = 30.6562
PHY-3002 : Step(120): len = 505866, overlap = 28.4688
PHY-3002 : Step(121): len = 504655, overlap = 23.7188
PHY-3002 : Step(122): len = 506742, overlap = 27.4375
PHY-3002 : Step(123): len = 506115, overlap = 24.75
PHY-3002 : Step(124): len = 503277, overlap = 23.8438
PHY-3002 : Step(125): len = 501137, overlap = 24.1562
PHY-3002 : Step(126): len = 498125, overlap = 26.4688
PHY-3002 : Step(127): len = 495628, overlap = 23.9688
PHY-3002 : Step(128): len = 492875, overlap = 26.0625
PHY-3002 : Step(129): len = 490172, overlap = 23.3438
PHY-3002 : Step(130): len = 488119, overlap = 22.2188
PHY-3002 : Step(131): len = 485815, overlap = 22.0625
PHY-3002 : Step(132): len = 484348, overlap = 22.8438
PHY-3002 : Step(133): len = 483775, overlap = 26.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000311417
PHY-3002 : Step(134): len = 485097, overlap = 24.1875
PHY-3002 : Step(135): len = 488322, overlap = 24.6562
PHY-3002 : Step(136): len = 490423, overlap = 23.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000622834
PHY-3002 : Step(137): len = 495442, overlap = 23.1875
PHY-3002 : Step(138): len = 506999, overlap = 20.6875
PHY-3002 : Step(139): len = 519427, overlap = 16.3438
PHY-3002 : Step(140): len = 519529, overlap = 14.9375
PHY-3002 : Step(141): len = 518556, overlap = 14.4062
PHY-3002 : Step(142): len = 517864, overlap = 13.8438
PHY-3002 : Step(143): len = 518344, overlap = 13.7188
PHY-3002 : Step(144): len = 518893, overlap = 21
PHY-3002 : Step(145): len = 518504, overlap = 23.4062
PHY-3002 : Step(146): len = 517650, overlap = 23.7812
PHY-3002 : Step(147): len = 516916, overlap = 27.375
PHY-3002 : Step(148): len = 515110, overlap = 28.625
PHY-3002 : Step(149): len = 513938, overlap = 28.4062
PHY-3002 : Step(150): len = 512718, overlap = 28.2812
PHY-3002 : Step(151): len = 511482, overlap = 31.0625
PHY-3002 : Step(152): len = 510649, overlap = 29.6562
PHY-3002 : Step(153): len = 510430, overlap = 31.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00124567
PHY-3002 : Step(154): len = 511487, overlap = 30.7188
PHY-3002 : Step(155): len = 513076, overlap = 29.875
PHY-3002 : Step(156): len = 515932, overlap = 28.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00236631
PHY-3002 : Step(157): len = 516453, overlap = 30.2188
PHY-3002 : Step(158): len = 520339, overlap = 29.6562
PHY-3002 : Step(159): len = 523541, overlap = 26.375
PHY-3002 : Step(160): len = 527117, overlap = 26.1562
PHY-3002 : Step(161): len = 529806, overlap = 25.75
PHY-3002 : Step(162): len = 533155, overlap = 22.0625
PHY-3002 : Step(163): len = 535270, overlap = 21.625
PHY-3002 : Step(164): len = 536313, overlap = 20.5938
PHY-3002 : Step(165): len = 536399, overlap = 19.4375
PHY-3002 : Step(166): len = 536784, overlap = 17.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00384059
PHY-3002 : Step(167): len = 536848, overlap = 17.5938
PHY-3002 : Step(168): len = 537607, overlap = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 33/12345.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637440, over cnt = 1982(5%), over = 8710, worst = 52
PHY-1001 : End global iterations;  0.437018s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (82.2%)

PHY-1001 : Congestion index: top1 = 80.02, top5 = 59.91, top10 = 51.85, top15 = 47.11.
PHY-3001 : End congestion estimation;  0.571765s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (82.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12343 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.457778s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000144998
PHY-3002 : Step(169): len = 532974, overlap = 151.531
PHY-3002 : Step(170): len = 531504, overlap = 123.969
PHY-3002 : Step(171): len = 525366, overlap = 117.5
PHY-3002 : Step(172): len = 518429, overlap = 100.125
PHY-3002 : Step(173): len = 512571, overlap = 92.5312
PHY-3002 : Step(174): len = 509406, overlap = 84.8125
PHY-3002 : Step(175): len = 505015, overlap = 76.125
PHY-3002 : Step(176): len = 501721, overlap = 67.5312
PHY-3002 : Step(177): len = 498336, overlap = 75.0312
PHY-3002 : Step(178): len = 495688, overlap = 72.875
PHY-3002 : Step(179): len = 492522, overlap = 74.4062
PHY-3002 : Step(180): len = 489898, overlap = 74.125
PHY-3002 : Step(181): len = 487732, overlap = 72.4688
PHY-3002 : Step(182): len = 485375, overlap = 70.4375
PHY-3002 : Step(183): len = 482667, overlap = 67.25
PHY-3002 : Step(184): len = 481367, overlap = 70.2812
PHY-3002 : Step(185): len = 478716, overlap = 76.6562
PHY-3002 : Step(186): len = 476787, overlap = 80.2188
PHY-3002 : Step(187): len = 474876, overlap = 84.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000289995
PHY-3002 : Step(188): len = 476765, overlap = 77.0625
PHY-3002 : Step(189): len = 479578, overlap = 75.5
PHY-3002 : Step(190): len = 480780, overlap = 71.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000576903
PHY-3002 : Step(191): len = 487715, overlap = 64.125
PHY-3002 : Step(192): len = 495374, overlap = 57.8438
PHY-3002 : Step(193): len = 498488, overlap = 58.0625
PHY-3002 : Step(194): len = 498462, overlap = 62.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00115381
PHY-3002 : Step(195): len = 500078, overlap = 61.0312
PHY-3002 : Step(196): len = 503003, overlap = 58.4062
PHY-3002 : Step(197): len = 507766, overlap = 54
PHY-3002 : Step(198): len = 509634, overlap = 52.3438
PHY-3002 : Step(199): len = 509150, overlap = 55.0312
PHY-3002 : Step(200): len = 509383, overlap = 53.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00198399
PHY-3002 : Step(201): len = 511236, overlap = 49.625
PHY-3002 : Step(202): len = 512180, overlap = 48.9688
PHY-3002 : Step(203): len = 515032, overlap = 47.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52533, tnet num: 12343, tinst num: 11052, tnode num: 64168, tedge num: 85900.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 291.19 peak overflow 3.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 196/12345.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635136, over cnt = 2095(5%), over = 7041, worst = 40
PHY-1001 : End global iterations;  0.450702s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (65.9%)

PHY-1001 : Congestion index: top1 = 67.33, top5 = 52.36, top10 = 46.04, top15 = 42.22.
PHY-1001 : End incremental global routing;  0.595097s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (68.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12343 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.438988s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (71.2%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10940 has valid locations, 60 needs to be replaced
PHY-3001 : design contains 11103 instances, 6641 luts, 3479 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 519397
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10530/12396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639728, over cnt = 2096(5%), over = 7067, worst = 40
PHY-1001 : End global iterations;  0.087037s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (53.9%)

PHY-1001 : Congestion index: top1 = 67.33, top5 = 52.44, top10 = 46.15, top15 = 42.34.
PHY-3001 : End congestion estimation;  0.248330s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (69.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52737, tnet num: 12394, tinst num: 11103, tnode num: 64456, tedge num: 86206.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.262508s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (68.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(204): len = 519088, overlap = 0
PHY-3002 : Step(205): len = 518911, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10545/12396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639272, over cnt = 2097(5%), over = 7074, worst = 40
PHY-1001 : End global iterations;  0.090761s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (68.9%)

PHY-1001 : Congestion index: top1 = 67.22, top5 = 52.40, top10 = 46.13, top15 = 42.32.
PHY-3001 : End congestion estimation;  0.251940s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (80.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.456143s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (75.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00139116
PHY-3002 : Step(206): len = 518918, overlap = 47.625
PHY-3002 : Step(207): len = 518963, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00278233
PHY-3002 : Step(208): len = 518982, overlap = 47.5938
PHY-3002 : Step(209): len = 518982, overlap = 47.5938
PHY-3001 : Final: Len = 518982, Over = 47.5938
PHY-3001 : End incremental placement;  2.546732s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (70.6%)

OPT-1001 : Total overflow 292.22 peak overflow 3.03
OPT-1001 : End high-fanout net optimization;  3.838918s wall, 2.609375s user + 0.046875s system = 2.656250s CPU (69.2%)

OPT-1001 : Current memory(MB): used = 533, reserve = 515, peak = 544.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10545/12396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639424, over cnt = 2103(5%), over = 6973, worst = 40
PHY-1002 : len = 675752, over cnt = 1357(3%), over = 3119, worst = 24
PHY-1002 : len = 699992, over cnt = 289(0%), over = 605, worst = 15
PHY-1002 : len = 703928, over cnt = 80(0%), over = 152, worst = 8
PHY-1002 : len = 705984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.755463s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (76.5%)

PHY-1001 : Congestion index: top1 = 55.06, top5 = 46.85, top10 = 42.57, top15 = 39.89.
OPT-1001 : End congestion update;  0.917922s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (78.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12394 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.375537s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (83.2%)

OPT-0007 : Start: WNS -3795 TNS -213204 NUM_FEPS 369
OPT-0007 : Iter 1: improved WNS -3795 TNS -202804 NUM_FEPS 369 with 53 cells processed and 2500 slack improved
OPT-0007 : Iter 2: improved WNS -3795 TNS -202304 NUM_FEPS 369 with 13 cells processed and 1150 slack improved
OPT-0007 : Iter 3: improved WNS -3795 TNS -202304 NUM_FEPS 369 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.313097s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (79.7%)

OPT-1001 : Current memory(MB): used = 533, reserve = 516, peak = 544.
OPT-1001 : End physical optimization;  6.281030s wall, 4.421875s user + 0.046875s system = 4.468750s CPU (71.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6641 LUT to BLE ...
SYN-4008 : Packed 6641 LUT and 1247 SEQ to BLE.
SYN-4003 : Packing 2232 remaining SEQ's ...
SYN-4005 : Packed 1716 SEQ with LUT/SLICE
SYN-4006 : 3805 single LUT's are left
SYN-4006 : 516 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7157/8728 primitive instances ...
PHY-3001 : End packing;  0.472945s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (85.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4928 instances
RUN-1001 : 2394 mslices, 2394 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11351 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5923 nets have 2 pins
RUN-1001 : 3906 nets have [3 - 5] pins
RUN-1001 : 910 nets have [6 - 10] pins
RUN-1001 : 338 nets have [11 - 20] pins
RUN-1001 : 257 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 4926 instances, 4788 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 530622, Over = 105
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5707/11351.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 688360, over cnt = 1282(3%), over = 2110, worst = 15
PHY-1002 : len = 696016, over cnt = 736(2%), over = 982, worst = 5
PHY-1002 : len = 701496, over cnt = 339(0%), over = 444, worst = 5
PHY-1002 : len = 706096, over cnt = 89(0%), over = 105, worst = 3
PHY-1002 : len = 708368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.802328s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (72.1%)

PHY-1001 : Congestion index: top1 = 55.19, top5 = 46.75, top10 = 42.47, top15 = 39.88.
PHY-3001 : End congestion estimation;  1.016351s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (75.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49393, tnet num: 11349, tinst num: 4926, tnode num: 58440, tedge num: 83370.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.389463s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (67.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.08531e-05
PHY-3002 : Step(210): len = 521140, overlap = 113.5
PHY-3002 : Step(211): len = 514257, overlap = 114.5
PHY-3002 : Step(212): len = 510124, overlap = 117.25
PHY-3002 : Step(213): len = 506910, overlap = 120.75
PHY-3002 : Step(214): len = 504878, overlap = 126
PHY-3002 : Step(215): len = 503329, overlap = 127.5
PHY-3002 : Step(216): len = 502776, overlap = 129.75
PHY-3002 : Step(217): len = 501702, overlap = 132.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141706
PHY-3002 : Step(218): len = 509198, overlap = 121.5
PHY-3002 : Step(219): len = 514098, overlap = 110.25
PHY-3002 : Step(220): len = 513066, overlap = 112.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000274811
PHY-3002 : Step(221): len = 522644, overlap = 94.5
PHY-3002 : Step(222): len = 532099, overlap = 85.75
PHY-3002 : Step(223): len = 529940, overlap = 84.5
PHY-3002 : Step(224): len = 527928, overlap = 83.5
PHY-3002 : Step(225): len = 528039, overlap = 81
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.885205s wall, 0.109375s user + 0.312500s system = 0.421875s CPU (47.7%)

PHY-3001 : Trial Legalized: Len = 567153
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 841/11351.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 699224, over cnt = 1647(4%), over = 2778, worst = 8
PHY-1002 : len = 710768, over cnt = 927(2%), over = 1359, worst = 8
PHY-1002 : len = 723856, over cnt = 217(0%), over = 297, worst = 4
PHY-1002 : len = 727192, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 727680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.095049s wall, 0.937500s user + 0.046875s system = 0.984375s CPU (89.9%)

PHY-1001 : Congestion index: top1 = 53.02, top5 = 46.54, top10 = 43.06, top15 = 40.72.
PHY-3001 : End congestion estimation;  1.336694s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (81.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.454933s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (68.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000167005
PHY-3002 : Step(226): len = 552871, overlap = 12
PHY-3002 : Step(227): len = 545023, overlap = 21.5
PHY-3002 : Step(228): len = 538215, overlap = 32.5
PHY-3002 : Step(229): len = 533682, overlap = 41
PHY-3002 : Step(230): len = 531397, overlap = 48
PHY-3002 : Step(231): len = 529711, overlap = 52.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000334011
PHY-3002 : Step(232): len = 536175, overlap = 47.25
PHY-3002 : Step(233): len = 540060, overlap = 45
PHY-3002 : Step(234): len = 542013, overlap = 46.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000668021
PHY-3002 : Step(235): len = 546872, overlap = 39
PHY-3002 : Step(236): len = 555236, overlap = 30.75
PHY-3002 : Step(237): len = 556733, overlap = 33.5
PHY-3002 : Step(238): len = 555212, overlap = 36.25
PHY-3002 : Step(239): len = 554243, overlap = 41.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 568471, Over = 0
PHY-3001 : Spreading special nets. 53 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033108s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.4%)

PHY-3001 : 72 instances has been re-located, deltaX = 7, deltaY = 42, maxDist = 1.
PHY-3001 : Final: Len = 569599, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49393, tnet num: 11349, tinst num: 4926, tnode num: 58440, tedge num: 83370.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.066550s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (71.8%)

RUN-1004 : used memory is 510 MB, reserved memory is 502 MB, peak memory is 559 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3165/11351.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 713192, over cnt = 1552(4%), over = 2472, worst = 7
PHY-1002 : len = 722848, over cnt = 745(2%), over = 1024, worst = 7
PHY-1002 : len = 731928, over cnt = 239(0%), over = 290, worst = 3
PHY-1002 : len = 734112, over cnt = 57(0%), over = 66, worst = 3
PHY-1002 : len = 734888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.024035s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (73.2%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 45.32, top10 = 42.00, top15 = 39.82.
PHY-1001 : End incremental global routing;  1.247368s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (73.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11349 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.443543s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (77.5%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4821 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 4932 instances, 4794 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 570756
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10392/11357.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 736304, over cnt = 23(0%), over = 26, worst = 2
PHY-1002 : len = 736368, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 736472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.289970s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (59.3%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 45.30, top10 = 42.02, top15 = 39.87.
PHY-3001 : End congestion estimation;  0.504611s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (71.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49465, tnet num: 11355, tinst num: 4932, tnode num: 58530, tedge num: 83472.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.069130s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (61.4%)

RUN-1004 : used memory is 531 MB, reserved memory is 520 MB, peak memory is 562 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.533704s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (63.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(240): len = 570333, overlap = 0
PHY-3002 : Step(241): len = 570264, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10385/11357.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 735800, over cnt = 20(0%), over = 25, worst = 3
PHY-1002 : len = 735880, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 735912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.309171s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (60.6%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 45.29, top10 = 41.99, top15 = 39.83.
PHY-3001 : End congestion estimation;  0.531003s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (64.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.475099s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (59.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000115836
PHY-3002 : Step(242): len = 570358, overlap = 1
PHY-3002 : Step(243): len = 570358, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 570377, Over = 0
PHY-3001 : End spreading;  0.029409s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.1%)

PHY-3001 : Final: Len = 570377, Over = 0
PHY-3001 : End incremental placement;  3.333692s wall, 2.062500s user + 0.046875s system = 2.109375s CPU (63.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.315546s wall, 3.546875s user + 0.046875s system = 3.593750s CPU (67.6%)

OPT-1001 : Current memory(MB): used = 570, reserve = 555, peak = 572.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10385/11357.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 736016, over cnt = 25(0%), over = 29, worst = 2
PHY-1002 : len = 736080, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 736104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.273911s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (74.2%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 45.29, top10 = 42.00, top15 = 39.86.
OPT-1001 : End congestion update;  0.500008s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (68.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.400230s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (82.0%)

OPT-0007 : Start: WNS -3448 TNS -139450 NUM_FEPS 234
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4829 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4932 instances, 4794 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 576089, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029378s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.2%)

PHY-3001 : 12 instances has been re-located, deltaX = 3, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 576261, Over = 0
PHY-3001 : End incremental legalization;  0.221820s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (63.4%)

OPT-0007 : Iter 1: improved WNS -3398 TNS -68387 NUM_FEPS 153 with 46 cells processed and 10374 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4829 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4932 instances, 4794 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Initial: Len = 581225, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029882s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 14 instances has been re-located, deltaX = 4, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 581449, Over = 0
PHY-3001 : End incremental legalization;  0.209437s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (67.1%)

OPT-0007 : Iter 2: improved WNS -3398 TNS -65238 NUM_FEPS 170 with 63 cells processed and 10748 slack improved
OPT-0007 : Iter 3: improved WNS -3398 TNS -65238 NUM_FEPS 170 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.579870s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (72.2%)

OPT-1001 : Current memory(MB): used = 568, reserve = 553, peak = 572.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.364072s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (81.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10019/11357.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 747184, over cnt = 102(0%), over = 146, worst = 4
PHY-1002 : len = 747632, over cnt = 26(0%), over = 33, worst = 4
PHY-1002 : len = 747864, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 747912, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 747984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.574672s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (68.0%)

PHY-1001 : Congestion index: top1 = 51.03, top5 = 45.36, top10 = 42.18, top15 = 40.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.376070s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3398 TNS -65469 NUM_FEPS 174
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3398ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11357 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11357 nets
OPT-1001 : End physical optimization;  9.694085s wall, 6.796875s user + 0.062500s system = 6.859375s CPU (70.8%)

RUN-1003 : finish command "place" in  31.449273s wall, 19.125000s user + 1.343750s system = 20.468750s CPU (65.1%)

RUN-1004 : used memory is 477 MB, reserved memory is 457 MB, peak memory is 572 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.166011s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (107.2%)

RUN-1004 : used memory is 478 MB, reserved memory is 459 MB, peak memory is 572 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4934 instances
RUN-1001 : 2394 mslices, 2400 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11357 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5920 nets have 2 pins
RUN-1001 : 3910 nets have [3 - 5] pins
RUN-1001 : 911 nets have [6 - 10] pins
RUN-1001 : 339 nets have [11 - 20] pins
RUN-1001 : 260 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49465, tnet num: 11355, tinst num: 4932, tnode num: 58530, tedge num: 83472.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2394 mslices, 2400 lslices, 100 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 706168, over cnt = 1640(4%), over = 2807, worst = 8
PHY-1002 : len = 718096, over cnt = 944(2%), over = 1393, worst = 8
PHY-1002 : len = 728672, over cnt = 386(1%), over = 539, worst = 4
PHY-1002 : len = 734528, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 734624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.908900s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (70.5%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 45.02, top10 = 41.76, top15 = 39.60.
PHY-1001 : End global routing;  1.114383s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (74.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 572, reserve = 559, peak = 572.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 826, reserve = 814, peak = 826.
PHY-1001 : End build detailed router design. 2.808001s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (65.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 133728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.500027s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (58.3%)

PHY-1001 : Current memory(MB): used = 861, reserve = 850, peak = 861.
PHY-1001 : End phase 1; 1.505569s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (58.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.95321e+06, over cnt = 978(0%), over = 983, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 865, reserve = 853, peak = 865.
PHY-1001 : End initial routed; 26.439219s wall, 16.437500s user + 0.234375s system = 16.671875s CPU (63.1%)

PHY-1001 : Update timing.....
PHY-1001 : 370/10611(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.791   |  -747.981  |  355  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.715729s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (45.5%)

PHY-1001 : Current memory(MB): used = 872, reserve = 860, peak = 872.
PHY-1001 : End phase 2; 28.155021s wall, 17.218750s user + 0.234375s system = 17.453125s CPU (62.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 29 pins with SWNS -3.564ns STNS -735.883ns FEP 355.
PHY-1001 : End OPT Iter 1; 0.215708s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (79.7%)

PHY-1022 : len = 1.95334e+06, over cnt = 1005(0%), over = 1010, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.353824s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (70.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.92179e+06, over cnt = 343(0%), over = 343, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.117315s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (61.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.91615e+06, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.503778s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (68.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.91622e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.204139s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (45.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.91634e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.135360s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.2%)

PHY-1001 : Update timing.....
PHY-1001 : 378/10611(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.564   |  -737.362  |  356  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.742672s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (66.3%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 287 feed throughs used by 161 nets
PHY-1001 : End commit to database; 1.237971s wall, 0.906250s user + 0.062500s system = 0.968750s CPU (78.3%)

PHY-1001 : Current memory(MB): used = 945, reserve = 936, peak = 945.
PHY-1001 : End phase 3; 5.495694s wall, 3.671875s user + 0.062500s system = 3.734375s CPU (68.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -3.564ns STNS -733.250ns FEP 355.
PHY-1001 : End OPT Iter 1; 0.189092s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (66.1%)

PHY-1022 : len = 1.91637e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.321451s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (72.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.564ns, -733.250ns, 355}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91628e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.104577s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (74.7%)

PHY-1001 : Update timing.....
PHY-1001 : 378/10611(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.564   |  -736.232  |  356  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.742924s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (57.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 289 feed throughs used by 163 nets
PHY-1001 : End commit to database; 1.300212s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (50.5%)

PHY-1001 : Current memory(MB): used = 951, reserve = 942, peak = 951.
PHY-1001 : End phase 4; 3.497359s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (57.2%)

PHY-1003 : Routed, final wirelength = 1.91628e+06
PHY-1001 : Current memory(MB): used = 953, reserve = 943, peak = 953.
PHY-1001 : End export database. 0.035175s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.8%)

PHY-1001 : End detail routing;  41.742243s wall, 25.750000s user + 0.312500s system = 26.062500s CPU (62.4%)

RUN-1003 : finish command "route" in  44.324354s wall, 27.390625s user + 0.359375s system = 27.750000s CPU (62.6%)

RUN-1004 : used memory is 897 MB, reserved memory is 884 MB, peak memory is 953 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8747   out of  19600   44.63%
#reg                     3614   out of  19600   18.44%
#le                      9258
  #lut only              5644   out of   9258   60.96%
  #reg only               511   out of   9258    5.52%
  #lut&reg               3103   out of   9258   33.52%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1688
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    265
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    241
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               205
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 75
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    57


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9258   |7902    |845     |3626    |32      |3       |
|  ISP                               |AHBISP                                        |1367   |776     |339     |761     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |589    |305     |145     |337     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |69     |48      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |67     |31      |18      |38      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |9      |9       |0       |9       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |69     |37      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |2      |2       |0       |2       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |70     |43      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |3      |3       |0       |3       |2       |0       |
|    u_bypass                        |bypass                                        |140    |100     |40      |34      |0       |0       |
|    u_demosaic                      |demosaic                                      |430    |192     |142     |280     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |105    |41      |31      |76      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |78     |33      |27      |50      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |78     |39      |27      |48      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |86     |39      |33      |67      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |12     |12      |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |8      |8       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |16     |12      |4       |5       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |6      |6       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |10     |6       |4       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |20     |20      |0       |17      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |27     |27      |0       |16      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |3      |3       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |4      |4       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |36     |28      |0       |34      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |3      |3       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |6      |6       |0       |2       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                           |2      |2       |0       |1       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |143    |90      |18      |113     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |12     |12      |0       |12      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |18      |0       |35      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |27      |0       |38      |0       |0       |
|  kb                                |Keyboard                                      |109    |93      |16      |48      |0       |0       |
|  sd_reader                         |sd_reader                                     |721    |618     |94      |328     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |319    |277     |34      |158     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |803    |611     |121     |401     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |419    |278     |75      |276     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |151    |107     |21      |116     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |12     |12      |0       |12      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |28      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |36      |0       |35      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |177    |104     |30      |134     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |32     |16      |0       |32      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |41     |23      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |29      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |384    |333     |46      |125     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |64     |52      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |65     |65      |0       |14      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |49     |40      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |128    |110     |18      |32      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |78     |66      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5060   |4987    |51      |1371    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |151    |85      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |752    |508     |131     |477     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |752    |508     |131     |477     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |342    |234     |0       |333     |0       |0       |
|        reg_inst                    |register                                      |340    |232     |0       |331     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |410    |274     |131     |144     |0       |0       |
|        bus_inst                    |bus_top                                       |192    |117     |74      |54      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |16     |10      |6       |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |89     |54      |34      |24      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |87     |53      |34      |22      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |109    |80      |29      |53      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5875  
    #2          2       2371  
    #3          3       900   
    #4          4       639   
    #5        5-10      969   
    #6        11-50     519   
    #7       51-100      20   
    #8       101-500     3    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.489767s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.7%)

RUN-1004 : used memory is 898 MB, reserved memory is 885 MB, peak memory is 953 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49465, tnet num: 11355, tinst num: 4932, tnode num: 58530, tedge num: 83472.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11355 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 5956a6058a8b3c81d69416d7902a72581fa84cfa27d09ef7c749692e78cb1abf -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4932
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11357, pip num: 128097
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 289
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3178 valid insts, and 347796 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010001100110111111111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  18.178757s wall, 92.140625s user + 1.078125s system = 93.218750s CPU (512.8%)

RUN-1004 : used memory is 962 MB, reserved memory is 961 MB, peak memory is 1131 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_170451.log"
