ila_0.v,verilog,xil_defaultlib,../../../../pipeline_cpu_riscv.srcs/sources_1/ip/ila_0/sim/ila_0.v,incdir="../../../../pipeline_cpu_riscv.srcs/sources_1/ip/ila_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
