Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Oct 12 19:25:58 2019
| Host         : HuHan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPSfpga_system_wrapper_timing_summary_routed.rpt -rpx MIPSfpga_system_wrapper_timing_summary_routed.rpx
| Design       : MIPSfpga_system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 167 register/latch pins with no clock driven by root clock pin: JB4 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 9858 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.621        0.000                      0                21147        0.028        0.000                      0                21147        3.000        0.000                       0                  9864  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
CLK100MHZ                                 {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                               {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0          0.621        0.000                      0                21147        0.119        0.000                      0                21147        9.020        0.000                       0                  9860  
  clkfbout_MIPSfpga_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1        0.623        0.000                      0                21147        0.119        0.000                      0                21147        9.020        0.000                       0                  9860  
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MIPSfpga_system_clk_wiz_0_0_1  clk_out1_MIPSfpga_system_clk_wiz_0_0          0.621        0.000                      0                21147        0.028        0.000                      0                21147  
clk_out1_MIPSfpga_system_clk_wiz_0_0    clk_out1_MIPSfpga_system_clk_wiz_0_0_1        0.621        0.000                      0                21147        0.028        0.000                      0                21147  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.783ns  (logic 4.047ns (21.546%)  route 14.736ns (78.454%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.488    16.525    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/ADDRARDADDR[8]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.783ns  (logic 4.047ns (21.546%)  route 14.736ns (78.454%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.488    16.525    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/ADDRARDADDR[8]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 4.047ns (21.710%)  route 14.594ns (78.290%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.745    14.618    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.348    14.966 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.416    16.382    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/ADDRARDADDR[7]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 4.047ns (21.710%)  route 14.594ns (78.290%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.745    14.618    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.348    14.966 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.416    16.382    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/ADDRARDADDR[7]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.621ns  (logic 3.954ns (21.234%)  route 14.667ns (78.766%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.126    15.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_1__19/O
                         net (fo=2, routed)           1.076    16.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/q_reg[7][0]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.613ns  (logic 3.954ns (21.244%)  route 14.659ns (78.756%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.165    15.202    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_9__9/O
                         net (fo=2, routed)           1.028    16.354    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/q_reg[6][0]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.354    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 3.954ns (21.259%)  route 14.645ns (78.741%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.165    15.202    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_9__9/O
                         net (fo=2, routed)           1.015    16.341    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/q_reg[6][0]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.047ns (21.830%)  route 14.491ns (78.170%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 18.219 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.243    16.280    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[8]
    RAMB18_X2Y10         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.757    18.219    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y10         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.798    
                         clock uncertainty           -0.091    17.707    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.141    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.141    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.047ns (21.830%)  route 14.491ns (78.170%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 18.219 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.243    16.280    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[8]
    RAMB18_X2Y11         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.757    18.219    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y11         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.798    
                         clock uncertainty           -0.091    17.707    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.141    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.141    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.505ns  (logic 3.482ns (18.817%)  route 15.023ns (81.183%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.791    -2.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X60Y19         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.738 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          0.922    -0.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X69Y24         LUT5 (Prop_lut5_I3_O)        0.124    -0.692 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.588    -0.103    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X68Y22         LUT4 (Prop_lut4_I0_O)        0.124     0.021 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.021    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.553 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.553    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.667 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.556     2.223    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X69Y25         LUT3 (Prop_lut3_I0_O)        0.152     2.375 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.275     3.650    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.326     3.976 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.450     4.426    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.550 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           1.178     5.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.852 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.603     6.455    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.579 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[16]_i_7__1/O
                         net (fo=2, routed)           0.608     7.187    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_15
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.124     7.311 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_4__6/O
                         net (fo=1, routed)           0.643     7.953    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_4__6_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_3__10/O
                         net (fo=2, routed)           0.459     8.537    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.661 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__169/O
                         net (fo=300, routed)         1.134     9.795    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[44]_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.919 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_6__7/O
                         net (fo=21, routed)          1.251    11.170    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[1]_16
    SLICE_X24Y13         LUT5 (Prop_lut5_I0_O)        0.150    11.320 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__142/O
                         net (fo=6, routed)           1.020    12.340    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q_reg[1]
    SLICE_X23Y11         LUT5 (Prop_lut5_I3_O)        0.326    12.666 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__377/O
                         net (fo=2, routed)           0.953    13.619    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/d0213_out
    SLICE_X24Y11         LUT5 (Prop_lut5_I2_O)        0.124    13.743 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.395    15.138    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.124    15.262 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.987    16.249    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.703    18.165    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X1Y9          RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.744    
                         clock uncertainty           -0.091    17.653    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.121    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -16.249    
  -------------------------------------------------------------------
                         slack                                  0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.639    -0.473    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.286    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y47         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.913    -0.239    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y47         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.220    -0.460    
    SLICE_X30Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055    -0.405    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.639    -0.473    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.222    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X30Y46         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.912    -0.240    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y46         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.217    -0.458    
    SLICE_X30Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.343    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.628    -0.484    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]_1
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.900    -0.252    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.075    -0.409    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.625    -0.487    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.896    -0.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism             -0.230    -0.487    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.075    -0.412    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.628    -0.484    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]_1
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.900    -0.252    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.071    -0.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.625    -0.487    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.896    -0.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism             -0.230    -0.487    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.071    -0.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.572    -0.540    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.334    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.842    -0.310    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.075    -0.465    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.669    -0.443    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/Q
                         net (fo=1, routed)           0.065    -0.236    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.946    -0.206    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
                         clock pessimism             -0.236    -0.443    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.075    -0.368    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.569    -0.543    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.337    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.839    -0.313    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.075    -0.468    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.641    -0.471    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/Q
                         net (fo=1, routed)           0.051    -0.279    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[3]
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I_n_18
    SLICE_X23Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.917    -0.235    MIPSfpga_system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.222    -0.458    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.092    -0.366    MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y18    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y11    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y12    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y13    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y14    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y15    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y45    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y45    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y39    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y39    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y39    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y39    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y35    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y35    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y35    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y35    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y46    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y48    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.783ns  (logic 4.047ns (21.546%)  route 14.736ns (78.454%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.488    16.525    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/ADDRARDADDR[8]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.089    17.714    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.148    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.783ns  (logic 4.047ns (21.546%)  route 14.736ns (78.454%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.488    16.525    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/ADDRARDADDR[8]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.089    17.714    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.148    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 4.047ns (21.710%)  route 14.594ns (78.290%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.745    14.618    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.348    14.966 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.416    16.382    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/ADDRARDADDR[7]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.089    17.714    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.148    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 4.047ns (21.710%)  route 14.594ns (78.290%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.745    14.618    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.348    14.966 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.416    16.382    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/ADDRARDADDR[7]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.089    17.714    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.148    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.148    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.621ns  (logic 3.954ns (21.234%)  route 14.667ns (78.766%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.126    15.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_1__19/O
                         net (fo=2, routed)           1.076    16.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/q_reg[7][0]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.089    17.714    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.182    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.613ns  (logic 3.954ns (21.244%)  route 14.659ns (78.756%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.165    15.202    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_9__9/O
                         net (fo=2, routed)           1.028    16.354    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/q_reg[6][0]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.089    17.714    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.182    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                         -16.354    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 3.954ns (21.259%)  route 14.645ns (78.741%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.165    15.202    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_9__9/O
                         net (fo=2, routed)           1.015    16.341    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/q_reg[6][0]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.089    17.714    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.182    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.182    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.047ns (21.830%)  route 14.491ns (78.170%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 18.219 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.243    16.280    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[8]
    RAMB18_X2Y10         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.757    18.219    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y10         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.798    
                         clock uncertainty           -0.089    17.709    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.143    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.047ns (21.830%)  route 14.491ns (78.170%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 18.219 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.243    16.280    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[8]
    RAMB18_X2Y11         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.757    18.219    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y11         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.798    
                         clock uncertainty           -0.089    17.709    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.143    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.143    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.505ns  (logic 3.482ns (18.817%)  route 15.023ns (81.183%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.791    -2.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X60Y19         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.738 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          0.922    -0.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X69Y24         LUT5 (Prop_lut5_I3_O)        0.124    -0.692 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.588    -0.103    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X68Y22         LUT4 (Prop_lut4_I0_O)        0.124     0.021 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.021    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.553 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.553    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.667 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.556     2.223    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X69Y25         LUT3 (Prop_lut3_I0_O)        0.152     2.375 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.275     3.650    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.326     3.976 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.450     4.426    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.550 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           1.178     5.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.852 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.603     6.455    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.579 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[16]_i_7__1/O
                         net (fo=2, routed)           0.608     7.187    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_15
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.124     7.311 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_4__6/O
                         net (fo=1, routed)           0.643     7.953    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_4__6_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_3__10/O
                         net (fo=2, routed)           0.459     8.537    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.661 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__169/O
                         net (fo=300, routed)         1.134     9.795    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[44]_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.919 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_6__7/O
                         net (fo=21, routed)          1.251    11.170    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[1]_16
    SLICE_X24Y13         LUT5 (Prop_lut5_I0_O)        0.150    11.320 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__142/O
                         net (fo=6, routed)           1.020    12.340    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q_reg[1]
    SLICE_X23Y11         LUT5 (Prop_lut5_I3_O)        0.326    12.666 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__377/O
                         net (fo=2, routed)           0.953    13.619    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/d0213_out
    SLICE_X24Y11         LUT5 (Prop_lut5_I2_O)        0.124    13.743 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.395    15.138    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.124    15.262 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.987    16.249    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.703    18.165    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X1Y9          RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.744    
                         clock uncertainty           -0.089    17.655    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.123    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.123    
                         arrival time                         -16.249    
  -------------------------------------------------------------------
                         slack                                  0.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.639    -0.473    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.286    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y47         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.913    -0.239    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y47         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.220    -0.460    
    SLICE_X30Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055    -0.405    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.639    -0.473    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.222    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X30Y46         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.912    -0.240    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y46         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.217    -0.458    
    SLICE_X30Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.343    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.628    -0.484    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]_1
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.900    -0.252    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.075    -0.409    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.625    -0.487    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.896    -0.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism             -0.230    -0.487    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.075    -0.412    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.628    -0.484    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]_1
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.900    -0.252    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/C
                         clock pessimism             -0.231    -0.484    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.071    -0.413    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.625    -0.487    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.896    -0.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism             -0.230    -0.487    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.071    -0.416    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.572    -0.540    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.334    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.842    -0.310    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.075    -0.465    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.669    -0.443    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/Q
                         net (fo=1, routed)           0.065    -0.236    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.946    -0.206    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
                         clock pessimism             -0.236    -0.443    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.075    -0.368    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.569    -0.543    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.337    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.839    -0.313    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.543    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.075    -0.468    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.641    -0.471    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/Q
                         net (fo=1, routed)           0.051    -0.279    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[3]
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I_n_18
    SLICE_X23Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.917    -0.235    MIPSfpga_system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.222    -0.458    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.092    -0.366    MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y18    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y11    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y12    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9     MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y13    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y14    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y15    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y45    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y45    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y39    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y39    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y39    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y39    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X6Y27     MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y35    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y35    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y35    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X12Y35    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y46    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y48    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.783ns  (logic 4.047ns (21.546%)  route 14.736ns (78.454%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.488    16.525    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/ADDRARDADDR[8]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.783ns  (logic 4.047ns (21.546%)  route 14.736ns (78.454%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.488    16.525    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/ADDRARDADDR[8]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 4.047ns (21.710%)  route 14.594ns (78.290%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.745    14.618    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.348    14.966 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.416    16.382    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/ADDRARDADDR[7]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 4.047ns (21.710%)  route 14.594ns (78.290%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.745    14.618    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.348    14.966 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.416    16.382    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/ADDRARDADDR[7]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.621ns  (logic 3.954ns (21.234%)  route 14.667ns (78.766%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.126    15.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_1__19/O
                         net (fo=2, routed)           1.076    16.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/q_reg[7][0]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.613ns  (logic 3.954ns (21.244%)  route 14.659ns (78.756%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.165    15.202    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_9__9/O
                         net (fo=2, routed)           1.028    16.354    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/q_reg[6][0]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.354    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 3.954ns (21.259%)  route 14.645ns (78.741%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.165    15.202    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_9__9/O
                         net (fo=2, routed)           1.015    16.341    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/q_reg[6][0]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.047ns (21.830%)  route 14.491ns (78.170%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 18.219 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.243    16.280    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[8]
    RAMB18_X2Y10         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.757    18.219    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y10         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.798    
                         clock uncertainty           -0.091    17.707    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.141    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.141    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.047ns (21.830%)  route 14.491ns (78.170%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 18.219 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.243    16.280    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[8]
    RAMB18_X2Y11         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.757    18.219    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y11         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.798    
                         clock uncertainty           -0.091    17.707    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.141    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.141    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.505ns  (logic 3.482ns (18.817%)  route 15.023ns (81.183%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.791    -2.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X60Y19         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.738 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          0.922    -0.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X69Y24         LUT5 (Prop_lut5_I3_O)        0.124    -0.692 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.588    -0.103    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X68Y22         LUT4 (Prop_lut4_I0_O)        0.124     0.021 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.021    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.553 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.553    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.667 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.556     2.223    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X69Y25         LUT3 (Prop_lut3_I0_O)        0.152     2.375 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.275     3.650    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.326     3.976 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.450     4.426    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.550 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           1.178     5.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.852 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.603     6.455    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.579 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[16]_i_7__1/O
                         net (fo=2, routed)           0.608     7.187    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_15
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.124     7.311 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_4__6/O
                         net (fo=1, routed)           0.643     7.953    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_4__6_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_3__10/O
                         net (fo=2, routed)           0.459     8.537    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.661 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__169/O
                         net (fo=300, routed)         1.134     9.795    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[44]_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.919 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_6__7/O
                         net (fo=21, routed)          1.251    11.170    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[1]_16
    SLICE_X24Y13         LUT5 (Prop_lut5_I0_O)        0.150    11.320 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__142/O
                         net (fo=6, routed)           1.020    12.340    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q_reg[1]
    SLICE_X23Y11         LUT5 (Prop_lut5_I3_O)        0.326    12.666 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__377/O
                         net (fo=2, routed)           0.953    13.619    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/d0213_out
    SLICE_X24Y11         LUT5 (Prop_lut5_I2_O)        0.124    13.743 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.395    15.138    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.124    15.262 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.987    16.249    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.703    18.165    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X1Y9          RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.744    
                         clock uncertainty           -0.091    17.653    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.121    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -16.249    
  -------------------------------------------------------------------
                         slack                                  0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.639    -0.473    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.286    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y47         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.913    -0.239    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y47         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.220    -0.460    
                         clock uncertainty            0.091    -0.369    
    SLICE_X30Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055    -0.314    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.639    -0.473    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.222    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X30Y46         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.912    -0.240    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y46         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.217    -0.458    
                         clock uncertainty            0.091    -0.367    
    SLICE_X30Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.252    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.628    -0.484    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]_1
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.900    -0.252    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.091    -0.393    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.075    -0.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.625    -0.487    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.896    -0.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism             -0.230    -0.487    
                         clock uncertainty            0.091    -0.396    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.075    -0.321    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.628    -0.484    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]_1
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.900    -0.252    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.091    -0.393    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.071    -0.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.625    -0.487    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.896    -0.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism             -0.230    -0.487    
                         clock uncertainty            0.091    -0.396    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.071    -0.325    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.572    -0.540    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.334    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.842    -0.310    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.091    -0.450    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.075    -0.375    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.669    -0.443    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/Q
                         net (fo=1, routed)           0.065    -0.236    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.946    -0.206    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
                         clock pessimism             -0.236    -0.443    
                         clock uncertainty            0.091    -0.352    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.075    -0.277    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.569    -0.543    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.337    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.839    -0.313    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.543    
                         clock uncertainty            0.091    -0.453    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.075    -0.378    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.641    -0.471    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/Q
                         net (fo=1, routed)           0.051    -0.279    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[3]
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I_n_18
    SLICE_X23Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.917    -0.235    MIPSfpga_system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.222    -0.458    
                         clock uncertainty            0.091    -0.367    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.092    -0.275    MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.041    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.783ns  (logic 4.047ns (21.546%)  route 14.736ns (78.454%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.488    16.525    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/ADDRARDADDR[8]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.783ns  (logic 4.047ns (21.546%)  route 14.736ns (78.454%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.488    16.525    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/ADDRARDADDR[8]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.525    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 4.047ns (21.710%)  route 14.594ns (78.290%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.745    14.618    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.348    14.966 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.416    16.382    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/ADDRARDADDR[7]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 4.047ns (21.710%)  route 14.594ns (78.290%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.745    14.618    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.348    14.966 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_2__1/O
                         net (fo=12, routed)          1.416    16.382    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/ADDRARDADDR[7]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.146    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -16.382    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.621ns  (logic 3.954ns (21.234%)  route 14.667ns (78.766%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.126    15.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y21         LUT5 (Prop_lut5_I3_O)        0.124    15.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_1__19/O
                         net (fo=2, routed)           1.076    16.363    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/q_reg[7][0]
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/SI_ClkIn
    RAMB18_X2Y13         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.613ns  (logic 3.954ns (21.244%)  route 14.659ns (78.756%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.165    15.202    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_9__9/O
                         net (fo=2, routed)           1.028    16.354    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/q_reg[6][0]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.354    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 3.954ns (21.259%)  route 14.645ns (78.741%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=6)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.776ns = ( 18.224 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          0.580    13.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X56Y16         LUT6 (Prop_lut6_I5_O)        0.326    13.425 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[9]_i_2__4/O
                         net (fo=8, routed)           0.487    13.913    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_2
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__107/O
                         net (fo=9, routed)           1.165    15.202    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/icache_write_e
    SLICE_X71Y22         LUT5 (Prop_lut5_I3_O)        0.124    15.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_fb_repl_inf_12_0_/mem_reg_i_9__9/O
                         net (fo=2, routed)           1.015    16.341    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/q_reg[6][0]
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.762    18.224    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/SI_ClkIn
    RAMB18_X2Y12         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.803    
                         clock uncertainty           -0.091    17.712    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.180    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.047ns (21.830%)  route 14.491ns (78.170%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 18.219 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.243    16.280    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[8]
    RAMB18_X2Y10         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.757    18.219    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y10         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.798    
                         clock uncertainty           -0.091    17.707    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.141    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.141    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 4.047ns (21.830%)  route 14.491ns (78.170%))
  Logic Levels:           18  (CARRY4=2 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 18.219 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.788    -2.259    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/SI_ClkIn
    SLICE_X66Y26         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y26         FDRE (Prop_fdre_C_Q)         0.518    -1.741 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=26, routed)          1.268    -0.472    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X70Y22         LUT2 (Prop_lut2_I1_O)        0.146    -0.326 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13/O
                         net (fo=1, routed)           0.823     0.496    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_3__13_n_0
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.328     0.824 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[3]_i_2__44/O
                         net (fo=5, routed)           0.595     1.420    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/jmemi
    SLICE_X72Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.544 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/_cpz_mmutype/q[0]_i_5__55/O
                         net (fo=1, routed)           0.622     2.166    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_4
    SLICE_X72Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.290 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[0]_i_2__170/O
                         net (fo=14, routed)          1.028     3.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/itlb_bypass
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.150     3.468 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[22]_i_3__8/O
                         net (fo=22, routed)          0.819     4.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/utlb_pah4
    SLICE_X74Y24         LUT6 (Prop_lut6_I3_O)        0.326     4.613 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[2]_i_4__2/O
                         net (fo=1, routed)           0.665     5.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[30]_0
    SLICE_X75Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.402 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[2]_i_2__21/O
                         net (fo=1, routed)           0.663     6.065    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[53]_0
    SLICE_X74Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.189 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_itlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[2]_i_1__102/O
                         net (fo=4, routed)           1.112     7.301    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/mmu_ipah[0]
    SLICE_X64Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33/O
                         net (fo=2, routed)           0.475     7.900    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[1]_i_33_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4/O
                         net (fo=1, routed)           0.000     8.024    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_12__4_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.556 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.556    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_4_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.931     9.601    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/tagcmp/compare1
    SLICE_X61Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__56/O
                         net (fo=4, routed)           0.882    10.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q_reg[0]_2
    SLICE_X60Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.730 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_raw_icop_read_reg/q[0]_i_2__55/O
                         net (fo=11, routed)          0.863    11.594    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q_reg[0]_1
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124    11.718 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icc_imiss_reg/q[37]_i_3/O
                         net (fo=2, routed)           0.652    12.369    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.150    12.519 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_hold_imiss_n/q[37]_i_2__0/O
                         net (fo=15, routed)          1.034    13.554    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_41
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.319    13.873 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[12]_i_1__12/O
                         net (fo=23, routed)          0.816    14.688    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[1]_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I3_O)        0.348    15.036 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_1__5/O
                         net (fo=12, routed)          1.243    16.280    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[8]
    RAMB18_X2Y11         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.757    18.219    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/SI_ClkIn
    RAMB18_X2Y11         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.798    
                         clock uncertainty           -0.091    17.707    
    RAMB18_X2Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    17.141    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.141    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.505ns  (logic 3.482ns (18.817%)  route 15.023ns (81.183%))
  Logic Levels:           17  (CARRY4=2 LUT3=4 LUT4=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 18.165 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.791    -2.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X60Y19         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518    -1.738 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          0.922    -0.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[40]_0[10]
    SLICE_X69Y24         LUT5 (Prop_lut5_I3_O)        0.124    -0.692 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7/O
                         net (fo=1, routed)           0.588    -0.103    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_13__7_n_0
    SLICE_X68Y22         LUT4 (Prop_lut4_I0_O)        0.124     0.021 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8/O
                         net (fo=1, routed)           0.000     0.021    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[0]_i_12__8_n_0
    SLICE_X68Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.553 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     0.553    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_4__1_n_0
    SLICE_X68Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.667 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_i_3__1/CO[3]
                         net (fo=29, routed)          1.556     2.223    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/CO[0]
    SLICE_X69Y25         LUT3 (Prop_lut3_I0_O)        0.152     2.375 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[1]_i_8__18/O
                         net (fo=5, routed)           1.275     3.650    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/utlb1_match
    SLICE_X67Y22         LUT6 (Prop_lut6_I1_O)        0.326     3.976 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_5__14/O
                         net (fo=3, routed)           0.450     4.426    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/pm_dtlb_miss_qual
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.550 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlb_val/q[0]_i_3__40/O
                         net (fo=3, routed)           1.178     5.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q_reg[0]_7
    SLICE_X49Y19         LUT3 (Prop_lut3_I2_O)        0.124     5.852 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_ctl/_dtmack_md/q[0]_i_4__82/O
                         net (fo=3, routed)           0.603     6.455    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.579 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[16]_i_7__1/O
                         net (fo=2, routed)           0.608     7.187    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_15
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.124     7.311 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_4__6/O
                         net (fo=1, routed)           0.643     7.953    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_4__6_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.077 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[18]_i_3__10/O
                         net (fo=2, routed)           0.459     8.537    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.661 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__169/O
                         net (fo=300, routed)         1.134     9.795    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[44]_1
    SLICE_X40Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.919 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_6__7/O
                         net (fo=21, routed)          1.251    11.170    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[1]_16
    SLICE_X24Y13         LUT5 (Prop_lut5_I0_O)        0.150    11.320 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_3__142/O
                         net (fo=6, routed)           1.020    12.340    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q_reg[1]
    SLICE_X23Y11         LUT5 (Prop_lut5_I3_O)        0.326    12.666 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_sync_not_done_reg/q[0]_i_1__377/O
                         net (fo=2, routed)           0.953    13.619    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/d0213_out
    SLICE_X24Y11         LUT5 (Prop_lut5_I2_O)        0.124    13.743 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_33__1/O
                         net (fo=8, routed)           1.395    15.138    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/dwstb
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.124    15.262 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_update_fb_back/mem_reg_i_1__4/O
                         net (fo=2, routed)           0.987    16.249    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        1.703    18.165    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/SI_ClkIn
    RAMB18_X1Y9          RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism             -0.421    17.744    
                         clock uncertainty           -0.091    17.653    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.121    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         17.121    
                         arrival time                         -16.249    
  -------------------------------------------------------------------
                         slack                                  0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.639    -0.473    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.345 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.286    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y47         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.913    -0.239    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y47         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.220    -0.460    
                         clock uncertainty            0.091    -0.369    
    SLICE_X30Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055    -0.314    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.639    -0.473    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.222    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X30Y46         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.912    -0.240    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y46         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.217    -0.458    
                         clock uncertainty            0.091    -0.367    
    SLICE_X30Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.252    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.628    -0.484    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_perrst_pre/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]_1
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.900    -0.252    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.091    -0.393    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.075    -0.318    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PerRst/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.625    -0.487    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.896    -0.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism             -0.230    -0.487    
                         clock uncertainty            0.091    -0.396    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.075    -0.321    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.628    -0.484    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_ej_prrst_pre/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.287    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]_1
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.900    -0.252    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/SI_ClkIn
    SLICE_X15Y25         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]/C
                         clock pessimism             -0.231    -0.484    
                         clock uncertainty            0.091    -0.393    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.071    -0.322    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/_EJ_PrRst/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.625    -0.487    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.290    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.896    -0.256    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/SI_ClkIn
    SLICE_X37Y23         FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism             -0.230    -0.487    
                         clock uncertainty            0.091    -0.396    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.071    -0.325    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.572    -0.540    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.334    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.842    -0.310    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X28Y54         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.091    -0.450    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.075    -0.375    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.669    -0.443    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/Q
                         net (fo=1, routed)           0.065    -0.236    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.946    -0.206    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X4Y45          FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
                         clock pessimism             -0.236    -0.443    
                         clock uncertainty            0.091    -0.352    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.075    -0.277    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.569    -0.543    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.337    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.839    -0.313    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X44Y51         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.230    -0.543    
                         clock uncertainty            0.091    -0.453    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.075    -0.378    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.641    -0.471    MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  MIPSfpga_system_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[28]/Q
                         net (fo=1, routed)           0.051    -0.279    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[3]
    SLICE_X23Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I_n_18
    SLICE_X23Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9858, routed)        0.917    -0.235    MIPSfpga_system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y47         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.222    -0.458    
                         clock uncertainty            0.091    -0.367    
    SLICE_X23Y47         FDRE (Hold_fdre_C_D)         0.092    -0.275    MIPSfpga_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.041    





