`timescale 1ns/1ps
module tb_ttl_74x117;
    logic clk, j1, j2_n, k1, k2_n, q, q_n;
    ttl_74x117 dut(.clk(clk), .j1(j1), .j2_n(j2_n), .k1(k1), .k2_n(k2_n), .q(q), .q_n(q_n));
    task automatic tick; clk=0; #1; clk=1; #1; clk=0; #1; endtask
    int errors;
    initial begin
        errors = 0;
        clk = 0;
        // J effective = j1 & ~j2_n = 1 & ~0 = 1, K = 0 & ~0 = 0: set
        j1 = 1; j2_n = 0; k1 = 0; k2_n = 0; tick;
        if (q !== 1) errors++;
        // J=0, K=1: reset
        j1 = 0; j2_n = 0; k1 = 1; k2_n = 0; tick;
        if (q !== 0) errors++;
        // J=1, K=1: toggle
        j1 = 1; j2_n = 0; k1 = 1; k2_n = 0; tick;
        if (q !== 1) errors++;
        if (errors != 0) $fatal(1, "tb_ttl_74x117: %0d errors", errors);
        $display("PASS: tb_ttl_74x117");
        $finish;
    end
endmodule
