// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module wide_vadd_dataflow_in_loop_VITIS_LOOP_88_1 (
        i,
        size,
        in1,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        in2,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        out_r,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        ap_clk,
        ap_rst,
        i_ap_vld,
        size_ap_vld,
        in1_ap_vld,
        in2_ap_vld,
        out_r_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);


input  [63:0] i;
input  [31:0] size;
input  [63:0] in1;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] in2;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [511:0] m_axi_gmem1_WDATA;
output  [63:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [511:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] out_r;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [511:0] m_axi_gmem2_WDATA;
output  [63:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [511:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input   ap_clk;
input   ap_rst;
input   i_ap_vld;
input   size_ap_vld;
input   in1_ap_vld;
input   in2_ap_vld;
input   out_r_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

wire    v1_rd_proc5_U0_ap_start;
wire    v1_rd_proc5_U0_ap_done;
wire    v1_rd_proc5_U0_ap_continue;
wire    v1_rd_proc5_U0_ap_idle;
wire    v1_rd_proc5_U0_ap_ready;
wire    v1_rd_proc5_U0_start_out;
wire    v1_rd_proc5_U0_start_write;
wire    v1_rd_proc5_U0_m_axi_gmem_AWVALID;
wire   [63:0] v1_rd_proc5_U0_m_axi_gmem_AWADDR;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem_AWID;
wire   [31:0] v1_rd_proc5_U0_m_axi_gmem_AWLEN;
wire   [2:0] v1_rd_proc5_U0_m_axi_gmem_AWSIZE;
wire   [1:0] v1_rd_proc5_U0_m_axi_gmem_AWBURST;
wire   [1:0] v1_rd_proc5_U0_m_axi_gmem_AWLOCK;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem_AWCACHE;
wire   [2:0] v1_rd_proc5_U0_m_axi_gmem_AWPROT;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem_AWQOS;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem_AWREGION;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem_AWUSER;
wire    v1_rd_proc5_U0_m_axi_gmem_WVALID;
wire   [511:0] v1_rd_proc5_U0_m_axi_gmem_WDATA;
wire   [63:0] v1_rd_proc5_U0_m_axi_gmem_WSTRB;
wire    v1_rd_proc5_U0_m_axi_gmem_WLAST;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem_WID;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem_WUSER;
wire    v1_rd_proc5_U0_m_axi_gmem_ARVALID;
wire   [63:0] v1_rd_proc5_U0_m_axi_gmem_ARADDR;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem_ARID;
wire   [31:0] v1_rd_proc5_U0_m_axi_gmem_ARLEN;
wire   [2:0] v1_rd_proc5_U0_m_axi_gmem_ARSIZE;
wire   [1:0] v1_rd_proc5_U0_m_axi_gmem_ARBURST;
wire   [1:0] v1_rd_proc5_U0_m_axi_gmem_ARLOCK;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem_ARCACHE;
wire   [2:0] v1_rd_proc5_U0_m_axi_gmem_ARPROT;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem_ARQOS;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem_ARREGION;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem_ARUSER;
wire    v1_rd_proc5_U0_m_axi_gmem_RREADY;
wire    v1_rd_proc5_U0_m_axi_gmem_BREADY;
wire   [511:0] v1_rd_proc5_U0_v1_local_V1_din;
wire    v1_rd_proc5_U0_v1_local_V1_write;
wire    v1_rd_proc5_U0_m_axi_gmem1_AWVALID;
wire   [63:0] v1_rd_proc5_U0_m_axi_gmem1_AWADDR;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem1_AWID;
wire   [31:0] v1_rd_proc5_U0_m_axi_gmem1_AWLEN;
wire   [2:0] v1_rd_proc5_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] v1_rd_proc5_U0_m_axi_gmem1_AWBURST;
wire   [1:0] v1_rd_proc5_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] v1_rd_proc5_U0_m_axi_gmem1_AWPROT;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem1_AWQOS;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem1_AWREGION;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem1_AWUSER;
wire    v1_rd_proc5_U0_m_axi_gmem1_WVALID;
wire   [511:0] v1_rd_proc5_U0_m_axi_gmem1_WDATA;
wire   [63:0] v1_rd_proc5_U0_m_axi_gmem1_WSTRB;
wire    v1_rd_proc5_U0_m_axi_gmem1_WLAST;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem1_WID;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem1_WUSER;
wire    v1_rd_proc5_U0_m_axi_gmem1_ARVALID;
wire   [63:0] v1_rd_proc5_U0_m_axi_gmem1_ARADDR;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem1_ARID;
wire   [31:0] v1_rd_proc5_U0_m_axi_gmem1_ARLEN;
wire   [2:0] v1_rd_proc5_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] v1_rd_proc5_U0_m_axi_gmem1_ARBURST;
wire   [1:0] v1_rd_proc5_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] v1_rd_proc5_U0_m_axi_gmem1_ARPROT;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem1_ARQOS;
wire   [3:0] v1_rd_proc5_U0_m_axi_gmem1_ARREGION;
wire   [0:0] v1_rd_proc5_U0_m_axi_gmem1_ARUSER;
wire    v1_rd_proc5_U0_m_axi_gmem1_RREADY;
wire    v1_rd_proc5_U0_m_axi_gmem1_BREADY;
wire   [511:0] v1_rd_proc5_U0_v2_local_V2_din;
wire    v1_rd_proc5_U0_v2_local_V2_write;
wire   [63:0] v1_rd_proc5_U0_i_out_din;
wire    v1_rd_proc5_U0_i_out_write;
wire   [31:0] v1_rd_proc5_U0_size_out_din;
wire    v1_rd_proc5_U0_size_out_write;
wire   [63:0] v1_rd_proc5_U0_out_out_din;
wire    v1_rd_proc5_U0_out_out_write;
wire    v1_rd_proc5_U0_ap_ext_blocking_n;
wire    v1_rd_proc5_U0_ap_str_blocking_n;
wire    v1_rd_proc5_U0_ap_int_blocking_n;
wire    v2_rd_add_proc_U0_ap_start;
wire    v2_rd_add_proc_U0_ap_done;
wire    v2_rd_add_proc_U0_ap_continue;
wire    v2_rd_add_proc_U0_ap_idle;
wire    v2_rd_add_proc_U0_ap_ready;
wire    v2_rd_add_proc_U0_i_read;
wire    v2_rd_add_proc_U0_size_read;
wire    v2_rd_add_proc_U0_v1_local_V1_read;
wire    v2_rd_add_proc_U0_v2_local_V2_read;
wire    v2_rd_add_proc_U0_out_r_read;
wire    v2_rd_add_proc_U0_m_axi_gmem2_AWVALID;
wire   [63:0] v2_rd_add_proc_U0_m_axi_gmem2_AWADDR;
wire   [0:0] v2_rd_add_proc_U0_m_axi_gmem2_AWID;
wire   [31:0] v2_rd_add_proc_U0_m_axi_gmem2_AWLEN;
wire   [2:0] v2_rd_add_proc_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] v2_rd_add_proc_U0_m_axi_gmem2_AWBURST;
wire   [1:0] v2_rd_add_proc_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] v2_rd_add_proc_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] v2_rd_add_proc_U0_m_axi_gmem2_AWPROT;
wire   [3:0] v2_rd_add_proc_U0_m_axi_gmem2_AWQOS;
wire   [3:0] v2_rd_add_proc_U0_m_axi_gmem2_AWREGION;
wire   [0:0] v2_rd_add_proc_U0_m_axi_gmem2_AWUSER;
wire    v2_rd_add_proc_U0_m_axi_gmem2_WVALID;
wire   [511:0] v2_rd_add_proc_U0_m_axi_gmem2_WDATA;
wire   [63:0] v2_rd_add_proc_U0_m_axi_gmem2_WSTRB;
wire    v2_rd_add_proc_U0_m_axi_gmem2_WLAST;
wire   [0:0] v2_rd_add_proc_U0_m_axi_gmem2_WID;
wire   [0:0] v2_rd_add_proc_U0_m_axi_gmem2_WUSER;
wire    v2_rd_add_proc_U0_m_axi_gmem2_ARVALID;
wire   [63:0] v2_rd_add_proc_U0_m_axi_gmem2_ARADDR;
wire   [0:0] v2_rd_add_proc_U0_m_axi_gmem2_ARID;
wire   [31:0] v2_rd_add_proc_U0_m_axi_gmem2_ARLEN;
wire   [2:0] v2_rd_add_proc_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] v2_rd_add_proc_U0_m_axi_gmem2_ARBURST;
wire   [1:0] v2_rd_add_proc_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] v2_rd_add_proc_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] v2_rd_add_proc_U0_m_axi_gmem2_ARPROT;
wire   [3:0] v2_rd_add_proc_U0_m_axi_gmem2_ARQOS;
wire   [3:0] v2_rd_add_proc_U0_m_axi_gmem2_ARREGION;
wire   [0:0] v2_rd_add_proc_U0_m_axi_gmem2_ARUSER;
wire    v2_rd_add_proc_U0_m_axi_gmem2_RREADY;
wire    v2_rd_add_proc_U0_m_axi_gmem2_BREADY;
wire    v2_rd_add_proc_U0_ap_ext_blocking_n;
wire    v2_rd_add_proc_U0_ap_str_blocking_n;
wire    v2_rd_add_proc_U0_ap_int_blocking_n;
wire    ap_sync_continue;
wire    v1_local_V_full_n;
wire   [511:0] v1_local_V_dout;
wire    v1_local_V_empty_n;
wire    v2_local_V_full_n;
wire   [511:0] v2_local_V_dout;
wire    v2_local_V_empty_n;
wire    i_c_full_n;
wire   [63:0] i_c_dout;
wire    i_c_empty_n;
wire    size_c_full_n;
wire   [31:0] size_c_dout;
wire    size_c_empty_n;
wire    out_c_full_n;
wire   [63:0] out_c_dout;
wire    out_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_v2_rd_add_proc_U0_din;
wire    start_for_v2_rd_add_proc_U0_full_n;
wire   [0:0] start_for_v2_rd_add_proc_U0_dout;
wire    start_for_v2_rd_add_proc_U0_empty_n;
wire    v2_rd_add_proc_U0_start_full_n;
wire    v2_rd_add_proc_U0_start_write;
wire    ap_ext_blocking_cur_n;
wire    ap_str_blocking_cur_n;
wire    ap_int_blocking_cur_n;
wire    ap_ext_blocking_sub_n;
wire    ap_str_blocking_sub_n;
wire    ap_int_blocking_sub_n;

wide_vadd_v1_rd_proc5 v1_rd_proc5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v1_rd_proc5_U0_ap_start),
    .start_full_n(start_for_v2_rd_add_proc_U0_full_n),
    .ap_done(v1_rd_proc5_U0_ap_done),
    .ap_continue(v1_rd_proc5_U0_ap_continue),
    .ap_idle(v1_rd_proc5_U0_ap_idle),
    .ap_ready(v1_rd_proc5_U0_ap_ready),
    .start_out(v1_rd_proc5_U0_start_out),
    .start_write(v1_rd_proc5_U0_start_write),
    .i(i),
    .size(size),
    .in1(in1),
    .m_axi_gmem_AWVALID(v1_rd_proc5_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(v1_rd_proc5_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(v1_rd_proc5_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(v1_rd_proc5_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(v1_rd_proc5_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(v1_rd_proc5_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(v1_rd_proc5_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(v1_rd_proc5_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(v1_rd_proc5_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(v1_rd_proc5_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(v1_rd_proc5_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(v1_rd_proc5_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(v1_rd_proc5_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(v1_rd_proc5_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(v1_rd_proc5_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(v1_rd_proc5_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(v1_rd_proc5_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(v1_rd_proc5_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(v1_rd_proc5_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(v1_rd_proc5_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(v1_rd_proc5_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(v1_rd_proc5_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(v1_rd_proc5_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(v1_rd_proc5_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(v1_rd_proc5_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(v1_rd_proc5_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(v1_rd_proc5_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(v1_rd_proc5_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(v1_rd_proc5_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(v1_rd_proc5_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(v1_rd_proc5_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(v1_rd_proc5_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .v1_local_V1_din(v1_rd_proc5_U0_v1_local_V1_din),
    .v1_local_V1_full_n(v1_local_V_full_n),
    .v1_local_V1_write(v1_rd_proc5_U0_v1_local_V1_write),
    .in2(in2),
    .m_axi_gmem1_AWVALID(v1_rd_proc5_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(v1_rd_proc5_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(v1_rd_proc5_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(v1_rd_proc5_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(v1_rd_proc5_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(v1_rd_proc5_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(v1_rd_proc5_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(v1_rd_proc5_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(v1_rd_proc5_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(v1_rd_proc5_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(v1_rd_proc5_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(v1_rd_proc5_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(v1_rd_proc5_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(v1_rd_proc5_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(v1_rd_proc5_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(v1_rd_proc5_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(v1_rd_proc5_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(v1_rd_proc5_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(v1_rd_proc5_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(v1_rd_proc5_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(v1_rd_proc5_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(v1_rd_proc5_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(v1_rd_proc5_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(v1_rd_proc5_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(v1_rd_proc5_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(v1_rd_proc5_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(v1_rd_proc5_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(v1_rd_proc5_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(v1_rd_proc5_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(v1_rd_proc5_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(v1_rd_proc5_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(v1_rd_proc5_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .v2_local_V2_din(v1_rd_proc5_U0_v2_local_V2_din),
    .v2_local_V2_full_n(v2_local_V_full_n),
    .v2_local_V2_write(v1_rd_proc5_U0_v2_local_V2_write),
    .out_r(out_r),
    .i_out_din(v1_rd_proc5_U0_i_out_din),
    .i_out_full_n(i_c_full_n),
    .i_out_write(v1_rd_proc5_U0_i_out_write),
    .size_out_din(v1_rd_proc5_U0_size_out_din),
    .size_out_full_n(size_c_full_n),
    .size_out_write(v1_rd_proc5_U0_size_out_write),
    .out_out_din(v1_rd_proc5_U0_out_out_din),
    .out_out_full_n(out_c_full_n),
    .out_out_write(v1_rd_proc5_U0_out_out_write),
    .ap_ext_blocking_n(v1_rd_proc5_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(v1_rd_proc5_U0_ap_str_blocking_n),
    .ap_int_blocking_n(v1_rd_proc5_U0_ap_int_blocking_n)
);

wide_vadd_v2_rd_add_proc v2_rd_add_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v2_rd_add_proc_U0_ap_start),
    .ap_done(v2_rd_add_proc_U0_ap_done),
    .ap_continue(v2_rd_add_proc_U0_ap_continue),
    .ap_idle(v2_rd_add_proc_U0_ap_idle),
    .ap_ready(v2_rd_add_proc_U0_ap_ready),
    .i_dout(i_c_dout),
    .i_empty_n(i_c_empty_n),
    .i_read(v2_rd_add_proc_U0_i_read),
    .size_dout(size_c_dout),
    .size_empty_n(size_c_empty_n),
    .size_read(v2_rd_add_proc_U0_size_read),
    .v1_local_V1_dout(v1_local_V_dout),
    .v1_local_V1_empty_n(v1_local_V_empty_n),
    .v1_local_V1_read(v2_rd_add_proc_U0_v1_local_V1_read),
    .v2_local_V2_dout(v2_local_V_dout),
    .v2_local_V2_empty_n(v2_local_V_empty_n),
    .v2_local_V2_read(v2_rd_add_proc_U0_v2_local_V2_read),
    .out_r_dout(out_c_dout),
    .out_r_empty_n(out_c_empty_n),
    .out_r_read(v2_rd_add_proc_U0_out_r_read),
    .m_axi_gmem2_AWVALID(v2_rd_add_proc_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(v2_rd_add_proc_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(v2_rd_add_proc_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(v2_rd_add_proc_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(v2_rd_add_proc_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(v2_rd_add_proc_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(v2_rd_add_proc_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(v2_rd_add_proc_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(v2_rd_add_proc_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(v2_rd_add_proc_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(v2_rd_add_proc_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(v2_rd_add_proc_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(v2_rd_add_proc_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
    .m_axi_gmem2_WDATA(v2_rd_add_proc_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(v2_rd_add_proc_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(v2_rd_add_proc_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(v2_rd_add_proc_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(v2_rd_add_proc_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(v2_rd_add_proc_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(v2_rd_add_proc_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(v2_rd_add_proc_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(v2_rd_add_proc_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(v2_rd_add_proc_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(v2_rd_add_proc_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(v2_rd_add_proc_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(v2_rd_add_proc_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(v2_rd_add_proc_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(v2_rd_add_proc_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(v2_rd_add_proc_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(v2_rd_add_proc_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(v2_rd_add_proc_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(512'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
    .m_axi_gmem2_BREADY(v2_rd_add_proc_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(m_axi_gmem2_BRESP),
    .m_axi_gmem2_BID(m_axi_gmem2_BID),
    .m_axi_gmem2_BUSER(m_axi_gmem2_BUSER),
    .ap_ext_blocking_n(v2_rd_add_proc_U0_ap_ext_blocking_n),
    .ap_str_blocking_n(v2_rd_add_proc_U0_ap_str_blocking_n),
    .ap_int_blocking_n(v2_rd_add_proc_U0_ap_int_blocking_n)
);

wide_vadd_fifo_w512_d64_A v1_local_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v1_rd_proc5_U0_v1_local_V1_din),
    .if_full_n(v1_local_V_full_n),
    .if_write(v1_rd_proc5_U0_v1_local_V1_write),
    .if_dout(v1_local_V_dout),
    .if_empty_n(v1_local_V_empty_n),
    .if_read(v2_rd_add_proc_U0_v1_local_V1_read)
);

wide_vadd_fifo_w512_d64_A v2_local_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v1_rd_proc5_U0_v2_local_V2_din),
    .if_full_n(v2_local_V_full_n),
    .if_write(v1_rd_proc5_U0_v2_local_V2_write),
    .if_dout(v2_local_V_dout),
    .if_empty_n(v2_local_V_empty_n),
    .if_read(v2_rd_add_proc_U0_v2_local_V2_read)
);

wide_vadd_fifo_w64_d2_S i_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v1_rd_proc5_U0_i_out_din),
    .if_full_n(i_c_full_n),
    .if_write(v1_rd_proc5_U0_i_out_write),
    .if_dout(i_c_dout),
    .if_empty_n(i_c_empty_n),
    .if_read(v2_rd_add_proc_U0_i_read)
);

wide_vadd_fifo_w32_d2_S size_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v1_rd_proc5_U0_size_out_din),
    .if_full_n(size_c_full_n),
    .if_write(v1_rd_proc5_U0_size_out_write),
    .if_dout(size_c_dout),
    .if_empty_n(size_c_empty_n),
    .if_read(v2_rd_add_proc_U0_size_read)
);

wide_vadd_fifo_w64_d2_S out_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v1_rd_proc5_U0_out_out_din),
    .if_full_n(out_c_full_n),
    .if_write(v1_rd_proc5_U0_out_out_write),
    .if_dout(out_c_dout),
    .if_empty_n(out_c_empty_n),
    .if_read(v2_rd_add_proc_U0_out_r_read)
);

wide_vadd_start_for_v2_rd_add_proc_U0 start_for_v2_rd_add_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v2_rd_add_proc_U0_din),
    .if_full_n(start_for_v2_rd_add_proc_U0_full_n),
    .if_write(v1_rd_proc5_U0_start_write),
    .if_dout(start_for_v2_rd_add_proc_U0_dout),
    .if_empty_n(start_for_v2_rd_add_proc_U0_empty_n),
    .if_read(v2_rd_add_proc_U0_ap_ready)
);

assign ap_done = v2_rd_add_proc_U0_ap_done;

assign ap_ext_blocking_cur_n = 1'b1;

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & ap_ext_blocking_cur_n);

assign ap_ext_blocking_sub_n = (v2_rd_add_proc_U0_ap_ext_blocking_n & v1_rd_proc5_U0_ap_ext_blocking_n);

assign ap_idle = (v2_rd_add_proc_U0_ap_idle & v1_rd_proc5_U0_ap_idle);

assign ap_int_blocking_cur_n = 1'b1;

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_int_blocking_sub_n = (v2_rd_add_proc_U0_ap_int_blocking_n & v1_rd_proc5_U0_ap_int_blocking_n);

assign ap_ready = v1_rd_proc5_U0_ap_ready;

assign ap_str_blocking_cur_n = 1'b1;

assign ap_str_blocking_n = (ap_str_blocking_sub_n & ap_str_blocking_cur_n);

assign ap_str_blocking_sub_n = (v2_rd_add_proc_U0_ap_str_blocking_n & v1_rd_proc5_U0_ap_str_blocking_n);

assign ap_sync_continue = ap_continue;

assign ap_sync_done = v2_rd_add_proc_U0_ap_done;

assign ap_sync_ready = v1_rd_proc5_U0_ap_ready;

assign m_axi_gmem1_ARADDR = v1_rd_proc5_U0_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = v1_rd_proc5_U0_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = v1_rd_proc5_U0_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = v1_rd_proc5_U0_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = v1_rd_proc5_U0_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = v1_rd_proc5_U0_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = v1_rd_proc5_U0_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = v1_rd_proc5_U0_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = v1_rd_proc5_U0_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = v1_rd_proc5_U0_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = v1_rd_proc5_U0_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_ARVALID = v1_rd_proc5_U0_m_axi_gmem1_ARVALID;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = v1_rd_proc5_U0_m_axi_gmem1_RREADY;

assign m_axi_gmem1_WDATA = 512'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 64'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = 64'd0;

assign m_axi_gmem2_ARBURST = 2'd0;

assign m_axi_gmem2_ARCACHE = 4'd0;

assign m_axi_gmem2_ARID = 1'd0;

assign m_axi_gmem2_ARLEN = 32'd0;

assign m_axi_gmem2_ARLOCK = 2'd0;

assign m_axi_gmem2_ARPROT = 3'd0;

assign m_axi_gmem2_ARQOS = 4'd0;

assign m_axi_gmem2_ARREGION = 4'd0;

assign m_axi_gmem2_ARSIZE = 3'd0;

assign m_axi_gmem2_ARUSER = 1'd0;

assign m_axi_gmem2_ARVALID = 1'b0;

assign m_axi_gmem2_AWADDR = v2_rd_add_proc_U0_m_axi_gmem2_AWADDR;

assign m_axi_gmem2_AWBURST = v2_rd_add_proc_U0_m_axi_gmem2_AWBURST;

assign m_axi_gmem2_AWCACHE = v2_rd_add_proc_U0_m_axi_gmem2_AWCACHE;

assign m_axi_gmem2_AWID = v2_rd_add_proc_U0_m_axi_gmem2_AWID;

assign m_axi_gmem2_AWLEN = v2_rd_add_proc_U0_m_axi_gmem2_AWLEN;

assign m_axi_gmem2_AWLOCK = v2_rd_add_proc_U0_m_axi_gmem2_AWLOCK;

assign m_axi_gmem2_AWPROT = v2_rd_add_proc_U0_m_axi_gmem2_AWPROT;

assign m_axi_gmem2_AWQOS = v2_rd_add_proc_U0_m_axi_gmem2_AWQOS;

assign m_axi_gmem2_AWREGION = v2_rd_add_proc_U0_m_axi_gmem2_AWREGION;

assign m_axi_gmem2_AWSIZE = v2_rd_add_proc_U0_m_axi_gmem2_AWSIZE;

assign m_axi_gmem2_AWUSER = v2_rd_add_proc_U0_m_axi_gmem2_AWUSER;

assign m_axi_gmem2_AWVALID = v2_rd_add_proc_U0_m_axi_gmem2_AWVALID;

assign m_axi_gmem2_BREADY = v2_rd_add_proc_U0_m_axi_gmem2_BREADY;

assign m_axi_gmem2_RREADY = 1'b0;

assign m_axi_gmem2_WDATA = v2_rd_add_proc_U0_m_axi_gmem2_WDATA;

assign m_axi_gmem2_WID = v2_rd_add_proc_U0_m_axi_gmem2_WID;

assign m_axi_gmem2_WLAST = v2_rd_add_proc_U0_m_axi_gmem2_WLAST;

assign m_axi_gmem2_WSTRB = v2_rd_add_proc_U0_m_axi_gmem2_WSTRB;

assign m_axi_gmem2_WUSER = v2_rd_add_proc_U0_m_axi_gmem2_WUSER;

assign m_axi_gmem2_WVALID = v2_rd_add_proc_U0_m_axi_gmem2_WVALID;

assign m_axi_gmem_ARADDR = v1_rd_proc5_U0_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = v1_rd_proc5_U0_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = v1_rd_proc5_U0_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = v1_rd_proc5_U0_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = v1_rd_proc5_U0_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = v1_rd_proc5_U0_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = v1_rd_proc5_U0_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = v1_rd_proc5_U0_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = v1_rd_proc5_U0_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = v1_rd_proc5_U0_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = v1_rd_proc5_U0_m_axi_gmem_ARUSER;

assign m_axi_gmem_ARVALID = v1_rd_proc5_U0_m_axi_gmem_ARVALID;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_RREADY = v1_rd_proc5_U0_m_axi_gmem_RREADY;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign start_for_v2_rd_add_proc_U0_din = 1'b1;

assign v1_rd_proc5_U0_ap_continue = 1'b1;

assign v1_rd_proc5_U0_ap_start = ap_start;

assign v2_rd_add_proc_U0_ap_continue = ap_continue;

assign v2_rd_add_proc_U0_ap_start = start_for_v2_rd_add_proc_U0_empty_n;

assign v2_rd_add_proc_U0_start_full_n = 1'b1;

assign v2_rd_add_proc_U0_start_write = 1'b0;

endmodule //wide_vadd_dataflow_in_loop_VITIS_LOOP_88_1
