|wrapper
SW[0] => switch[0].IN1
SW[1] => switch[1].IN1
SW[2] => switch[2].IN1
SW[3] => switch[3].IN1
SW[4] => switch[4].IN1
SW[5] => switch[5].IN1
SW[6] => switch[6].IN1
SW[7] => switch[7].IN1
SW[8] => switch[8].IN1
SW[9] => switch[9].IN1
SW[10] => switch[10].IN1
SW[11] => switch[11].IN1
SW[12] => switch[12].IN1
SW[13] => switch[13].IN1
SW[14] => switch[14].IN1
SW[15] => switch[15].IN1
SW[16] => switch[16].IN1
SW[17] => SW[17].IN1
KEY[0] => button[0].IN1
KEY[1] => button[1].IN1
KEY[2] => button[2].IN1
KEY[3] => button[3].IN1
CLOCK_50 => CLOCK_50.IN1
LEDR[0] <= singlecycle:dut.o_io_ledr
LEDR[1] <= singlecycle:dut.o_io_ledr
LEDR[2] <= singlecycle:dut.o_io_ledr
LEDR[3] <= singlecycle:dut.o_io_ledr
LEDR[4] <= singlecycle:dut.o_io_ledr
LEDR[5] <= singlecycle:dut.o_io_ledr
LEDR[6] <= singlecycle:dut.o_io_ledr
LEDR[7] <= singlecycle:dut.o_io_ledr
LEDR[8] <= singlecycle:dut.o_io_ledr
LEDR[9] <= singlecycle:dut.o_io_ledr
LEDR[10] <= singlecycle:dut.o_io_ledr
LEDR[11] <= singlecycle:dut.o_io_ledr
LEDR[12] <= singlecycle:dut.o_io_ledr
LEDR[13] <= singlecycle:dut.o_io_ledr
LEDR[14] <= singlecycle:dut.o_io_ledr
LEDR[15] <= singlecycle:dut.o_io_ledr
LEDR[16] <= singlecycle:dut.o_io_ledr
LEDR[17] <= singlecycle:dut.o_io_ledr
LEDG[0] <= singlecycle:dut.o_io_ledg
LEDG[1] <= singlecycle:dut.o_io_ledg
LEDG[2] <= singlecycle:dut.o_io_ledg
LEDG[3] <= singlecycle:dut.o_io_ledg
LEDG[4] <= singlecycle:dut.o_io_ledg
LEDG[5] <= singlecycle:dut.o_io_ledg
LEDG[6] <= singlecycle:dut.o_io_ledg
LEDG[7] <= singlecycle:dut.o_io_ledg
LEDG[8] <= singlecycle:dut.o_io_ledg
HEX0[0] <= singlecycle:dut.o_io_hex0
HEX0[1] <= singlecycle:dut.o_io_hex0
HEX0[2] <= singlecycle:dut.o_io_hex0
HEX0[3] <= singlecycle:dut.o_io_hex0
HEX0[4] <= singlecycle:dut.o_io_hex0
HEX0[5] <= singlecycle:dut.o_io_hex0
HEX0[6] <= singlecycle:dut.o_io_hex0
HEX1[0] <= singlecycle:dut.o_io_hex1
HEX1[1] <= singlecycle:dut.o_io_hex1
HEX1[2] <= singlecycle:dut.o_io_hex1
HEX1[3] <= singlecycle:dut.o_io_hex1
HEX1[4] <= singlecycle:dut.o_io_hex1
HEX1[5] <= singlecycle:dut.o_io_hex1
HEX1[6] <= singlecycle:dut.o_io_hex1
HEX2[0] <= singlecycle:dut.o_io_hex2
HEX2[1] <= singlecycle:dut.o_io_hex2
HEX2[2] <= singlecycle:dut.o_io_hex2
HEX2[3] <= singlecycle:dut.o_io_hex2
HEX2[4] <= singlecycle:dut.o_io_hex2
HEX2[5] <= singlecycle:dut.o_io_hex2
HEX2[6] <= singlecycle:dut.o_io_hex2
HEX3[0] <= singlecycle:dut.o_io_hex3
HEX3[1] <= singlecycle:dut.o_io_hex3
HEX3[2] <= singlecycle:dut.o_io_hex3
HEX3[3] <= singlecycle:dut.o_io_hex3
HEX3[4] <= singlecycle:dut.o_io_hex3
HEX3[5] <= singlecycle:dut.o_io_hex3
HEX3[6] <= singlecycle:dut.o_io_hex3
HEX4[0] <= singlecycle:dut.o_io_hex4
HEX4[1] <= singlecycle:dut.o_io_hex4
HEX4[2] <= singlecycle:dut.o_io_hex4
HEX4[3] <= singlecycle:dut.o_io_hex4
HEX4[4] <= singlecycle:dut.o_io_hex4
HEX4[5] <= singlecycle:dut.o_io_hex4
HEX4[6] <= singlecycle:dut.o_io_hex4
HEX5[0] <= singlecycle:dut.o_io_hex5
HEX5[1] <= singlecycle:dut.o_io_hex5
HEX5[2] <= singlecycle:dut.o_io_hex5
HEX5[3] <= singlecycle:dut.o_io_hex5
HEX5[4] <= singlecycle:dut.o_io_hex5
HEX5[5] <= singlecycle:dut.o_io_hex5
HEX5[6] <= singlecycle:dut.o_io_hex5
HEX6[0] <= singlecycle:dut.o_io_hex6
HEX6[1] <= singlecycle:dut.o_io_hex6
HEX6[2] <= singlecycle:dut.o_io_hex6
HEX6[3] <= singlecycle:dut.o_io_hex6
HEX6[4] <= singlecycle:dut.o_io_hex6
HEX6[5] <= singlecycle:dut.o_io_hex6
HEX6[6] <= singlecycle:dut.o_io_hex6
HEX7[0] <= singlecycle:dut.o_io_hex7
HEX7[1] <= singlecycle:dut.o_io_hex7
HEX7[2] <= singlecycle:dut.o_io_hex7
HEX7[3] <= singlecycle:dut.o_io_hex7
HEX7[4] <= singlecycle:dut.o_io_hex7
HEX7[5] <= singlecycle:dut.o_io_hex7
HEX7[6] <= singlecycle:dut.o_io_hex7
SRAM_ADDR[0] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[1] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[2] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[3] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[4] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[5] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[6] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[7] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[8] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[9] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[10] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[11] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[12] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[13] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[14] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[15] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[16] <= singlecycle:dut.SRAM_ADDR
SRAM_ADDR[17] <= singlecycle:dut.SRAM_ADDR
SRAM_DQ[0] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[1] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[2] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[3] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[4] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[5] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[6] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[7] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[8] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[9] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[10] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[11] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[12] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[13] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[14] <> singlecycle:dut.SRAM_DQ
SRAM_DQ[15] <> singlecycle:dut.SRAM_DQ
SRAM_CE_N <= singlecycle:dut.SRAM_CE_N
SRAM_WE_N <= singlecycle:dut.SRAM_WE_N
SRAM_LB_N <= singlecycle:dut.SRAM_LB_N
SRAM_UB_N <= singlecycle:dut.SRAM_UB_N
SRAM_OE_N <= singlecycle:dut.SRAM_OE_N


|wrapper|singlecycle:dut
i_clk => i_clk.IN4
i_rst_n => i_rst_n.IN3
i_io_sw[0] => i_io_sw[0].IN1
i_io_sw[1] => i_io_sw[1].IN1
i_io_sw[2] => i_io_sw[2].IN1
i_io_sw[3] => i_io_sw[3].IN1
i_io_sw[4] => i_io_sw[4].IN1
i_io_sw[5] => i_io_sw[5].IN1
i_io_sw[6] => i_io_sw[6].IN1
i_io_sw[7] => i_io_sw[7].IN1
i_io_sw[8] => i_io_sw[8].IN1
i_io_sw[9] => i_io_sw[9].IN1
i_io_sw[10] => i_io_sw[10].IN1
i_io_sw[11] => i_io_sw[11].IN1
i_io_sw[12] => i_io_sw[12].IN1
i_io_sw[13] => i_io_sw[13].IN1
i_io_sw[14] => i_io_sw[14].IN1
i_io_sw[15] => i_io_sw[15].IN1
i_io_sw[16] => i_io_sw[16].IN1
i_io_sw[17] => i_io_sw[17].IN1
i_io_sw[18] => i_io_sw[18].IN1
i_io_sw[19] => i_io_sw[19].IN1
i_io_sw[20] => i_io_sw[20].IN1
i_io_sw[21] => i_io_sw[21].IN1
i_io_sw[22] => i_io_sw[22].IN1
i_io_sw[23] => i_io_sw[23].IN1
i_io_sw[24] => i_io_sw[24].IN1
i_io_sw[25] => i_io_sw[25].IN1
i_io_sw[26] => i_io_sw[26].IN1
i_io_sw[27] => i_io_sw[27].IN1
i_io_sw[28] => i_io_sw[28].IN1
i_io_sw[29] => i_io_sw[29].IN1
i_io_sw[30] => i_io_sw[30].IN1
i_io_sw[31] => i_io_sw[31].IN1
i_io_btn[0] => i_io_btn[0].IN1
i_io_btn[1] => i_io_btn[1].IN1
i_io_btn[2] => i_io_btn[2].IN1
i_io_btn[3] => i_io_btn[3].IN1
i_io_btn[4] => i_io_btn[4].IN1
i_io_btn[5] => i_io_btn[5].IN1
i_io_btn[6] => i_io_btn[6].IN1
i_io_btn[7] => i_io_btn[7].IN1
i_io_btn[8] => i_io_btn[8].IN1
i_io_btn[9] => i_io_btn[9].IN1
i_io_btn[10] => i_io_btn[10].IN1
i_io_btn[11] => i_io_btn[11].IN1
i_io_btn[12] => i_io_btn[12].IN1
i_io_btn[13] => i_io_btn[13].IN1
i_io_btn[14] => i_io_btn[14].IN1
i_io_btn[15] => i_io_btn[15].IN1
i_io_btn[16] => i_io_btn[16].IN1
i_io_btn[17] => i_io_btn[17].IN1
i_io_btn[18] => i_io_btn[18].IN1
i_io_btn[19] => i_io_btn[19].IN1
i_io_btn[20] => i_io_btn[20].IN1
i_io_btn[21] => i_io_btn[21].IN1
i_io_btn[22] => i_io_btn[22].IN1
i_io_btn[23] => i_io_btn[23].IN1
i_io_btn[24] => i_io_btn[24].IN1
i_io_btn[25] => i_io_btn[25].IN1
i_io_btn[26] => i_io_btn[26].IN1
i_io_btn[27] => i_io_btn[27].IN1
i_io_btn[28] => i_io_btn[28].IN1
i_io_btn[29] => i_io_btn[29].IN1
i_io_btn[30] => i_io_btn[30].IN1
i_io_btn[31] => i_io_btn[31].IN1
o_pc_debug[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
o_pc_debug[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
o_insn_vld <= controlunit:controlunit.o_insn_vld
o_io_ledr[0] <= LSU:lsu_block.o_io_ledr
o_io_ledr[1] <= LSU:lsu_block.o_io_ledr
o_io_ledr[2] <= LSU:lsu_block.o_io_ledr
o_io_ledr[3] <= LSU:lsu_block.o_io_ledr
o_io_ledr[4] <= LSU:lsu_block.o_io_ledr
o_io_ledr[5] <= LSU:lsu_block.o_io_ledr
o_io_ledr[6] <= LSU:lsu_block.o_io_ledr
o_io_ledr[7] <= LSU:lsu_block.o_io_ledr
o_io_ledr[8] <= LSU:lsu_block.o_io_ledr
o_io_ledr[9] <= LSU:lsu_block.o_io_ledr
o_io_ledr[10] <= LSU:lsu_block.o_io_ledr
o_io_ledr[11] <= LSU:lsu_block.o_io_ledr
o_io_ledr[12] <= LSU:lsu_block.o_io_ledr
o_io_ledr[13] <= LSU:lsu_block.o_io_ledr
o_io_ledr[14] <= LSU:lsu_block.o_io_ledr
o_io_ledr[15] <= LSU:lsu_block.o_io_ledr
o_io_ledr[16] <= LSU:lsu_block.o_io_ledr
o_io_ledr[17] <= LSU:lsu_block.o_io_ledr
o_io_ledr[18] <= LSU:lsu_block.o_io_ledr
o_io_ledr[19] <= LSU:lsu_block.o_io_ledr
o_io_ledr[20] <= LSU:lsu_block.o_io_ledr
o_io_ledr[21] <= LSU:lsu_block.o_io_ledr
o_io_ledr[22] <= LSU:lsu_block.o_io_ledr
o_io_ledr[23] <= LSU:lsu_block.o_io_ledr
o_io_ledr[24] <= LSU:lsu_block.o_io_ledr
o_io_ledr[25] <= LSU:lsu_block.o_io_ledr
o_io_ledr[26] <= LSU:lsu_block.o_io_ledr
o_io_ledr[27] <= LSU:lsu_block.o_io_ledr
o_io_ledr[28] <= LSU:lsu_block.o_io_ledr
o_io_ledr[29] <= LSU:lsu_block.o_io_ledr
o_io_ledr[30] <= LSU:lsu_block.o_io_ledr
o_io_ledr[31] <= LSU:lsu_block.o_io_ledr
o_io_ledg[0] <= LSU:lsu_block.o_io_ledg
o_io_ledg[1] <= LSU:lsu_block.o_io_ledg
o_io_ledg[2] <= LSU:lsu_block.o_io_ledg
o_io_ledg[3] <= LSU:lsu_block.o_io_ledg
o_io_ledg[4] <= LSU:lsu_block.o_io_ledg
o_io_ledg[5] <= LSU:lsu_block.o_io_ledg
o_io_ledg[6] <= LSU:lsu_block.o_io_ledg
o_io_ledg[7] <= LSU:lsu_block.o_io_ledg
o_io_ledg[8] <= LSU:lsu_block.o_io_ledg
o_io_ledg[9] <= LSU:lsu_block.o_io_ledg
o_io_ledg[10] <= LSU:lsu_block.o_io_ledg
o_io_ledg[11] <= LSU:lsu_block.o_io_ledg
o_io_ledg[12] <= LSU:lsu_block.o_io_ledg
o_io_ledg[13] <= LSU:lsu_block.o_io_ledg
o_io_ledg[14] <= LSU:lsu_block.o_io_ledg
o_io_ledg[15] <= LSU:lsu_block.o_io_ledg
o_io_ledg[16] <= LSU:lsu_block.o_io_ledg
o_io_ledg[17] <= LSU:lsu_block.o_io_ledg
o_io_ledg[18] <= LSU:lsu_block.o_io_ledg
o_io_ledg[19] <= LSU:lsu_block.o_io_ledg
o_io_ledg[20] <= LSU:lsu_block.o_io_ledg
o_io_ledg[21] <= LSU:lsu_block.o_io_ledg
o_io_ledg[22] <= LSU:lsu_block.o_io_ledg
o_io_ledg[23] <= LSU:lsu_block.o_io_ledg
o_io_ledg[24] <= LSU:lsu_block.o_io_ledg
o_io_ledg[25] <= LSU:lsu_block.o_io_ledg
o_io_ledg[26] <= LSU:lsu_block.o_io_ledg
o_io_ledg[27] <= LSU:lsu_block.o_io_ledg
o_io_ledg[28] <= LSU:lsu_block.o_io_ledg
o_io_ledg[29] <= LSU:lsu_block.o_io_ledg
o_io_ledg[30] <= LSU:lsu_block.o_io_ledg
o_io_ledg[31] <= LSU:lsu_block.o_io_ledg
o_io_hex0[0] <= LSU:lsu_block.o_io_hex0
o_io_hex0[1] <= LSU:lsu_block.o_io_hex0
o_io_hex0[2] <= LSU:lsu_block.o_io_hex0
o_io_hex0[3] <= LSU:lsu_block.o_io_hex0
o_io_hex0[4] <= LSU:lsu_block.o_io_hex0
o_io_hex0[5] <= LSU:lsu_block.o_io_hex0
o_io_hex0[6] <= LSU:lsu_block.o_io_hex0
o_io_hex1[0] <= LSU:lsu_block.o_io_hex1
o_io_hex1[1] <= LSU:lsu_block.o_io_hex1
o_io_hex1[2] <= LSU:lsu_block.o_io_hex1
o_io_hex1[3] <= LSU:lsu_block.o_io_hex1
o_io_hex1[4] <= LSU:lsu_block.o_io_hex1
o_io_hex1[5] <= LSU:lsu_block.o_io_hex1
o_io_hex1[6] <= LSU:lsu_block.o_io_hex1
o_io_hex2[0] <= LSU:lsu_block.o_io_hex2
o_io_hex2[1] <= LSU:lsu_block.o_io_hex2
o_io_hex2[2] <= LSU:lsu_block.o_io_hex2
o_io_hex2[3] <= LSU:lsu_block.o_io_hex2
o_io_hex2[4] <= LSU:lsu_block.o_io_hex2
o_io_hex2[5] <= LSU:lsu_block.o_io_hex2
o_io_hex2[6] <= LSU:lsu_block.o_io_hex2
o_io_hex3[0] <= LSU:lsu_block.o_io_hex3
o_io_hex3[1] <= LSU:lsu_block.o_io_hex3
o_io_hex3[2] <= LSU:lsu_block.o_io_hex3
o_io_hex3[3] <= LSU:lsu_block.o_io_hex3
o_io_hex3[4] <= LSU:lsu_block.o_io_hex3
o_io_hex3[5] <= LSU:lsu_block.o_io_hex3
o_io_hex3[6] <= LSU:lsu_block.o_io_hex3
o_io_hex4[0] <= LSU:lsu_block.o_io_hex4
o_io_hex4[1] <= LSU:lsu_block.o_io_hex4
o_io_hex4[2] <= LSU:lsu_block.o_io_hex4
o_io_hex4[3] <= LSU:lsu_block.o_io_hex4
o_io_hex4[4] <= LSU:lsu_block.o_io_hex4
o_io_hex4[5] <= LSU:lsu_block.o_io_hex4
o_io_hex4[6] <= LSU:lsu_block.o_io_hex4
o_io_hex5[0] <= LSU:lsu_block.o_io_hex5
o_io_hex5[1] <= LSU:lsu_block.o_io_hex5
o_io_hex5[2] <= LSU:lsu_block.o_io_hex5
o_io_hex5[3] <= LSU:lsu_block.o_io_hex5
o_io_hex5[4] <= LSU:lsu_block.o_io_hex5
o_io_hex5[5] <= LSU:lsu_block.o_io_hex5
o_io_hex5[6] <= LSU:lsu_block.o_io_hex5
o_io_hex6[0] <= LSU:lsu_block.o_io_hex6
o_io_hex6[1] <= LSU:lsu_block.o_io_hex6
o_io_hex6[2] <= LSU:lsu_block.o_io_hex6
o_io_hex6[3] <= LSU:lsu_block.o_io_hex6
o_io_hex6[4] <= LSU:lsu_block.o_io_hex6
o_io_hex6[5] <= LSU:lsu_block.o_io_hex6
o_io_hex6[6] <= LSU:lsu_block.o_io_hex6
o_io_hex7[0] <= LSU:lsu_block.o_io_hex7
o_io_hex7[1] <= LSU:lsu_block.o_io_hex7
o_io_hex7[2] <= LSU:lsu_block.o_io_hex7
o_io_hex7[3] <= LSU:lsu_block.o_io_hex7
o_io_hex7[4] <= LSU:lsu_block.o_io_hex7
o_io_hex7[5] <= LSU:lsu_block.o_io_hex7
o_io_hex7[6] <= LSU:lsu_block.o_io_hex7
o_io_lcd[0] <= LSU:lsu_block.o_io_lcd
o_io_lcd[1] <= LSU:lsu_block.o_io_lcd
o_io_lcd[2] <= LSU:lsu_block.o_io_lcd
o_io_lcd[3] <= LSU:lsu_block.o_io_lcd
o_io_lcd[4] <= LSU:lsu_block.o_io_lcd
o_io_lcd[5] <= LSU:lsu_block.o_io_lcd
o_io_lcd[6] <= LSU:lsu_block.o_io_lcd
o_io_lcd[7] <= LSU:lsu_block.o_io_lcd
o_io_lcd[8] <= LSU:lsu_block.o_io_lcd
o_io_lcd[9] <= LSU:lsu_block.o_io_lcd
o_io_lcd[10] <= LSU:lsu_block.o_io_lcd
o_io_lcd[11] <= LSU:lsu_block.o_io_lcd
o_io_lcd[12] <= LSU:lsu_block.o_io_lcd
o_io_lcd[13] <= LSU:lsu_block.o_io_lcd
o_io_lcd[14] <= LSU:lsu_block.o_io_lcd
o_io_lcd[15] <= LSU:lsu_block.o_io_lcd
o_io_lcd[16] <= LSU:lsu_block.o_io_lcd
o_io_lcd[17] <= LSU:lsu_block.o_io_lcd
o_io_lcd[18] <= LSU:lsu_block.o_io_lcd
o_io_lcd[19] <= LSU:lsu_block.o_io_lcd
o_io_lcd[20] <= LSU:lsu_block.o_io_lcd
o_io_lcd[21] <= LSU:lsu_block.o_io_lcd
o_io_lcd[22] <= LSU:lsu_block.o_io_lcd
o_io_lcd[23] <= LSU:lsu_block.o_io_lcd
o_io_lcd[24] <= LSU:lsu_block.o_io_lcd
o_io_lcd[25] <= LSU:lsu_block.o_io_lcd
o_io_lcd[26] <= LSU:lsu_block.o_io_lcd
o_io_lcd[27] <= LSU:lsu_block.o_io_lcd
o_io_lcd[28] <= LSU:lsu_block.o_io_lcd
o_io_lcd[29] <= LSU:lsu_block.o_io_lcd
o_io_lcd[30] <= LSU:lsu_block.o_io_lcd
o_io_lcd[31] <= LSU:lsu_block.o_io_lcd
SRAM_ADDR[0] <= LSU:lsu_block.sram_addr
SRAM_ADDR[1] <= LSU:lsu_block.sram_addr
SRAM_ADDR[2] <= LSU:lsu_block.sram_addr
SRAM_ADDR[3] <= LSU:lsu_block.sram_addr
SRAM_ADDR[4] <= LSU:lsu_block.sram_addr
SRAM_ADDR[5] <= LSU:lsu_block.sram_addr
SRAM_ADDR[6] <= LSU:lsu_block.sram_addr
SRAM_ADDR[7] <= LSU:lsu_block.sram_addr
SRAM_ADDR[8] <= LSU:lsu_block.sram_addr
SRAM_ADDR[9] <= LSU:lsu_block.sram_addr
SRAM_ADDR[10] <= LSU:lsu_block.sram_addr
SRAM_ADDR[11] <= LSU:lsu_block.sram_addr
SRAM_ADDR[12] <= LSU:lsu_block.sram_addr
SRAM_ADDR[13] <= LSU:lsu_block.sram_addr
SRAM_ADDR[14] <= LSU:lsu_block.sram_addr
SRAM_ADDR[15] <= LSU:lsu_block.sram_addr
SRAM_ADDR[16] <= LSU:lsu_block.sram_addr
SRAM_ADDR[17] <= LSU:lsu_block.sram_addr
SRAM_DQ[0] <> LSU:lsu_block.sram_dq
SRAM_DQ[1] <> LSU:lsu_block.sram_dq
SRAM_DQ[2] <> LSU:lsu_block.sram_dq
SRAM_DQ[3] <> LSU:lsu_block.sram_dq
SRAM_DQ[4] <> LSU:lsu_block.sram_dq
SRAM_DQ[5] <> LSU:lsu_block.sram_dq
SRAM_DQ[6] <> LSU:lsu_block.sram_dq
SRAM_DQ[7] <> LSU:lsu_block.sram_dq
SRAM_DQ[8] <> LSU:lsu_block.sram_dq
SRAM_DQ[9] <> LSU:lsu_block.sram_dq
SRAM_DQ[10] <> LSU:lsu_block.sram_dq
SRAM_DQ[11] <> LSU:lsu_block.sram_dq
SRAM_DQ[12] <> LSU:lsu_block.sram_dq
SRAM_DQ[13] <> LSU:lsu_block.sram_dq
SRAM_DQ[14] <> LSU:lsu_block.sram_dq
SRAM_DQ[15] <> LSU:lsu_block.sram_dq
SRAM_CE_N <= LSU:lsu_block.sram_ce_n
SRAM_WE_N <= LSU:lsu_block.sram_we_n
SRAM_LB_N <= LSU:lsu_block.sram_lb_n
SRAM_UB_N <= LSU:lsu_block.sram_ub_n
SRAM_OE_N <= LSU:lsu_block.sram_oe_n


|wrapper|singlecycle:dut|controlunit:controlunit
instr[0] => Decoder1.IN6
instr[1] => Decoder1.IN5
instr[2] => Decoder1.IN4
instr[3] => Decoder1.IN3
instr[4] => Decoder1.IN2
instr[5] => Decoder1.IN1
instr[6] => Decoder1.IN0
instr[7] => ~NO_FANOUT~
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => ~NO_FANOUT~
instr[12] => Mux0.IN10
instr[12] => Decoder0.IN2
instr[12] => Equal0.IN5
instr[12] => Equal1.IN5
instr[12] => Mux1.IN9
instr[12] => Mux2.IN8
instr[13] => Mux0.IN9
instr[13] => Decoder0.IN1
instr[13] => Equal0.IN4
instr[13] => Equal1.IN4
instr[13] => Mux1.IN8
instr[13] => Mux2.IN7
instr[14] => Mux0.IN8
instr[14] => Decoder0.IN0
instr[14] => Equal0.IN3
instr[14] => Equal1.IN3
instr[14] => Mux1.IN7
instr[14] => Mux2.IN6
instr[15] => ~NO_FANOUT~
instr[16] => ~NO_FANOUT~
instr[17] => ~NO_FANOUT~
instr[18] => ~NO_FANOUT~
instr[19] => ~NO_FANOUT~
instr[20] => ~NO_FANOUT~
instr[21] => ~NO_FANOUT~
instr[22] => ~NO_FANOUT~
instr[23] => ~NO_FANOUT~
instr[24] => ~NO_FANOUT~
instr[25] => ~NO_FANOUT~
instr[26] => ~NO_FANOUT~
instr[27] => ~NO_FANOUT~
instr[28] => ~NO_FANOUT~
instr[29] => ~NO_FANOUT~
instr[30] => Mux1.IN10
instr[30] => Mux2.IN9
instr[30] => Mux2.IN10
instr[31] => ~NO_FANOUT~
br_less => Mux0.IN5
br_less => Mux0.IN6
br_less => Mux0.IN3
br_less => Mux0.IN4
br_equal => Mux0.IN7
br_equal => Mux0.IN2
pc_sel <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
br_un <= br_un.DB_MAX_OUTPUT_PORT_TYPE
rd_wren <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
mem_wren <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
mem_rden <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
op_a_sel <= op_a_sel.DB_MAX_OUTPUT_PORT_TYPE
op_b_sel <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
wb_sel[0] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
wb_sel[1] <= pc_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
alu_op[3] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
w_b_LSU <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
l_unsigned <= l_unsigned.DB_MAX_OUTPUT_PORT_TYPE
o_insn_vld <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|pc_reg:pc_reg_block
i_clk => pc[0]~reg0.CLK
i_clk => pc[1]~reg0.CLK
i_clk => pc[2]~reg0.CLK
i_clk => pc[3]~reg0.CLK
i_clk => pc[4]~reg0.CLK
i_clk => pc[5]~reg0.CLK
i_clk => pc[6]~reg0.CLK
i_clk => pc[7]~reg0.CLK
i_clk => pc[8]~reg0.CLK
i_clk => pc[9]~reg0.CLK
i_clk => pc[10]~reg0.CLK
i_clk => pc[11]~reg0.CLK
i_clk => pc[12]~reg0.CLK
i_clk => pc[13]~reg0.CLK
i_clk => pc[14]~reg0.CLK
i_clk => pc[15]~reg0.CLK
i_clk => pc[16]~reg0.CLK
i_clk => pc[17]~reg0.CLK
i_clk => pc[18]~reg0.CLK
i_clk => pc[19]~reg0.CLK
i_clk => pc[20]~reg0.CLK
i_clk => pc[21]~reg0.CLK
i_clk => pc[22]~reg0.CLK
i_clk => pc[23]~reg0.CLK
i_clk => pc[24]~reg0.CLK
i_clk => pc[25]~reg0.CLK
i_clk => pc[26]~reg0.CLK
i_clk => pc[27]~reg0.CLK
i_clk => pc[28]~reg0.CLK
i_clk => pc[29]~reg0.CLK
i_clk => pc[30]~reg0.CLK
i_clk => pc[31]~reg0.CLK
i_rst_n => pc[0]~reg0.ACLR
i_rst_n => pc[1]~reg0.ACLR
i_rst_n => pc[2]~reg0.ACLR
i_rst_n => pc[3]~reg0.ACLR
i_rst_n => pc[4]~reg0.ACLR
i_rst_n => pc[5]~reg0.ACLR
i_rst_n => pc[6]~reg0.ACLR
i_rst_n => pc[7]~reg0.ACLR
i_rst_n => pc[8]~reg0.ACLR
i_rst_n => pc[9]~reg0.ACLR
i_rst_n => pc[10]~reg0.ACLR
i_rst_n => pc[11]~reg0.ACLR
i_rst_n => pc[12]~reg0.ACLR
i_rst_n => pc[13]~reg0.ACLR
i_rst_n => pc[14]~reg0.ACLR
i_rst_n => pc[15]~reg0.ACLR
i_rst_n => pc[16]~reg0.ACLR
i_rst_n => pc[17]~reg0.ACLR
i_rst_n => pc[18]~reg0.ACLR
i_rst_n => pc[19]~reg0.ACLR
i_rst_n => pc[20]~reg0.ACLR
i_rst_n => pc[21]~reg0.ACLR
i_rst_n => pc[22]~reg0.ACLR
i_rst_n => pc[23]~reg0.ACLR
i_rst_n => pc[24]~reg0.ACLR
i_rst_n => pc[25]~reg0.ACLR
i_rst_n => pc[26]~reg0.ACLR
i_rst_n => pc[27]~reg0.ACLR
i_rst_n => pc[28]~reg0.ACLR
i_rst_n => pc[29]~reg0.ACLR
i_rst_n => pc[30]~reg0.ACLR
i_rst_n => pc[31]~reg0.ACLR
pc_next[0] => pc[0]~reg0.DATAIN
pc_next[1] => pc[1]~reg0.DATAIN
pc_next[2] => pc[2]~reg0.DATAIN
pc_next[3] => pc[3]~reg0.DATAIN
pc_next[4] => pc[4]~reg0.DATAIN
pc_next[5] => pc[5]~reg0.DATAIN
pc_next[6] => pc[6]~reg0.DATAIN
pc_next[7] => pc[7]~reg0.DATAIN
pc_next[8] => pc[8]~reg0.DATAIN
pc_next[9] => pc[9]~reg0.DATAIN
pc_next[10] => pc[10]~reg0.DATAIN
pc_next[11] => pc[11]~reg0.DATAIN
pc_next[12] => pc[12]~reg0.DATAIN
pc_next[13] => pc[13]~reg0.DATAIN
pc_next[14] => pc[14]~reg0.DATAIN
pc_next[15] => pc[15]~reg0.DATAIN
pc_next[16] => pc[16]~reg0.DATAIN
pc_next[17] => pc[17]~reg0.DATAIN
pc_next[18] => pc[18]~reg0.DATAIN
pc_next[19] => pc[19]~reg0.DATAIN
pc_next[20] => pc[20]~reg0.DATAIN
pc_next[21] => pc[21]~reg0.DATAIN
pc_next[22] => pc[22]~reg0.DATAIN
pc_next[23] => pc[23]~reg0.DATAIN
pc_next[24] => pc[24]~reg0.DATAIN
pc_next[25] => pc[25]~reg0.DATAIN
pc_next[26] => pc[26]~reg0.DATAIN
pc_next[27] => pc[27]~reg0.DATAIN
pc_next[28] => pc[28]~reg0.DATAIN
pc_next[29] => pc[29]~reg0.DATAIN
pc_next[30] => pc[30]~reg0.DATAIN
pc_next[31] => pc[31]~reg0.DATAIN
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|pc_plus4:pc_plus4_block
pc[0] => pc_four[0].DATAIN
pc[1] => pc_four[1].DATAIN
pc[2] => Add0.IN60
pc[3] => Add0.IN59
pc[4] => Add0.IN58
pc[5] => Add0.IN57
pc[6] => Add0.IN56
pc[7] => Add0.IN55
pc[8] => Add0.IN54
pc[9] => Add0.IN53
pc[10] => Add0.IN52
pc[11] => Add0.IN51
pc[12] => Add0.IN50
pc[13] => Add0.IN49
pc[14] => Add0.IN48
pc[15] => Add0.IN47
pc[16] => Add0.IN46
pc[17] => Add0.IN45
pc[18] => Add0.IN44
pc[19] => Add0.IN43
pc[20] => Add0.IN42
pc[21] => Add0.IN41
pc[22] => Add0.IN40
pc[23] => Add0.IN39
pc[24] => Add0.IN38
pc[25] => Add0.IN37
pc[26] => Add0.IN36
pc[27] => Add0.IN35
pc[28] => Add0.IN34
pc[29] => Add0.IN33
pc[30] => Add0.IN32
pc[31] => Add0.IN31
pc_four[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_four[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_four[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_four[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|imem:imem_block
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
i_imem_addr[0] => ~NO_FANOUT~
i_imem_addr[1] => ~NO_FANOUT~
i_imem_addr[2] => mem.RADDR
i_imem_addr[3] => mem.RADDR1
i_imem_addr[4] => mem.RADDR2
i_imem_addr[5] => mem.RADDR3
i_imem_addr[6] => mem.RADDR4
i_imem_addr[7] => mem.RADDR5
i_imem_addr[8] => mem.RADDR6
i_imem_addr[9] => mem.RADDR7
i_imem_addr[10] => mem.RADDR8
i_imem_addr[11] => mem.RADDR9
i_imem_addr[12] => mem.RADDR10
i_imem_addr[13] => ~NO_FANOUT~
i_imem_addr[14] => ~NO_FANOUT~
i_imem_addr[15] => ~NO_FANOUT~
i_imem_addr[16] => ~NO_FANOUT~
i_imem_addr[17] => ~NO_FANOUT~
i_imem_addr[18] => ~NO_FANOUT~
i_imem_addr[19] => ~NO_FANOUT~
i_imem_addr[20] => ~NO_FANOUT~
i_imem_addr[21] => ~NO_FANOUT~
i_imem_addr[22] => ~NO_FANOUT~
i_imem_addr[23] => ~NO_FANOUT~
i_imem_addr[24] => ~NO_FANOUT~
i_imem_addr[25] => ~NO_FANOUT~
i_imem_addr[26] => ~NO_FANOUT~
i_imem_addr[27] => ~NO_FANOUT~
i_imem_addr[28] => ~NO_FANOUT~
i_imem_addr[29] => ~NO_FANOUT~
i_imem_addr[30] => ~NO_FANOUT~
i_imem_addr[31] => ~NO_FANOUT~
o_imem_data[0] <= mem.DATAOUT
o_imem_data[1] <= mem.DATAOUT1
o_imem_data[2] <= mem.DATAOUT2
o_imem_data[3] <= mem.DATAOUT3
o_imem_data[4] <= mem.DATAOUT4
o_imem_data[5] <= mem.DATAOUT5
o_imem_data[6] <= mem.DATAOUT6
o_imem_data[7] <= mem.DATAOUT7
o_imem_data[8] <= mem.DATAOUT8
o_imem_data[9] <= mem.DATAOUT9
o_imem_data[10] <= mem.DATAOUT10
o_imem_data[11] <= mem.DATAOUT11
o_imem_data[12] <= mem.DATAOUT12
o_imem_data[13] <= mem.DATAOUT13
o_imem_data[14] <= mem.DATAOUT14
o_imem_data[15] <= mem.DATAOUT15
o_imem_data[16] <= mem.DATAOUT16
o_imem_data[17] <= mem.DATAOUT17
o_imem_data[18] <= mem.DATAOUT18
o_imem_data[19] <= mem.DATAOUT19
o_imem_data[20] <= mem.DATAOUT20
o_imem_data[21] <= mem.DATAOUT21
o_imem_data[22] <= mem.DATAOUT22
o_imem_data[23] <= mem.DATAOUT23
o_imem_data[24] <= mem.DATAOUT24
o_imem_data[25] <= mem.DATAOUT25
o_imem_data[26] <= mem.DATAOUT26
o_imem_data[27] <= mem.DATAOUT27
o_imem_data[28] <= mem.DATAOUT28
o_imem_data[29] <= mem.DATAOUT29
o_imem_data[30] <= mem.DATAOUT30
o_imem_data[31] <= mem.DATAOUT31


|wrapper|singlecycle:dut|immGen:immGen_block
instr[0] => Decoder0.IN6
instr[1] => Decoder0.IN5
instr[2] => Decoder0.IN4
instr[3] => Decoder0.IN3
instr[4] => Decoder0.IN2
instr[5] => Decoder0.IN1
instr[6] => Decoder0.IN0
instr[7] => Selector19.IN7
instr[7] => Selector24.IN5
instr[8] => Selector23.IN5
instr[9] => Selector22.IN5
instr[10] => Selector21.IN5
instr[11] => Selector20.IN5
instr[12] => Selector18.IN5
instr[13] => Selector17.IN5
instr[14] => Selector16.IN5
instr[15] => Selector15.IN5
instr[16] => Selector14.IN5
instr[17] => Selector13.IN5
instr[18] => Selector12.IN5
instr[19] => Selector11.IN5
instr[20] => Selector10.IN5
instr[20] => Selector19.IN6
instr[20] => Selector24.IN4
instr[21] => Selector9.IN5
instr[21] => Selector23.IN4
instr[22] => Selector8.IN5
instr[22] => Selector22.IN4
instr[23] => Selector7.IN5
instr[23] => Selector21.IN4
instr[24] => Selector6.IN5
instr[24] => Selector20.IN4
instr[25] => Selector5.IN5
instr[25] => immediate.DATAB
instr[26] => Selector4.IN5
instr[26] => immediate.DATAB
instr[27] => Selector3.IN5
instr[27] => immediate.DATAB
instr[28] => Selector2.IN5
instr[28] => immediate.DATAB
instr[29] => Selector1.IN5
instr[29] => immediate.DATAB
instr[30] => Selector0.IN5
instr[30] => immediate.DATAB
instr[31] => immediate.DATAB
instr[31] => Selector0.IN4
instr[31] => Selector1.IN4
instr[31] => Selector2.IN4
instr[31] => Selector3.IN4
instr[31] => Selector4.IN4
instr[31] => Selector5.IN4
instr[31] => Selector6.IN4
instr[31] => Selector7.IN4
instr[31] => Selector8.IN4
instr[31] => Selector9.IN4
instr[31] => Selector10.IN4
instr[31] => Selector11.IN4
instr[31] => Selector12.IN4
instr[31] => Selector13.IN4
instr[31] => Selector14.IN4
instr[31] => Selector15.IN4
instr[31] => Selector16.IN4
instr[31] => Selector17.IN4
instr[31] => Selector18.IN4
instr[31] => Selector19.IN5
immediate[0] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= immediate.DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= immediate.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rst_n => _.IN1
i_rd_wren => i_rd_wren.IN1
i_clk => i_clk.IN32
i_rs1_addr[0] => MUX:muxA.sel[0]
i_rs1_addr[1] => MUX:muxA.sel[1]
i_rs1_addr[2] => MUX:muxA.sel[2]
i_rs1_addr[3] => MUX:muxA.sel[3]
i_rs1_addr[4] => MUX:muxA.sel[4]
i_rs2_addr[0] => MUX:muxB.sel[0]
i_rs2_addr[1] => MUX:muxB.sel[1]
i_rs2_addr[2] => MUX:muxB.sel[2]
i_rs2_addr[3] => MUX:muxB.sel[3]
i_rs2_addr[4] => MUX:muxB.sel[4]
i_rd_addr[0] => i_rd_addr[0].IN1
i_rd_addr[1] => i_rd_addr[1].IN1
i_rd_addr[2] => i_rd_addr[2].IN1
i_rd_addr[3] => i_rd_addr[3].IN1
i_rd_addr[4] => i_rd_addr[4].IN1
i_rd_data[0] => i_rd_data[0].IN31
i_rd_data[1] => i_rd_data[1].IN31
i_rd_data[2] => i_rd_data[2].IN31
i_rd_data[3] => i_rd_data[3].IN31
i_rd_data[4] => i_rd_data[4].IN31
i_rd_data[5] => i_rd_data[5].IN31
i_rd_data[6] => i_rd_data[6].IN31
i_rd_data[7] => i_rd_data[7].IN31
i_rd_data[8] => i_rd_data[8].IN31
i_rd_data[9] => i_rd_data[9].IN31
i_rd_data[10] => i_rd_data[10].IN31
i_rd_data[11] => i_rd_data[11].IN31
i_rd_data[12] => i_rd_data[12].IN31
i_rd_data[13] => i_rd_data[13].IN31
i_rd_data[14] => i_rd_data[14].IN31
i_rd_data[15] => i_rd_data[15].IN31
i_rd_data[16] => i_rd_data[16].IN31
i_rd_data[17] => i_rd_data[17].IN31
i_rd_data[18] => i_rd_data[18].IN31
i_rd_data[19] => i_rd_data[19].IN31
i_rd_data[20] => i_rd_data[20].IN31
i_rd_data[21] => i_rd_data[21].IN31
i_rd_data[22] => i_rd_data[22].IN31
i_rd_data[23] => i_rd_data[23].IN31
i_rd_data[24] => i_rd_data[24].IN31
i_rd_data[25] => i_rd_data[25].IN31
i_rd_data[26] => i_rd_data[26].IN31
i_rd_data[27] => i_rd_data[27].IN31
i_rd_data[28] => i_rd_data[28].IN31
i_rd_data[29] => i_rd_data[29].IN31
i_rd_data[30] => i_rd_data[30].IN31
i_rd_data[31] => i_rd_data[31].IN31
o_rs1_data[0] <= MUX:muxA.y[0]
o_rs1_data[1] <= MUX:muxA.y[1]
o_rs1_data[2] <= MUX:muxA.y[2]
o_rs1_data[3] <= MUX:muxA.y[3]
o_rs1_data[4] <= MUX:muxA.y[4]
o_rs1_data[5] <= MUX:muxA.y[5]
o_rs1_data[6] <= MUX:muxA.y[6]
o_rs1_data[7] <= MUX:muxA.y[7]
o_rs1_data[8] <= MUX:muxA.y[8]
o_rs1_data[9] <= MUX:muxA.y[9]
o_rs1_data[10] <= MUX:muxA.y[10]
o_rs1_data[11] <= MUX:muxA.y[11]
o_rs1_data[12] <= MUX:muxA.y[12]
o_rs1_data[13] <= MUX:muxA.y[13]
o_rs1_data[14] <= MUX:muxA.y[14]
o_rs1_data[15] <= MUX:muxA.y[15]
o_rs1_data[16] <= MUX:muxA.y[16]
o_rs1_data[17] <= MUX:muxA.y[17]
o_rs1_data[18] <= MUX:muxA.y[18]
o_rs1_data[19] <= MUX:muxA.y[19]
o_rs1_data[20] <= MUX:muxA.y[20]
o_rs1_data[21] <= MUX:muxA.y[21]
o_rs1_data[22] <= MUX:muxA.y[22]
o_rs1_data[23] <= MUX:muxA.y[23]
o_rs1_data[24] <= MUX:muxA.y[24]
o_rs1_data[25] <= MUX:muxA.y[25]
o_rs1_data[26] <= MUX:muxA.y[26]
o_rs1_data[27] <= MUX:muxA.y[27]
o_rs1_data[28] <= MUX:muxA.y[28]
o_rs1_data[29] <= MUX:muxA.y[29]
o_rs1_data[30] <= MUX:muxA.y[30]
o_rs1_data[31] <= MUX:muxA.y[31]
o_rs2_data[0] <= MUX:muxB.y[0]
o_rs2_data[1] <= MUX:muxB.y[1]
o_rs2_data[2] <= MUX:muxB.y[2]
o_rs2_data[3] <= MUX:muxB.y[3]
o_rs2_data[4] <= MUX:muxB.y[4]
o_rs2_data[5] <= MUX:muxB.y[5]
o_rs2_data[6] <= MUX:muxB.y[6]
o_rs2_data[7] <= MUX:muxB.y[7]
o_rs2_data[8] <= MUX:muxB.y[8]
o_rs2_data[9] <= MUX:muxB.y[9]
o_rs2_data[10] <= MUX:muxB.y[10]
o_rs2_data[11] <= MUX:muxB.y[11]
o_rs2_data[12] <= MUX:muxB.y[12]
o_rs2_data[13] <= MUX:muxB.y[13]
o_rs2_data[14] <= MUX:muxB.y[14]
o_rs2_data[15] <= MUX:muxB.y[15]
o_rs2_data[16] <= MUX:muxB.y[16]
o_rs2_data[17] <= MUX:muxB.y[17]
o_rs2_data[18] <= MUX:muxB.y[18]
o_rs2_data[19] <= MUX:muxB.y[19]
o_rs2_data[20] <= MUX:muxB.y[20]
o_rs2_data[21] <= MUX:muxB.y[21]
o_rs2_data[22] <= MUX:muxB.y[22]
o_rs2_data[23] <= MUX:muxB.y[23]
o_rs2_data[24] <= MUX:muxB.y[24]
o_rs2_data[25] <= MUX:muxB.y[25]
o_rs2_data[26] <= MUX:muxB.y[26]
o_rs2_data[27] <= MUX:muxB.y[27]
o_rs2_data[28] <= MUX:muxB.y[28]
o_rs2_data[29] <= MUX:muxB.y[29]
o_rs2_data[30] <= MUX:muxB.y[30]
o_rs2_data[31] <= MUX:muxB.y[31]


|wrapper|singlecycle:dut|regfile:regfile_block|MUX2:rdaddr_en
A[0] => out.DATAB
A[1] => out.DATAB
A[2] => out.DATAB
A[3] => out.DATAB
A[4] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|decoder_5to32:decoder5_32
x[0] => Decoder0.IN4
x[1] => Decoder0.IN3
x[2] => Decoder0.IN2
x[3] => Decoder0.IN1
x[4] => Decoder0.IN0
en[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[15] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[16] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[17] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[18] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[21] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[22] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[23] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[24] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[25] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[26] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[27] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[28] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[29] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[30] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
en[31] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[0].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[1].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[2].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[3].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[4].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[5].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[6].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[7].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[8].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[9].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[10].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[11].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[12].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[13].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[14].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[15].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[16].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[17].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[18].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[19].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[20].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[21].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[22].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[23].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[24].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[25].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[26].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[27].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[28].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[29].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[30].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|register:register_loop[31].register_inst
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|MUX:muxA
d[0][0] => Mux31.IN31
d[0][1] => Mux30.IN31
d[0][2] => Mux29.IN31
d[0][3] => Mux28.IN31
d[0][4] => Mux27.IN31
d[0][5] => Mux26.IN31
d[0][6] => Mux25.IN31
d[0][7] => Mux24.IN31
d[0][8] => Mux23.IN31
d[0][9] => Mux22.IN31
d[0][10] => Mux21.IN31
d[0][11] => Mux20.IN31
d[0][12] => Mux19.IN31
d[0][13] => Mux18.IN31
d[0][14] => Mux17.IN31
d[0][15] => Mux16.IN31
d[0][16] => Mux15.IN31
d[0][17] => Mux14.IN31
d[0][18] => Mux13.IN31
d[0][19] => Mux12.IN31
d[0][20] => Mux11.IN31
d[0][21] => Mux10.IN31
d[0][22] => Mux9.IN31
d[0][23] => Mux8.IN31
d[0][24] => Mux7.IN31
d[0][25] => Mux6.IN31
d[0][26] => Mux5.IN31
d[0][27] => Mux4.IN31
d[0][28] => Mux3.IN31
d[0][29] => Mux2.IN31
d[0][30] => Mux1.IN31
d[0][31] => Mux0.IN31
d[1][0] => Mux31.IN30
d[1][1] => Mux30.IN30
d[1][2] => Mux29.IN30
d[1][3] => Mux28.IN30
d[1][4] => Mux27.IN30
d[1][5] => Mux26.IN30
d[1][6] => Mux25.IN30
d[1][7] => Mux24.IN30
d[1][8] => Mux23.IN30
d[1][9] => Mux22.IN30
d[1][10] => Mux21.IN30
d[1][11] => Mux20.IN30
d[1][12] => Mux19.IN30
d[1][13] => Mux18.IN30
d[1][14] => Mux17.IN30
d[1][15] => Mux16.IN30
d[1][16] => Mux15.IN30
d[1][17] => Mux14.IN30
d[1][18] => Mux13.IN30
d[1][19] => Mux12.IN30
d[1][20] => Mux11.IN30
d[1][21] => Mux10.IN30
d[1][22] => Mux9.IN30
d[1][23] => Mux8.IN30
d[1][24] => Mux7.IN30
d[1][25] => Mux6.IN30
d[1][26] => Mux5.IN30
d[1][27] => Mux4.IN30
d[1][28] => Mux3.IN30
d[1][29] => Mux2.IN30
d[1][30] => Mux1.IN30
d[1][31] => Mux0.IN30
d[2][0] => Mux31.IN29
d[2][1] => Mux30.IN29
d[2][2] => Mux29.IN29
d[2][3] => Mux28.IN29
d[2][4] => Mux27.IN29
d[2][5] => Mux26.IN29
d[2][6] => Mux25.IN29
d[2][7] => Mux24.IN29
d[2][8] => Mux23.IN29
d[2][9] => Mux22.IN29
d[2][10] => Mux21.IN29
d[2][11] => Mux20.IN29
d[2][12] => Mux19.IN29
d[2][13] => Mux18.IN29
d[2][14] => Mux17.IN29
d[2][15] => Mux16.IN29
d[2][16] => Mux15.IN29
d[2][17] => Mux14.IN29
d[2][18] => Mux13.IN29
d[2][19] => Mux12.IN29
d[2][20] => Mux11.IN29
d[2][21] => Mux10.IN29
d[2][22] => Mux9.IN29
d[2][23] => Mux8.IN29
d[2][24] => Mux7.IN29
d[2][25] => Mux6.IN29
d[2][26] => Mux5.IN29
d[2][27] => Mux4.IN29
d[2][28] => Mux3.IN29
d[2][29] => Mux2.IN29
d[2][30] => Mux1.IN29
d[2][31] => Mux0.IN29
d[3][0] => Mux31.IN28
d[3][1] => Mux30.IN28
d[3][2] => Mux29.IN28
d[3][3] => Mux28.IN28
d[3][4] => Mux27.IN28
d[3][5] => Mux26.IN28
d[3][6] => Mux25.IN28
d[3][7] => Mux24.IN28
d[3][8] => Mux23.IN28
d[3][9] => Mux22.IN28
d[3][10] => Mux21.IN28
d[3][11] => Mux20.IN28
d[3][12] => Mux19.IN28
d[3][13] => Mux18.IN28
d[3][14] => Mux17.IN28
d[3][15] => Mux16.IN28
d[3][16] => Mux15.IN28
d[3][17] => Mux14.IN28
d[3][18] => Mux13.IN28
d[3][19] => Mux12.IN28
d[3][20] => Mux11.IN28
d[3][21] => Mux10.IN28
d[3][22] => Mux9.IN28
d[3][23] => Mux8.IN28
d[3][24] => Mux7.IN28
d[3][25] => Mux6.IN28
d[3][26] => Mux5.IN28
d[3][27] => Mux4.IN28
d[3][28] => Mux3.IN28
d[3][29] => Mux2.IN28
d[3][30] => Mux1.IN28
d[3][31] => Mux0.IN28
d[4][0] => Mux31.IN27
d[4][1] => Mux30.IN27
d[4][2] => Mux29.IN27
d[4][3] => Mux28.IN27
d[4][4] => Mux27.IN27
d[4][5] => Mux26.IN27
d[4][6] => Mux25.IN27
d[4][7] => Mux24.IN27
d[4][8] => Mux23.IN27
d[4][9] => Mux22.IN27
d[4][10] => Mux21.IN27
d[4][11] => Mux20.IN27
d[4][12] => Mux19.IN27
d[4][13] => Mux18.IN27
d[4][14] => Mux17.IN27
d[4][15] => Mux16.IN27
d[4][16] => Mux15.IN27
d[4][17] => Mux14.IN27
d[4][18] => Mux13.IN27
d[4][19] => Mux12.IN27
d[4][20] => Mux11.IN27
d[4][21] => Mux10.IN27
d[4][22] => Mux9.IN27
d[4][23] => Mux8.IN27
d[4][24] => Mux7.IN27
d[4][25] => Mux6.IN27
d[4][26] => Mux5.IN27
d[4][27] => Mux4.IN27
d[4][28] => Mux3.IN27
d[4][29] => Mux2.IN27
d[4][30] => Mux1.IN27
d[4][31] => Mux0.IN27
d[5][0] => Mux31.IN26
d[5][1] => Mux30.IN26
d[5][2] => Mux29.IN26
d[5][3] => Mux28.IN26
d[5][4] => Mux27.IN26
d[5][5] => Mux26.IN26
d[5][6] => Mux25.IN26
d[5][7] => Mux24.IN26
d[5][8] => Mux23.IN26
d[5][9] => Mux22.IN26
d[5][10] => Mux21.IN26
d[5][11] => Mux20.IN26
d[5][12] => Mux19.IN26
d[5][13] => Mux18.IN26
d[5][14] => Mux17.IN26
d[5][15] => Mux16.IN26
d[5][16] => Mux15.IN26
d[5][17] => Mux14.IN26
d[5][18] => Mux13.IN26
d[5][19] => Mux12.IN26
d[5][20] => Mux11.IN26
d[5][21] => Mux10.IN26
d[5][22] => Mux9.IN26
d[5][23] => Mux8.IN26
d[5][24] => Mux7.IN26
d[5][25] => Mux6.IN26
d[5][26] => Mux5.IN26
d[5][27] => Mux4.IN26
d[5][28] => Mux3.IN26
d[5][29] => Mux2.IN26
d[5][30] => Mux1.IN26
d[5][31] => Mux0.IN26
d[6][0] => Mux31.IN25
d[6][1] => Mux30.IN25
d[6][2] => Mux29.IN25
d[6][3] => Mux28.IN25
d[6][4] => Mux27.IN25
d[6][5] => Mux26.IN25
d[6][6] => Mux25.IN25
d[6][7] => Mux24.IN25
d[6][8] => Mux23.IN25
d[6][9] => Mux22.IN25
d[6][10] => Mux21.IN25
d[6][11] => Mux20.IN25
d[6][12] => Mux19.IN25
d[6][13] => Mux18.IN25
d[6][14] => Mux17.IN25
d[6][15] => Mux16.IN25
d[6][16] => Mux15.IN25
d[6][17] => Mux14.IN25
d[6][18] => Mux13.IN25
d[6][19] => Mux12.IN25
d[6][20] => Mux11.IN25
d[6][21] => Mux10.IN25
d[6][22] => Mux9.IN25
d[6][23] => Mux8.IN25
d[6][24] => Mux7.IN25
d[6][25] => Mux6.IN25
d[6][26] => Mux5.IN25
d[6][27] => Mux4.IN25
d[6][28] => Mux3.IN25
d[6][29] => Mux2.IN25
d[6][30] => Mux1.IN25
d[6][31] => Mux0.IN25
d[7][0] => Mux31.IN24
d[7][1] => Mux30.IN24
d[7][2] => Mux29.IN24
d[7][3] => Mux28.IN24
d[7][4] => Mux27.IN24
d[7][5] => Mux26.IN24
d[7][6] => Mux25.IN24
d[7][7] => Mux24.IN24
d[7][8] => Mux23.IN24
d[7][9] => Mux22.IN24
d[7][10] => Mux21.IN24
d[7][11] => Mux20.IN24
d[7][12] => Mux19.IN24
d[7][13] => Mux18.IN24
d[7][14] => Mux17.IN24
d[7][15] => Mux16.IN24
d[7][16] => Mux15.IN24
d[7][17] => Mux14.IN24
d[7][18] => Mux13.IN24
d[7][19] => Mux12.IN24
d[7][20] => Mux11.IN24
d[7][21] => Mux10.IN24
d[7][22] => Mux9.IN24
d[7][23] => Mux8.IN24
d[7][24] => Mux7.IN24
d[7][25] => Mux6.IN24
d[7][26] => Mux5.IN24
d[7][27] => Mux4.IN24
d[7][28] => Mux3.IN24
d[7][29] => Mux2.IN24
d[7][30] => Mux1.IN24
d[7][31] => Mux0.IN24
d[8][0] => Mux31.IN23
d[8][1] => Mux30.IN23
d[8][2] => Mux29.IN23
d[8][3] => Mux28.IN23
d[8][4] => Mux27.IN23
d[8][5] => Mux26.IN23
d[8][6] => Mux25.IN23
d[8][7] => Mux24.IN23
d[8][8] => Mux23.IN23
d[8][9] => Mux22.IN23
d[8][10] => Mux21.IN23
d[8][11] => Mux20.IN23
d[8][12] => Mux19.IN23
d[8][13] => Mux18.IN23
d[8][14] => Mux17.IN23
d[8][15] => Mux16.IN23
d[8][16] => Mux15.IN23
d[8][17] => Mux14.IN23
d[8][18] => Mux13.IN23
d[8][19] => Mux12.IN23
d[8][20] => Mux11.IN23
d[8][21] => Mux10.IN23
d[8][22] => Mux9.IN23
d[8][23] => Mux8.IN23
d[8][24] => Mux7.IN23
d[8][25] => Mux6.IN23
d[8][26] => Mux5.IN23
d[8][27] => Mux4.IN23
d[8][28] => Mux3.IN23
d[8][29] => Mux2.IN23
d[8][30] => Mux1.IN23
d[8][31] => Mux0.IN23
d[9][0] => Mux31.IN22
d[9][1] => Mux30.IN22
d[9][2] => Mux29.IN22
d[9][3] => Mux28.IN22
d[9][4] => Mux27.IN22
d[9][5] => Mux26.IN22
d[9][6] => Mux25.IN22
d[9][7] => Mux24.IN22
d[9][8] => Mux23.IN22
d[9][9] => Mux22.IN22
d[9][10] => Mux21.IN22
d[9][11] => Mux20.IN22
d[9][12] => Mux19.IN22
d[9][13] => Mux18.IN22
d[9][14] => Mux17.IN22
d[9][15] => Mux16.IN22
d[9][16] => Mux15.IN22
d[9][17] => Mux14.IN22
d[9][18] => Mux13.IN22
d[9][19] => Mux12.IN22
d[9][20] => Mux11.IN22
d[9][21] => Mux10.IN22
d[9][22] => Mux9.IN22
d[9][23] => Mux8.IN22
d[9][24] => Mux7.IN22
d[9][25] => Mux6.IN22
d[9][26] => Mux5.IN22
d[9][27] => Mux4.IN22
d[9][28] => Mux3.IN22
d[9][29] => Mux2.IN22
d[9][30] => Mux1.IN22
d[9][31] => Mux0.IN22
d[10][0] => Mux31.IN21
d[10][1] => Mux30.IN21
d[10][2] => Mux29.IN21
d[10][3] => Mux28.IN21
d[10][4] => Mux27.IN21
d[10][5] => Mux26.IN21
d[10][6] => Mux25.IN21
d[10][7] => Mux24.IN21
d[10][8] => Mux23.IN21
d[10][9] => Mux22.IN21
d[10][10] => Mux21.IN21
d[10][11] => Mux20.IN21
d[10][12] => Mux19.IN21
d[10][13] => Mux18.IN21
d[10][14] => Mux17.IN21
d[10][15] => Mux16.IN21
d[10][16] => Mux15.IN21
d[10][17] => Mux14.IN21
d[10][18] => Mux13.IN21
d[10][19] => Mux12.IN21
d[10][20] => Mux11.IN21
d[10][21] => Mux10.IN21
d[10][22] => Mux9.IN21
d[10][23] => Mux8.IN21
d[10][24] => Mux7.IN21
d[10][25] => Mux6.IN21
d[10][26] => Mux5.IN21
d[10][27] => Mux4.IN21
d[10][28] => Mux3.IN21
d[10][29] => Mux2.IN21
d[10][30] => Mux1.IN21
d[10][31] => Mux0.IN21
d[11][0] => Mux31.IN20
d[11][1] => Mux30.IN20
d[11][2] => Mux29.IN20
d[11][3] => Mux28.IN20
d[11][4] => Mux27.IN20
d[11][5] => Mux26.IN20
d[11][6] => Mux25.IN20
d[11][7] => Mux24.IN20
d[11][8] => Mux23.IN20
d[11][9] => Mux22.IN20
d[11][10] => Mux21.IN20
d[11][11] => Mux20.IN20
d[11][12] => Mux19.IN20
d[11][13] => Mux18.IN20
d[11][14] => Mux17.IN20
d[11][15] => Mux16.IN20
d[11][16] => Mux15.IN20
d[11][17] => Mux14.IN20
d[11][18] => Mux13.IN20
d[11][19] => Mux12.IN20
d[11][20] => Mux11.IN20
d[11][21] => Mux10.IN20
d[11][22] => Mux9.IN20
d[11][23] => Mux8.IN20
d[11][24] => Mux7.IN20
d[11][25] => Mux6.IN20
d[11][26] => Mux5.IN20
d[11][27] => Mux4.IN20
d[11][28] => Mux3.IN20
d[11][29] => Mux2.IN20
d[11][30] => Mux1.IN20
d[11][31] => Mux0.IN20
d[12][0] => Mux31.IN19
d[12][1] => Mux30.IN19
d[12][2] => Mux29.IN19
d[12][3] => Mux28.IN19
d[12][4] => Mux27.IN19
d[12][5] => Mux26.IN19
d[12][6] => Mux25.IN19
d[12][7] => Mux24.IN19
d[12][8] => Mux23.IN19
d[12][9] => Mux22.IN19
d[12][10] => Mux21.IN19
d[12][11] => Mux20.IN19
d[12][12] => Mux19.IN19
d[12][13] => Mux18.IN19
d[12][14] => Mux17.IN19
d[12][15] => Mux16.IN19
d[12][16] => Mux15.IN19
d[12][17] => Mux14.IN19
d[12][18] => Mux13.IN19
d[12][19] => Mux12.IN19
d[12][20] => Mux11.IN19
d[12][21] => Mux10.IN19
d[12][22] => Mux9.IN19
d[12][23] => Mux8.IN19
d[12][24] => Mux7.IN19
d[12][25] => Mux6.IN19
d[12][26] => Mux5.IN19
d[12][27] => Mux4.IN19
d[12][28] => Mux3.IN19
d[12][29] => Mux2.IN19
d[12][30] => Mux1.IN19
d[12][31] => Mux0.IN19
d[13][0] => Mux31.IN18
d[13][1] => Mux30.IN18
d[13][2] => Mux29.IN18
d[13][3] => Mux28.IN18
d[13][4] => Mux27.IN18
d[13][5] => Mux26.IN18
d[13][6] => Mux25.IN18
d[13][7] => Mux24.IN18
d[13][8] => Mux23.IN18
d[13][9] => Mux22.IN18
d[13][10] => Mux21.IN18
d[13][11] => Mux20.IN18
d[13][12] => Mux19.IN18
d[13][13] => Mux18.IN18
d[13][14] => Mux17.IN18
d[13][15] => Mux16.IN18
d[13][16] => Mux15.IN18
d[13][17] => Mux14.IN18
d[13][18] => Mux13.IN18
d[13][19] => Mux12.IN18
d[13][20] => Mux11.IN18
d[13][21] => Mux10.IN18
d[13][22] => Mux9.IN18
d[13][23] => Mux8.IN18
d[13][24] => Mux7.IN18
d[13][25] => Mux6.IN18
d[13][26] => Mux5.IN18
d[13][27] => Mux4.IN18
d[13][28] => Mux3.IN18
d[13][29] => Mux2.IN18
d[13][30] => Mux1.IN18
d[13][31] => Mux0.IN18
d[14][0] => Mux31.IN17
d[14][1] => Mux30.IN17
d[14][2] => Mux29.IN17
d[14][3] => Mux28.IN17
d[14][4] => Mux27.IN17
d[14][5] => Mux26.IN17
d[14][6] => Mux25.IN17
d[14][7] => Mux24.IN17
d[14][8] => Mux23.IN17
d[14][9] => Mux22.IN17
d[14][10] => Mux21.IN17
d[14][11] => Mux20.IN17
d[14][12] => Mux19.IN17
d[14][13] => Mux18.IN17
d[14][14] => Mux17.IN17
d[14][15] => Mux16.IN17
d[14][16] => Mux15.IN17
d[14][17] => Mux14.IN17
d[14][18] => Mux13.IN17
d[14][19] => Mux12.IN17
d[14][20] => Mux11.IN17
d[14][21] => Mux10.IN17
d[14][22] => Mux9.IN17
d[14][23] => Mux8.IN17
d[14][24] => Mux7.IN17
d[14][25] => Mux6.IN17
d[14][26] => Mux5.IN17
d[14][27] => Mux4.IN17
d[14][28] => Mux3.IN17
d[14][29] => Mux2.IN17
d[14][30] => Mux1.IN17
d[14][31] => Mux0.IN17
d[15][0] => Mux31.IN16
d[15][1] => Mux30.IN16
d[15][2] => Mux29.IN16
d[15][3] => Mux28.IN16
d[15][4] => Mux27.IN16
d[15][5] => Mux26.IN16
d[15][6] => Mux25.IN16
d[15][7] => Mux24.IN16
d[15][8] => Mux23.IN16
d[15][9] => Mux22.IN16
d[15][10] => Mux21.IN16
d[15][11] => Mux20.IN16
d[15][12] => Mux19.IN16
d[15][13] => Mux18.IN16
d[15][14] => Mux17.IN16
d[15][15] => Mux16.IN16
d[15][16] => Mux15.IN16
d[15][17] => Mux14.IN16
d[15][18] => Mux13.IN16
d[15][19] => Mux12.IN16
d[15][20] => Mux11.IN16
d[15][21] => Mux10.IN16
d[15][22] => Mux9.IN16
d[15][23] => Mux8.IN16
d[15][24] => Mux7.IN16
d[15][25] => Mux6.IN16
d[15][26] => Mux5.IN16
d[15][27] => Mux4.IN16
d[15][28] => Mux3.IN16
d[15][29] => Mux2.IN16
d[15][30] => Mux1.IN16
d[15][31] => Mux0.IN16
d[16][0] => Mux31.IN15
d[16][1] => Mux30.IN15
d[16][2] => Mux29.IN15
d[16][3] => Mux28.IN15
d[16][4] => Mux27.IN15
d[16][5] => Mux26.IN15
d[16][6] => Mux25.IN15
d[16][7] => Mux24.IN15
d[16][8] => Mux23.IN15
d[16][9] => Mux22.IN15
d[16][10] => Mux21.IN15
d[16][11] => Mux20.IN15
d[16][12] => Mux19.IN15
d[16][13] => Mux18.IN15
d[16][14] => Mux17.IN15
d[16][15] => Mux16.IN15
d[16][16] => Mux15.IN15
d[16][17] => Mux14.IN15
d[16][18] => Mux13.IN15
d[16][19] => Mux12.IN15
d[16][20] => Mux11.IN15
d[16][21] => Mux10.IN15
d[16][22] => Mux9.IN15
d[16][23] => Mux8.IN15
d[16][24] => Mux7.IN15
d[16][25] => Mux6.IN15
d[16][26] => Mux5.IN15
d[16][27] => Mux4.IN15
d[16][28] => Mux3.IN15
d[16][29] => Mux2.IN15
d[16][30] => Mux1.IN15
d[16][31] => Mux0.IN15
d[17][0] => Mux31.IN14
d[17][1] => Mux30.IN14
d[17][2] => Mux29.IN14
d[17][3] => Mux28.IN14
d[17][4] => Mux27.IN14
d[17][5] => Mux26.IN14
d[17][6] => Mux25.IN14
d[17][7] => Mux24.IN14
d[17][8] => Mux23.IN14
d[17][9] => Mux22.IN14
d[17][10] => Mux21.IN14
d[17][11] => Mux20.IN14
d[17][12] => Mux19.IN14
d[17][13] => Mux18.IN14
d[17][14] => Mux17.IN14
d[17][15] => Mux16.IN14
d[17][16] => Mux15.IN14
d[17][17] => Mux14.IN14
d[17][18] => Mux13.IN14
d[17][19] => Mux12.IN14
d[17][20] => Mux11.IN14
d[17][21] => Mux10.IN14
d[17][22] => Mux9.IN14
d[17][23] => Mux8.IN14
d[17][24] => Mux7.IN14
d[17][25] => Mux6.IN14
d[17][26] => Mux5.IN14
d[17][27] => Mux4.IN14
d[17][28] => Mux3.IN14
d[17][29] => Mux2.IN14
d[17][30] => Mux1.IN14
d[17][31] => Mux0.IN14
d[18][0] => Mux31.IN13
d[18][1] => Mux30.IN13
d[18][2] => Mux29.IN13
d[18][3] => Mux28.IN13
d[18][4] => Mux27.IN13
d[18][5] => Mux26.IN13
d[18][6] => Mux25.IN13
d[18][7] => Mux24.IN13
d[18][8] => Mux23.IN13
d[18][9] => Mux22.IN13
d[18][10] => Mux21.IN13
d[18][11] => Mux20.IN13
d[18][12] => Mux19.IN13
d[18][13] => Mux18.IN13
d[18][14] => Mux17.IN13
d[18][15] => Mux16.IN13
d[18][16] => Mux15.IN13
d[18][17] => Mux14.IN13
d[18][18] => Mux13.IN13
d[18][19] => Mux12.IN13
d[18][20] => Mux11.IN13
d[18][21] => Mux10.IN13
d[18][22] => Mux9.IN13
d[18][23] => Mux8.IN13
d[18][24] => Mux7.IN13
d[18][25] => Mux6.IN13
d[18][26] => Mux5.IN13
d[18][27] => Mux4.IN13
d[18][28] => Mux3.IN13
d[18][29] => Mux2.IN13
d[18][30] => Mux1.IN13
d[18][31] => Mux0.IN13
d[19][0] => Mux31.IN12
d[19][1] => Mux30.IN12
d[19][2] => Mux29.IN12
d[19][3] => Mux28.IN12
d[19][4] => Mux27.IN12
d[19][5] => Mux26.IN12
d[19][6] => Mux25.IN12
d[19][7] => Mux24.IN12
d[19][8] => Mux23.IN12
d[19][9] => Mux22.IN12
d[19][10] => Mux21.IN12
d[19][11] => Mux20.IN12
d[19][12] => Mux19.IN12
d[19][13] => Mux18.IN12
d[19][14] => Mux17.IN12
d[19][15] => Mux16.IN12
d[19][16] => Mux15.IN12
d[19][17] => Mux14.IN12
d[19][18] => Mux13.IN12
d[19][19] => Mux12.IN12
d[19][20] => Mux11.IN12
d[19][21] => Mux10.IN12
d[19][22] => Mux9.IN12
d[19][23] => Mux8.IN12
d[19][24] => Mux7.IN12
d[19][25] => Mux6.IN12
d[19][26] => Mux5.IN12
d[19][27] => Mux4.IN12
d[19][28] => Mux3.IN12
d[19][29] => Mux2.IN12
d[19][30] => Mux1.IN12
d[19][31] => Mux0.IN12
d[20][0] => Mux31.IN11
d[20][1] => Mux30.IN11
d[20][2] => Mux29.IN11
d[20][3] => Mux28.IN11
d[20][4] => Mux27.IN11
d[20][5] => Mux26.IN11
d[20][6] => Mux25.IN11
d[20][7] => Mux24.IN11
d[20][8] => Mux23.IN11
d[20][9] => Mux22.IN11
d[20][10] => Mux21.IN11
d[20][11] => Mux20.IN11
d[20][12] => Mux19.IN11
d[20][13] => Mux18.IN11
d[20][14] => Mux17.IN11
d[20][15] => Mux16.IN11
d[20][16] => Mux15.IN11
d[20][17] => Mux14.IN11
d[20][18] => Mux13.IN11
d[20][19] => Mux12.IN11
d[20][20] => Mux11.IN11
d[20][21] => Mux10.IN11
d[20][22] => Mux9.IN11
d[20][23] => Mux8.IN11
d[20][24] => Mux7.IN11
d[20][25] => Mux6.IN11
d[20][26] => Mux5.IN11
d[20][27] => Mux4.IN11
d[20][28] => Mux3.IN11
d[20][29] => Mux2.IN11
d[20][30] => Mux1.IN11
d[20][31] => Mux0.IN11
d[21][0] => Mux31.IN10
d[21][1] => Mux30.IN10
d[21][2] => Mux29.IN10
d[21][3] => Mux28.IN10
d[21][4] => Mux27.IN10
d[21][5] => Mux26.IN10
d[21][6] => Mux25.IN10
d[21][7] => Mux24.IN10
d[21][8] => Mux23.IN10
d[21][9] => Mux22.IN10
d[21][10] => Mux21.IN10
d[21][11] => Mux20.IN10
d[21][12] => Mux19.IN10
d[21][13] => Mux18.IN10
d[21][14] => Mux17.IN10
d[21][15] => Mux16.IN10
d[21][16] => Mux15.IN10
d[21][17] => Mux14.IN10
d[21][18] => Mux13.IN10
d[21][19] => Mux12.IN10
d[21][20] => Mux11.IN10
d[21][21] => Mux10.IN10
d[21][22] => Mux9.IN10
d[21][23] => Mux8.IN10
d[21][24] => Mux7.IN10
d[21][25] => Mux6.IN10
d[21][26] => Mux5.IN10
d[21][27] => Mux4.IN10
d[21][28] => Mux3.IN10
d[21][29] => Mux2.IN10
d[21][30] => Mux1.IN10
d[21][31] => Mux0.IN10
d[22][0] => Mux31.IN9
d[22][1] => Mux30.IN9
d[22][2] => Mux29.IN9
d[22][3] => Mux28.IN9
d[22][4] => Mux27.IN9
d[22][5] => Mux26.IN9
d[22][6] => Mux25.IN9
d[22][7] => Mux24.IN9
d[22][8] => Mux23.IN9
d[22][9] => Mux22.IN9
d[22][10] => Mux21.IN9
d[22][11] => Mux20.IN9
d[22][12] => Mux19.IN9
d[22][13] => Mux18.IN9
d[22][14] => Mux17.IN9
d[22][15] => Mux16.IN9
d[22][16] => Mux15.IN9
d[22][17] => Mux14.IN9
d[22][18] => Mux13.IN9
d[22][19] => Mux12.IN9
d[22][20] => Mux11.IN9
d[22][21] => Mux10.IN9
d[22][22] => Mux9.IN9
d[22][23] => Mux8.IN9
d[22][24] => Mux7.IN9
d[22][25] => Mux6.IN9
d[22][26] => Mux5.IN9
d[22][27] => Mux4.IN9
d[22][28] => Mux3.IN9
d[22][29] => Mux2.IN9
d[22][30] => Mux1.IN9
d[22][31] => Mux0.IN9
d[23][0] => Mux31.IN8
d[23][1] => Mux30.IN8
d[23][2] => Mux29.IN8
d[23][3] => Mux28.IN8
d[23][4] => Mux27.IN8
d[23][5] => Mux26.IN8
d[23][6] => Mux25.IN8
d[23][7] => Mux24.IN8
d[23][8] => Mux23.IN8
d[23][9] => Mux22.IN8
d[23][10] => Mux21.IN8
d[23][11] => Mux20.IN8
d[23][12] => Mux19.IN8
d[23][13] => Mux18.IN8
d[23][14] => Mux17.IN8
d[23][15] => Mux16.IN8
d[23][16] => Mux15.IN8
d[23][17] => Mux14.IN8
d[23][18] => Mux13.IN8
d[23][19] => Mux12.IN8
d[23][20] => Mux11.IN8
d[23][21] => Mux10.IN8
d[23][22] => Mux9.IN8
d[23][23] => Mux8.IN8
d[23][24] => Mux7.IN8
d[23][25] => Mux6.IN8
d[23][26] => Mux5.IN8
d[23][27] => Mux4.IN8
d[23][28] => Mux3.IN8
d[23][29] => Mux2.IN8
d[23][30] => Mux1.IN8
d[23][31] => Mux0.IN8
d[24][0] => Mux31.IN7
d[24][1] => Mux30.IN7
d[24][2] => Mux29.IN7
d[24][3] => Mux28.IN7
d[24][4] => Mux27.IN7
d[24][5] => Mux26.IN7
d[24][6] => Mux25.IN7
d[24][7] => Mux24.IN7
d[24][8] => Mux23.IN7
d[24][9] => Mux22.IN7
d[24][10] => Mux21.IN7
d[24][11] => Mux20.IN7
d[24][12] => Mux19.IN7
d[24][13] => Mux18.IN7
d[24][14] => Mux17.IN7
d[24][15] => Mux16.IN7
d[24][16] => Mux15.IN7
d[24][17] => Mux14.IN7
d[24][18] => Mux13.IN7
d[24][19] => Mux12.IN7
d[24][20] => Mux11.IN7
d[24][21] => Mux10.IN7
d[24][22] => Mux9.IN7
d[24][23] => Mux8.IN7
d[24][24] => Mux7.IN7
d[24][25] => Mux6.IN7
d[24][26] => Mux5.IN7
d[24][27] => Mux4.IN7
d[24][28] => Mux3.IN7
d[24][29] => Mux2.IN7
d[24][30] => Mux1.IN7
d[24][31] => Mux0.IN7
d[25][0] => Mux31.IN6
d[25][1] => Mux30.IN6
d[25][2] => Mux29.IN6
d[25][3] => Mux28.IN6
d[25][4] => Mux27.IN6
d[25][5] => Mux26.IN6
d[25][6] => Mux25.IN6
d[25][7] => Mux24.IN6
d[25][8] => Mux23.IN6
d[25][9] => Mux22.IN6
d[25][10] => Mux21.IN6
d[25][11] => Mux20.IN6
d[25][12] => Mux19.IN6
d[25][13] => Mux18.IN6
d[25][14] => Mux17.IN6
d[25][15] => Mux16.IN6
d[25][16] => Mux15.IN6
d[25][17] => Mux14.IN6
d[25][18] => Mux13.IN6
d[25][19] => Mux12.IN6
d[25][20] => Mux11.IN6
d[25][21] => Mux10.IN6
d[25][22] => Mux9.IN6
d[25][23] => Mux8.IN6
d[25][24] => Mux7.IN6
d[25][25] => Mux6.IN6
d[25][26] => Mux5.IN6
d[25][27] => Mux4.IN6
d[25][28] => Mux3.IN6
d[25][29] => Mux2.IN6
d[25][30] => Mux1.IN6
d[25][31] => Mux0.IN6
d[26][0] => Mux31.IN5
d[26][1] => Mux30.IN5
d[26][2] => Mux29.IN5
d[26][3] => Mux28.IN5
d[26][4] => Mux27.IN5
d[26][5] => Mux26.IN5
d[26][6] => Mux25.IN5
d[26][7] => Mux24.IN5
d[26][8] => Mux23.IN5
d[26][9] => Mux22.IN5
d[26][10] => Mux21.IN5
d[26][11] => Mux20.IN5
d[26][12] => Mux19.IN5
d[26][13] => Mux18.IN5
d[26][14] => Mux17.IN5
d[26][15] => Mux16.IN5
d[26][16] => Mux15.IN5
d[26][17] => Mux14.IN5
d[26][18] => Mux13.IN5
d[26][19] => Mux12.IN5
d[26][20] => Mux11.IN5
d[26][21] => Mux10.IN5
d[26][22] => Mux9.IN5
d[26][23] => Mux8.IN5
d[26][24] => Mux7.IN5
d[26][25] => Mux6.IN5
d[26][26] => Mux5.IN5
d[26][27] => Mux4.IN5
d[26][28] => Mux3.IN5
d[26][29] => Mux2.IN5
d[26][30] => Mux1.IN5
d[26][31] => Mux0.IN5
d[27][0] => Mux31.IN4
d[27][1] => Mux30.IN4
d[27][2] => Mux29.IN4
d[27][3] => Mux28.IN4
d[27][4] => Mux27.IN4
d[27][5] => Mux26.IN4
d[27][6] => Mux25.IN4
d[27][7] => Mux24.IN4
d[27][8] => Mux23.IN4
d[27][9] => Mux22.IN4
d[27][10] => Mux21.IN4
d[27][11] => Mux20.IN4
d[27][12] => Mux19.IN4
d[27][13] => Mux18.IN4
d[27][14] => Mux17.IN4
d[27][15] => Mux16.IN4
d[27][16] => Mux15.IN4
d[27][17] => Mux14.IN4
d[27][18] => Mux13.IN4
d[27][19] => Mux12.IN4
d[27][20] => Mux11.IN4
d[27][21] => Mux10.IN4
d[27][22] => Mux9.IN4
d[27][23] => Mux8.IN4
d[27][24] => Mux7.IN4
d[27][25] => Mux6.IN4
d[27][26] => Mux5.IN4
d[27][27] => Mux4.IN4
d[27][28] => Mux3.IN4
d[27][29] => Mux2.IN4
d[27][30] => Mux1.IN4
d[27][31] => Mux0.IN4
d[28][0] => Mux31.IN3
d[28][1] => Mux30.IN3
d[28][2] => Mux29.IN3
d[28][3] => Mux28.IN3
d[28][4] => Mux27.IN3
d[28][5] => Mux26.IN3
d[28][6] => Mux25.IN3
d[28][7] => Mux24.IN3
d[28][8] => Mux23.IN3
d[28][9] => Mux22.IN3
d[28][10] => Mux21.IN3
d[28][11] => Mux20.IN3
d[28][12] => Mux19.IN3
d[28][13] => Mux18.IN3
d[28][14] => Mux17.IN3
d[28][15] => Mux16.IN3
d[28][16] => Mux15.IN3
d[28][17] => Mux14.IN3
d[28][18] => Mux13.IN3
d[28][19] => Mux12.IN3
d[28][20] => Mux11.IN3
d[28][21] => Mux10.IN3
d[28][22] => Mux9.IN3
d[28][23] => Mux8.IN3
d[28][24] => Mux7.IN3
d[28][25] => Mux6.IN3
d[28][26] => Mux5.IN3
d[28][27] => Mux4.IN3
d[28][28] => Mux3.IN3
d[28][29] => Mux2.IN3
d[28][30] => Mux1.IN3
d[28][31] => Mux0.IN3
d[29][0] => Mux31.IN2
d[29][1] => Mux30.IN2
d[29][2] => Mux29.IN2
d[29][3] => Mux28.IN2
d[29][4] => Mux27.IN2
d[29][5] => Mux26.IN2
d[29][6] => Mux25.IN2
d[29][7] => Mux24.IN2
d[29][8] => Mux23.IN2
d[29][9] => Mux22.IN2
d[29][10] => Mux21.IN2
d[29][11] => Mux20.IN2
d[29][12] => Mux19.IN2
d[29][13] => Mux18.IN2
d[29][14] => Mux17.IN2
d[29][15] => Mux16.IN2
d[29][16] => Mux15.IN2
d[29][17] => Mux14.IN2
d[29][18] => Mux13.IN2
d[29][19] => Mux12.IN2
d[29][20] => Mux11.IN2
d[29][21] => Mux10.IN2
d[29][22] => Mux9.IN2
d[29][23] => Mux8.IN2
d[29][24] => Mux7.IN2
d[29][25] => Mux6.IN2
d[29][26] => Mux5.IN2
d[29][27] => Mux4.IN2
d[29][28] => Mux3.IN2
d[29][29] => Mux2.IN2
d[29][30] => Mux1.IN2
d[29][31] => Mux0.IN2
d[30][0] => Mux31.IN1
d[30][1] => Mux30.IN1
d[30][2] => Mux29.IN1
d[30][3] => Mux28.IN1
d[30][4] => Mux27.IN1
d[30][5] => Mux26.IN1
d[30][6] => Mux25.IN1
d[30][7] => Mux24.IN1
d[30][8] => Mux23.IN1
d[30][9] => Mux22.IN1
d[30][10] => Mux21.IN1
d[30][11] => Mux20.IN1
d[30][12] => Mux19.IN1
d[30][13] => Mux18.IN1
d[30][14] => Mux17.IN1
d[30][15] => Mux16.IN1
d[30][16] => Mux15.IN1
d[30][17] => Mux14.IN1
d[30][18] => Mux13.IN1
d[30][19] => Mux12.IN1
d[30][20] => Mux11.IN1
d[30][21] => Mux10.IN1
d[30][22] => Mux9.IN1
d[30][23] => Mux8.IN1
d[30][24] => Mux7.IN1
d[30][25] => Mux6.IN1
d[30][26] => Mux5.IN1
d[30][27] => Mux4.IN1
d[30][28] => Mux3.IN1
d[30][29] => Mux2.IN1
d[30][30] => Mux1.IN1
d[30][31] => Mux0.IN1
d[31][0] => Mux31.IN0
d[31][1] => Mux30.IN0
d[31][2] => Mux29.IN0
d[31][3] => Mux28.IN0
d[31][4] => Mux27.IN0
d[31][5] => Mux26.IN0
d[31][6] => Mux25.IN0
d[31][7] => Mux24.IN0
d[31][8] => Mux23.IN0
d[31][9] => Mux22.IN0
d[31][10] => Mux21.IN0
d[31][11] => Mux20.IN0
d[31][12] => Mux19.IN0
d[31][13] => Mux18.IN0
d[31][14] => Mux17.IN0
d[31][15] => Mux16.IN0
d[31][16] => Mux15.IN0
d[31][17] => Mux14.IN0
d[31][18] => Mux13.IN0
d[31][19] => Mux12.IN0
d[31][20] => Mux11.IN0
d[31][21] => Mux10.IN0
d[31][22] => Mux9.IN0
d[31][23] => Mux8.IN0
d[31][24] => Mux7.IN0
d[31][25] => Mux6.IN0
d[31][26] => Mux5.IN0
d[31][27] => Mux4.IN0
d[31][28] => Mux3.IN0
d[31][29] => Mux2.IN0
d[31][30] => Mux1.IN0
d[31][31] => Mux0.IN0
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[0] => Mux16.IN36
sel[0] => Mux17.IN36
sel[0] => Mux18.IN36
sel[0] => Mux19.IN36
sel[0] => Mux20.IN36
sel[0] => Mux21.IN36
sel[0] => Mux22.IN36
sel[0] => Mux23.IN36
sel[0] => Mux24.IN36
sel[0] => Mux25.IN36
sel[0] => Mux26.IN36
sel[0] => Mux27.IN36
sel[0] => Mux28.IN36
sel[0] => Mux29.IN36
sel[0] => Mux30.IN36
sel[0] => Mux31.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[1] => Mux16.IN35
sel[1] => Mux17.IN35
sel[1] => Mux18.IN35
sel[1] => Mux19.IN35
sel[1] => Mux20.IN35
sel[1] => Mux21.IN35
sel[1] => Mux22.IN35
sel[1] => Mux23.IN35
sel[1] => Mux24.IN35
sel[1] => Mux25.IN35
sel[1] => Mux26.IN35
sel[1] => Mux27.IN35
sel[1] => Mux28.IN35
sel[1] => Mux29.IN35
sel[1] => Mux30.IN35
sel[1] => Mux31.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[2] => Mux16.IN34
sel[2] => Mux17.IN34
sel[2] => Mux18.IN34
sel[2] => Mux19.IN34
sel[2] => Mux20.IN34
sel[2] => Mux21.IN34
sel[2] => Mux22.IN34
sel[2] => Mux23.IN34
sel[2] => Mux24.IN34
sel[2] => Mux25.IN34
sel[2] => Mux26.IN34
sel[2] => Mux27.IN34
sel[2] => Mux28.IN34
sel[2] => Mux29.IN34
sel[2] => Mux30.IN34
sel[2] => Mux31.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[3] => Mux16.IN33
sel[3] => Mux17.IN33
sel[3] => Mux18.IN33
sel[3] => Mux19.IN33
sel[3] => Mux20.IN33
sel[3] => Mux21.IN33
sel[3] => Mux22.IN33
sel[3] => Mux23.IN33
sel[3] => Mux24.IN33
sel[3] => Mux25.IN33
sel[3] => Mux26.IN33
sel[3] => Mux27.IN33
sel[3] => Mux28.IN33
sel[3] => Mux29.IN33
sel[3] => Mux30.IN33
sel[3] => Mux31.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
sel[4] => Mux16.IN32
sel[4] => Mux17.IN32
sel[4] => Mux18.IN32
sel[4] => Mux19.IN32
sel[4] => Mux20.IN32
sel[4] => Mux21.IN32
sel[4] => Mux22.IN32
sel[4] => Mux23.IN32
sel[4] => Mux24.IN32
sel[4] => Mux25.IN32
sel[4] => Mux26.IN32
sel[4] => Mux27.IN32
sel[4] => Mux28.IN32
sel[4] => Mux29.IN32
sel[4] => Mux30.IN32
sel[4] => Mux31.IN32
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|regfile:regfile_block|MUX:muxB
d[0][0] => Mux31.IN31
d[0][1] => Mux30.IN31
d[0][2] => Mux29.IN31
d[0][3] => Mux28.IN31
d[0][4] => Mux27.IN31
d[0][5] => Mux26.IN31
d[0][6] => Mux25.IN31
d[0][7] => Mux24.IN31
d[0][8] => Mux23.IN31
d[0][9] => Mux22.IN31
d[0][10] => Mux21.IN31
d[0][11] => Mux20.IN31
d[0][12] => Mux19.IN31
d[0][13] => Mux18.IN31
d[0][14] => Mux17.IN31
d[0][15] => Mux16.IN31
d[0][16] => Mux15.IN31
d[0][17] => Mux14.IN31
d[0][18] => Mux13.IN31
d[0][19] => Mux12.IN31
d[0][20] => Mux11.IN31
d[0][21] => Mux10.IN31
d[0][22] => Mux9.IN31
d[0][23] => Mux8.IN31
d[0][24] => Mux7.IN31
d[0][25] => Mux6.IN31
d[0][26] => Mux5.IN31
d[0][27] => Mux4.IN31
d[0][28] => Mux3.IN31
d[0][29] => Mux2.IN31
d[0][30] => Mux1.IN31
d[0][31] => Mux0.IN31
d[1][0] => Mux31.IN30
d[1][1] => Mux30.IN30
d[1][2] => Mux29.IN30
d[1][3] => Mux28.IN30
d[1][4] => Mux27.IN30
d[1][5] => Mux26.IN30
d[1][6] => Mux25.IN30
d[1][7] => Mux24.IN30
d[1][8] => Mux23.IN30
d[1][9] => Mux22.IN30
d[1][10] => Mux21.IN30
d[1][11] => Mux20.IN30
d[1][12] => Mux19.IN30
d[1][13] => Mux18.IN30
d[1][14] => Mux17.IN30
d[1][15] => Mux16.IN30
d[1][16] => Mux15.IN30
d[1][17] => Mux14.IN30
d[1][18] => Mux13.IN30
d[1][19] => Mux12.IN30
d[1][20] => Mux11.IN30
d[1][21] => Mux10.IN30
d[1][22] => Mux9.IN30
d[1][23] => Mux8.IN30
d[1][24] => Mux7.IN30
d[1][25] => Mux6.IN30
d[1][26] => Mux5.IN30
d[1][27] => Mux4.IN30
d[1][28] => Mux3.IN30
d[1][29] => Mux2.IN30
d[1][30] => Mux1.IN30
d[1][31] => Mux0.IN30
d[2][0] => Mux31.IN29
d[2][1] => Mux30.IN29
d[2][2] => Mux29.IN29
d[2][3] => Mux28.IN29
d[2][4] => Mux27.IN29
d[2][5] => Mux26.IN29
d[2][6] => Mux25.IN29
d[2][7] => Mux24.IN29
d[2][8] => Mux23.IN29
d[2][9] => Mux22.IN29
d[2][10] => Mux21.IN29
d[2][11] => Mux20.IN29
d[2][12] => Mux19.IN29
d[2][13] => Mux18.IN29
d[2][14] => Mux17.IN29
d[2][15] => Mux16.IN29
d[2][16] => Mux15.IN29
d[2][17] => Mux14.IN29
d[2][18] => Mux13.IN29
d[2][19] => Mux12.IN29
d[2][20] => Mux11.IN29
d[2][21] => Mux10.IN29
d[2][22] => Mux9.IN29
d[2][23] => Mux8.IN29
d[2][24] => Mux7.IN29
d[2][25] => Mux6.IN29
d[2][26] => Mux5.IN29
d[2][27] => Mux4.IN29
d[2][28] => Mux3.IN29
d[2][29] => Mux2.IN29
d[2][30] => Mux1.IN29
d[2][31] => Mux0.IN29
d[3][0] => Mux31.IN28
d[3][1] => Mux30.IN28
d[3][2] => Mux29.IN28
d[3][3] => Mux28.IN28
d[3][4] => Mux27.IN28
d[3][5] => Mux26.IN28
d[3][6] => Mux25.IN28
d[3][7] => Mux24.IN28
d[3][8] => Mux23.IN28
d[3][9] => Mux22.IN28
d[3][10] => Mux21.IN28
d[3][11] => Mux20.IN28
d[3][12] => Mux19.IN28
d[3][13] => Mux18.IN28
d[3][14] => Mux17.IN28
d[3][15] => Mux16.IN28
d[3][16] => Mux15.IN28
d[3][17] => Mux14.IN28
d[3][18] => Mux13.IN28
d[3][19] => Mux12.IN28
d[3][20] => Mux11.IN28
d[3][21] => Mux10.IN28
d[3][22] => Mux9.IN28
d[3][23] => Mux8.IN28
d[3][24] => Mux7.IN28
d[3][25] => Mux6.IN28
d[3][26] => Mux5.IN28
d[3][27] => Mux4.IN28
d[3][28] => Mux3.IN28
d[3][29] => Mux2.IN28
d[3][30] => Mux1.IN28
d[3][31] => Mux0.IN28
d[4][0] => Mux31.IN27
d[4][1] => Mux30.IN27
d[4][2] => Mux29.IN27
d[4][3] => Mux28.IN27
d[4][4] => Mux27.IN27
d[4][5] => Mux26.IN27
d[4][6] => Mux25.IN27
d[4][7] => Mux24.IN27
d[4][8] => Mux23.IN27
d[4][9] => Mux22.IN27
d[4][10] => Mux21.IN27
d[4][11] => Mux20.IN27
d[4][12] => Mux19.IN27
d[4][13] => Mux18.IN27
d[4][14] => Mux17.IN27
d[4][15] => Mux16.IN27
d[4][16] => Mux15.IN27
d[4][17] => Mux14.IN27
d[4][18] => Mux13.IN27
d[4][19] => Mux12.IN27
d[4][20] => Mux11.IN27
d[4][21] => Mux10.IN27
d[4][22] => Mux9.IN27
d[4][23] => Mux8.IN27
d[4][24] => Mux7.IN27
d[4][25] => Mux6.IN27
d[4][26] => Mux5.IN27
d[4][27] => Mux4.IN27
d[4][28] => Mux3.IN27
d[4][29] => Mux2.IN27
d[4][30] => Mux1.IN27
d[4][31] => Mux0.IN27
d[5][0] => Mux31.IN26
d[5][1] => Mux30.IN26
d[5][2] => Mux29.IN26
d[5][3] => Mux28.IN26
d[5][4] => Mux27.IN26
d[5][5] => Mux26.IN26
d[5][6] => Mux25.IN26
d[5][7] => Mux24.IN26
d[5][8] => Mux23.IN26
d[5][9] => Mux22.IN26
d[5][10] => Mux21.IN26
d[5][11] => Mux20.IN26
d[5][12] => Mux19.IN26
d[5][13] => Mux18.IN26
d[5][14] => Mux17.IN26
d[5][15] => Mux16.IN26
d[5][16] => Mux15.IN26
d[5][17] => Mux14.IN26
d[5][18] => Mux13.IN26
d[5][19] => Mux12.IN26
d[5][20] => Mux11.IN26
d[5][21] => Mux10.IN26
d[5][22] => Mux9.IN26
d[5][23] => Mux8.IN26
d[5][24] => Mux7.IN26
d[5][25] => Mux6.IN26
d[5][26] => Mux5.IN26
d[5][27] => Mux4.IN26
d[5][28] => Mux3.IN26
d[5][29] => Mux2.IN26
d[5][30] => Mux1.IN26
d[5][31] => Mux0.IN26
d[6][0] => Mux31.IN25
d[6][1] => Mux30.IN25
d[6][2] => Mux29.IN25
d[6][3] => Mux28.IN25
d[6][4] => Mux27.IN25
d[6][5] => Mux26.IN25
d[6][6] => Mux25.IN25
d[6][7] => Mux24.IN25
d[6][8] => Mux23.IN25
d[6][9] => Mux22.IN25
d[6][10] => Mux21.IN25
d[6][11] => Mux20.IN25
d[6][12] => Mux19.IN25
d[6][13] => Mux18.IN25
d[6][14] => Mux17.IN25
d[6][15] => Mux16.IN25
d[6][16] => Mux15.IN25
d[6][17] => Mux14.IN25
d[6][18] => Mux13.IN25
d[6][19] => Mux12.IN25
d[6][20] => Mux11.IN25
d[6][21] => Mux10.IN25
d[6][22] => Mux9.IN25
d[6][23] => Mux8.IN25
d[6][24] => Mux7.IN25
d[6][25] => Mux6.IN25
d[6][26] => Mux5.IN25
d[6][27] => Mux4.IN25
d[6][28] => Mux3.IN25
d[6][29] => Mux2.IN25
d[6][30] => Mux1.IN25
d[6][31] => Mux0.IN25
d[7][0] => Mux31.IN24
d[7][1] => Mux30.IN24
d[7][2] => Mux29.IN24
d[7][3] => Mux28.IN24
d[7][4] => Mux27.IN24
d[7][5] => Mux26.IN24
d[7][6] => Mux25.IN24
d[7][7] => Mux24.IN24
d[7][8] => Mux23.IN24
d[7][9] => Mux22.IN24
d[7][10] => Mux21.IN24
d[7][11] => Mux20.IN24
d[7][12] => Mux19.IN24
d[7][13] => Mux18.IN24
d[7][14] => Mux17.IN24
d[7][15] => Mux16.IN24
d[7][16] => Mux15.IN24
d[7][17] => Mux14.IN24
d[7][18] => Mux13.IN24
d[7][19] => Mux12.IN24
d[7][20] => Mux11.IN24
d[7][21] => Mux10.IN24
d[7][22] => Mux9.IN24
d[7][23] => Mux8.IN24
d[7][24] => Mux7.IN24
d[7][25] => Mux6.IN24
d[7][26] => Mux5.IN24
d[7][27] => Mux4.IN24
d[7][28] => Mux3.IN24
d[7][29] => Mux2.IN24
d[7][30] => Mux1.IN24
d[7][31] => Mux0.IN24
d[8][0] => Mux31.IN23
d[8][1] => Mux30.IN23
d[8][2] => Mux29.IN23
d[8][3] => Mux28.IN23
d[8][4] => Mux27.IN23
d[8][5] => Mux26.IN23
d[8][6] => Mux25.IN23
d[8][7] => Mux24.IN23
d[8][8] => Mux23.IN23
d[8][9] => Mux22.IN23
d[8][10] => Mux21.IN23
d[8][11] => Mux20.IN23
d[8][12] => Mux19.IN23
d[8][13] => Mux18.IN23
d[8][14] => Mux17.IN23
d[8][15] => Mux16.IN23
d[8][16] => Mux15.IN23
d[8][17] => Mux14.IN23
d[8][18] => Mux13.IN23
d[8][19] => Mux12.IN23
d[8][20] => Mux11.IN23
d[8][21] => Mux10.IN23
d[8][22] => Mux9.IN23
d[8][23] => Mux8.IN23
d[8][24] => Mux7.IN23
d[8][25] => Mux6.IN23
d[8][26] => Mux5.IN23
d[8][27] => Mux4.IN23
d[8][28] => Mux3.IN23
d[8][29] => Mux2.IN23
d[8][30] => Mux1.IN23
d[8][31] => Mux0.IN23
d[9][0] => Mux31.IN22
d[9][1] => Mux30.IN22
d[9][2] => Mux29.IN22
d[9][3] => Mux28.IN22
d[9][4] => Mux27.IN22
d[9][5] => Mux26.IN22
d[9][6] => Mux25.IN22
d[9][7] => Mux24.IN22
d[9][8] => Mux23.IN22
d[9][9] => Mux22.IN22
d[9][10] => Mux21.IN22
d[9][11] => Mux20.IN22
d[9][12] => Mux19.IN22
d[9][13] => Mux18.IN22
d[9][14] => Mux17.IN22
d[9][15] => Mux16.IN22
d[9][16] => Mux15.IN22
d[9][17] => Mux14.IN22
d[9][18] => Mux13.IN22
d[9][19] => Mux12.IN22
d[9][20] => Mux11.IN22
d[9][21] => Mux10.IN22
d[9][22] => Mux9.IN22
d[9][23] => Mux8.IN22
d[9][24] => Mux7.IN22
d[9][25] => Mux6.IN22
d[9][26] => Mux5.IN22
d[9][27] => Mux4.IN22
d[9][28] => Mux3.IN22
d[9][29] => Mux2.IN22
d[9][30] => Mux1.IN22
d[9][31] => Mux0.IN22
d[10][0] => Mux31.IN21
d[10][1] => Mux30.IN21
d[10][2] => Mux29.IN21
d[10][3] => Mux28.IN21
d[10][4] => Mux27.IN21
d[10][5] => Mux26.IN21
d[10][6] => Mux25.IN21
d[10][7] => Mux24.IN21
d[10][8] => Mux23.IN21
d[10][9] => Mux22.IN21
d[10][10] => Mux21.IN21
d[10][11] => Mux20.IN21
d[10][12] => Mux19.IN21
d[10][13] => Mux18.IN21
d[10][14] => Mux17.IN21
d[10][15] => Mux16.IN21
d[10][16] => Mux15.IN21
d[10][17] => Mux14.IN21
d[10][18] => Mux13.IN21
d[10][19] => Mux12.IN21
d[10][20] => Mux11.IN21
d[10][21] => Mux10.IN21
d[10][22] => Mux9.IN21
d[10][23] => Mux8.IN21
d[10][24] => Mux7.IN21
d[10][25] => Mux6.IN21
d[10][26] => Mux5.IN21
d[10][27] => Mux4.IN21
d[10][28] => Mux3.IN21
d[10][29] => Mux2.IN21
d[10][30] => Mux1.IN21
d[10][31] => Mux0.IN21
d[11][0] => Mux31.IN20
d[11][1] => Mux30.IN20
d[11][2] => Mux29.IN20
d[11][3] => Mux28.IN20
d[11][4] => Mux27.IN20
d[11][5] => Mux26.IN20
d[11][6] => Mux25.IN20
d[11][7] => Mux24.IN20
d[11][8] => Mux23.IN20
d[11][9] => Mux22.IN20
d[11][10] => Mux21.IN20
d[11][11] => Mux20.IN20
d[11][12] => Mux19.IN20
d[11][13] => Mux18.IN20
d[11][14] => Mux17.IN20
d[11][15] => Mux16.IN20
d[11][16] => Mux15.IN20
d[11][17] => Mux14.IN20
d[11][18] => Mux13.IN20
d[11][19] => Mux12.IN20
d[11][20] => Mux11.IN20
d[11][21] => Mux10.IN20
d[11][22] => Mux9.IN20
d[11][23] => Mux8.IN20
d[11][24] => Mux7.IN20
d[11][25] => Mux6.IN20
d[11][26] => Mux5.IN20
d[11][27] => Mux4.IN20
d[11][28] => Mux3.IN20
d[11][29] => Mux2.IN20
d[11][30] => Mux1.IN20
d[11][31] => Mux0.IN20
d[12][0] => Mux31.IN19
d[12][1] => Mux30.IN19
d[12][2] => Mux29.IN19
d[12][3] => Mux28.IN19
d[12][4] => Mux27.IN19
d[12][5] => Mux26.IN19
d[12][6] => Mux25.IN19
d[12][7] => Mux24.IN19
d[12][8] => Mux23.IN19
d[12][9] => Mux22.IN19
d[12][10] => Mux21.IN19
d[12][11] => Mux20.IN19
d[12][12] => Mux19.IN19
d[12][13] => Mux18.IN19
d[12][14] => Mux17.IN19
d[12][15] => Mux16.IN19
d[12][16] => Mux15.IN19
d[12][17] => Mux14.IN19
d[12][18] => Mux13.IN19
d[12][19] => Mux12.IN19
d[12][20] => Mux11.IN19
d[12][21] => Mux10.IN19
d[12][22] => Mux9.IN19
d[12][23] => Mux8.IN19
d[12][24] => Mux7.IN19
d[12][25] => Mux6.IN19
d[12][26] => Mux5.IN19
d[12][27] => Mux4.IN19
d[12][28] => Mux3.IN19
d[12][29] => Mux2.IN19
d[12][30] => Mux1.IN19
d[12][31] => Mux0.IN19
d[13][0] => Mux31.IN18
d[13][1] => Mux30.IN18
d[13][2] => Mux29.IN18
d[13][3] => Mux28.IN18
d[13][4] => Mux27.IN18
d[13][5] => Mux26.IN18
d[13][6] => Mux25.IN18
d[13][7] => Mux24.IN18
d[13][8] => Mux23.IN18
d[13][9] => Mux22.IN18
d[13][10] => Mux21.IN18
d[13][11] => Mux20.IN18
d[13][12] => Mux19.IN18
d[13][13] => Mux18.IN18
d[13][14] => Mux17.IN18
d[13][15] => Mux16.IN18
d[13][16] => Mux15.IN18
d[13][17] => Mux14.IN18
d[13][18] => Mux13.IN18
d[13][19] => Mux12.IN18
d[13][20] => Mux11.IN18
d[13][21] => Mux10.IN18
d[13][22] => Mux9.IN18
d[13][23] => Mux8.IN18
d[13][24] => Mux7.IN18
d[13][25] => Mux6.IN18
d[13][26] => Mux5.IN18
d[13][27] => Mux4.IN18
d[13][28] => Mux3.IN18
d[13][29] => Mux2.IN18
d[13][30] => Mux1.IN18
d[13][31] => Mux0.IN18
d[14][0] => Mux31.IN17
d[14][1] => Mux30.IN17
d[14][2] => Mux29.IN17
d[14][3] => Mux28.IN17
d[14][4] => Mux27.IN17
d[14][5] => Mux26.IN17
d[14][6] => Mux25.IN17
d[14][7] => Mux24.IN17
d[14][8] => Mux23.IN17
d[14][9] => Mux22.IN17
d[14][10] => Mux21.IN17
d[14][11] => Mux20.IN17
d[14][12] => Mux19.IN17
d[14][13] => Mux18.IN17
d[14][14] => Mux17.IN17
d[14][15] => Mux16.IN17
d[14][16] => Mux15.IN17
d[14][17] => Mux14.IN17
d[14][18] => Mux13.IN17
d[14][19] => Mux12.IN17
d[14][20] => Mux11.IN17
d[14][21] => Mux10.IN17
d[14][22] => Mux9.IN17
d[14][23] => Mux8.IN17
d[14][24] => Mux7.IN17
d[14][25] => Mux6.IN17
d[14][26] => Mux5.IN17
d[14][27] => Mux4.IN17
d[14][28] => Mux3.IN17
d[14][29] => Mux2.IN17
d[14][30] => Mux1.IN17
d[14][31] => Mux0.IN17
d[15][0] => Mux31.IN16
d[15][1] => Mux30.IN16
d[15][2] => Mux29.IN16
d[15][3] => Mux28.IN16
d[15][4] => Mux27.IN16
d[15][5] => Mux26.IN16
d[15][6] => Mux25.IN16
d[15][7] => Mux24.IN16
d[15][8] => Mux23.IN16
d[15][9] => Mux22.IN16
d[15][10] => Mux21.IN16
d[15][11] => Mux20.IN16
d[15][12] => Mux19.IN16
d[15][13] => Mux18.IN16
d[15][14] => Mux17.IN16
d[15][15] => Mux16.IN16
d[15][16] => Mux15.IN16
d[15][17] => Mux14.IN16
d[15][18] => Mux13.IN16
d[15][19] => Mux12.IN16
d[15][20] => Mux11.IN16
d[15][21] => Mux10.IN16
d[15][22] => Mux9.IN16
d[15][23] => Mux8.IN16
d[15][24] => Mux7.IN16
d[15][25] => Mux6.IN16
d[15][26] => Mux5.IN16
d[15][27] => Mux4.IN16
d[15][28] => Mux3.IN16
d[15][29] => Mux2.IN16
d[15][30] => Mux1.IN16
d[15][31] => Mux0.IN16
d[16][0] => Mux31.IN15
d[16][1] => Mux30.IN15
d[16][2] => Mux29.IN15
d[16][3] => Mux28.IN15
d[16][4] => Mux27.IN15
d[16][5] => Mux26.IN15
d[16][6] => Mux25.IN15
d[16][7] => Mux24.IN15
d[16][8] => Mux23.IN15
d[16][9] => Mux22.IN15
d[16][10] => Mux21.IN15
d[16][11] => Mux20.IN15
d[16][12] => Mux19.IN15
d[16][13] => Mux18.IN15
d[16][14] => Mux17.IN15
d[16][15] => Mux16.IN15
d[16][16] => Mux15.IN15
d[16][17] => Mux14.IN15
d[16][18] => Mux13.IN15
d[16][19] => Mux12.IN15
d[16][20] => Mux11.IN15
d[16][21] => Mux10.IN15
d[16][22] => Mux9.IN15
d[16][23] => Mux8.IN15
d[16][24] => Mux7.IN15
d[16][25] => Mux6.IN15
d[16][26] => Mux5.IN15
d[16][27] => Mux4.IN15
d[16][28] => Mux3.IN15
d[16][29] => Mux2.IN15
d[16][30] => Mux1.IN15
d[16][31] => Mux0.IN15
d[17][0] => Mux31.IN14
d[17][1] => Mux30.IN14
d[17][2] => Mux29.IN14
d[17][3] => Mux28.IN14
d[17][4] => Mux27.IN14
d[17][5] => Mux26.IN14
d[17][6] => Mux25.IN14
d[17][7] => Mux24.IN14
d[17][8] => Mux23.IN14
d[17][9] => Mux22.IN14
d[17][10] => Mux21.IN14
d[17][11] => Mux20.IN14
d[17][12] => Mux19.IN14
d[17][13] => Mux18.IN14
d[17][14] => Mux17.IN14
d[17][15] => Mux16.IN14
d[17][16] => Mux15.IN14
d[17][17] => Mux14.IN14
d[17][18] => Mux13.IN14
d[17][19] => Mux12.IN14
d[17][20] => Mux11.IN14
d[17][21] => Mux10.IN14
d[17][22] => Mux9.IN14
d[17][23] => Mux8.IN14
d[17][24] => Mux7.IN14
d[17][25] => Mux6.IN14
d[17][26] => Mux5.IN14
d[17][27] => Mux4.IN14
d[17][28] => Mux3.IN14
d[17][29] => Mux2.IN14
d[17][30] => Mux1.IN14
d[17][31] => Mux0.IN14
d[18][0] => Mux31.IN13
d[18][1] => Mux30.IN13
d[18][2] => Mux29.IN13
d[18][3] => Mux28.IN13
d[18][4] => Mux27.IN13
d[18][5] => Mux26.IN13
d[18][6] => Mux25.IN13
d[18][7] => Mux24.IN13
d[18][8] => Mux23.IN13
d[18][9] => Mux22.IN13
d[18][10] => Mux21.IN13
d[18][11] => Mux20.IN13
d[18][12] => Mux19.IN13
d[18][13] => Mux18.IN13
d[18][14] => Mux17.IN13
d[18][15] => Mux16.IN13
d[18][16] => Mux15.IN13
d[18][17] => Mux14.IN13
d[18][18] => Mux13.IN13
d[18][19] => Mux12.IN13
d[18][20] => Mux11.IN13
d[18][21] => Mux10.IN13
d[18][22] => Mux9.IN13
d[18][23] => Mux8.IN13
d[18][24] => Mux7.IN13
d[18][25] => Mux6.IN13
d[18][26] => Mux5.IN13
d[18][27] => Mux4.IN13
d[18][28] => Mux3.IN13
d[18][29] => Mux2.IN13
d[18][30] => Mux1.IN13
d[18][31] => Mux0.IN13
d[19][0] => Mux31.IN12
d[19][1] => Mux30.IN12
d[19][2] => Mux29.IN12
d[19][3] => Mux28.IN12
d[19][4] => Mux27.IN12
d[19][5] => Mux26.IN12
d[19][6] => Mux25.IN12
d[19][7] => Mux24.IN12
d[19][8] => Mux23.IN12
d[19][9] => Mux22.IN12
d[19][10] => Mux21.IN12
d[19][11] => Mux20.IN12
d[19][12] => Mux19.IN12
d[19][13] => Mux18.IN12
d[19][14] => Mux17.IN12
d[19][15] => Mux16.IN12
d[19][16] => Mux15.IN12
d[19][17] => Mux14.IN12
d[19][18] => Mux13.IN12
d[19][19] => Mux12.IN12
d[19][20] => Mux11.IN12
d[19][21] => Mux10.IN12
d[19][22] => Mux9.IN12
d[19][23] => Mux8.IN12
d[19][24] => Mux7.IN12
d[19][25] => Mux6.IN12
d[19][26] => Mux5.IN12
d[19][27] => Mux4.IN12
d[19][28] => Mux3.IN12
d[19][29] => Mux2.IN12
d[19][30] => Mux1.IN12
d[19][31] => Mux0.IN12
d[20][0] => Mux31.IN11
d[20][1] => Mux30.IN11
d[20][2] => Mux29.IN11
d[20][3] => Mux28.IN11
d[20][4] => Mux27.IN11
d[20][5] => Mux26.IN11
d[20][6] => Mux25.IN11
d[20][7] => Mux24.IN11
d[20][8] => Mux23.IN11
d[20][9] => Mux22.IN11
d[20][10] => Mux21.IN11
d[20][11] => Mux20.IN11
d[20][12] => Mux19.IN11
d[20][13] => Mux18.IN11
d[20][14] => Mux17.IN11
d[20][15] => Mux16.IN11
d[20][16] => Mux15.IN11
d[20][17] => Mux14.IN11
d[20][18] => Mux13.IN11
d[20][19] => Mux12.IN11
d[20][20] => Mux11.IN11
d[20][21] => Mux10.IN11
d[20][22] => Mux9.IN11
d[20][23] => Mux8.IN11
d[20][24] => Mux7.IN11
d[20][25] => Mux6.IN11
d[20][26] => Mux5.IN11
d[20][27] => Mux4.IN11
d[20][28] => Mux3.IN11
d[20][29] => Mux2.IN11
d[20][30] => Mux1.IN11
d[20][31] => Mux0.IN11
d[21][0] => Mux31.IN10
d[21][1] => Mux30.IN10
d[21][2] => Mux29.IN10
d[21][3] => Mux28.IN10
d[21][4] => Mux27.IN10
d[21][5] => Mux26.IN10
d[21][6] => Mux25.IN10
d[21][7] => Mux24.IN10
d[21][8] => Mux23.IN10
d[21][9] => Mux22.IN10
d[21][10] => Mux21.IN10
d[21][11] => Mux20.IN10
d[21][12] => Mux19.IN10
d[21][13] => Mux18.IN10
d[21][14] => Mux17.IN10
d[21][15] => Mux16.IN10
d[21][16] => Mux15.IN10
d[21][17] => Mux14.IN10
d[21][18] => Mux13.IN10
d[21][19] => Mux12.IN10
d[21][20] => Mux11.IN10
d[21][21] => Mux10.IN10
d[21][22] => Mux9.IN10
d[21][23] => Mux8.IN10
d[21][24] => Mux7.IN10
d[21][25] => Mux6.IN10
d[21][26] => Mux5.IN10
d[21][27] => Mux4.IN10
d[21][28] => Mux3.IN10
d[21][29] => Mux2.IN10
d[21][30] => Mux1.IN10
d[21][31] => Mux0.IN10
d[22][0] => Mux31.IN9
d[22][1] => Mux30.IN9
d[22][2] => Mux29.IN9
d[22][3] => Mux28.IN9
d[22][4] => Mux27.IN9
d[22][5] => Mux26.IN9
d[22][6] => Mux25.IN9
d[22][7] => Mux24.IN9
d[22][8] => Mux23.IN9
d[22][9] => Mux22.IN9
d[22][10] => Mux21.IN9
d[22][11] => Mux20.IN9
d[22][12] => Mux19.IN9
d[22][13] => Mux18.IN9
d[22][14] => Mux17.IN9
d[22][15] => Mux16.IN9
d[22][16] => Mux15.IN9
d[22][17] => Mux14.IN9
d[22][18] => Mux13.IN9
d[22][19] => Mux12.IN9
d[22][20] => Mux11.IN9
d[22][21] => Mux10.IN9
d[22][22] => Mux9.IN9
d[22][23] => Mux8.IN9
d[22][24] => Mux7.IN9
d[22][25] => Mux6.IN9
d[22][26] => Mux5.IN9
d[22][27] => Mux4.IN9
d[22][28] => Mux3.IN9
d[22][29] => Mux2.IN9
d[22][30] => Mux1.IN9
d[22][31] => Mux0.IN9
d[23][0] => Mux31.IN8
d[23][1] => Mux30.IN8
d[23][2] => Mux29.IN8
d[23][3] => Mux28.IN8
d[23][4] => Mux27.IN8
d[23][5] => Mux26.IN8
d[23][6] => Mux25.IN8
d[23][7] => Mux24.IN8
d[23][8] => Mux23.IN8
d[23][9] => Mux22.IN8
d[23][10] => Mux21.IN8
d[23][11] => Mux20.IN8
d[23][12] => Mux19.IN8
d[23][13] => Mux18.IN8
d[23][14] => Mux17.IN8
d[23][15] => Mux16.IN8
d[23][16] => Mux15.IN8
d[23][17] => Mux14.IN8
d[23][18] => Mux13.IN8
d[23][19] => Mux12.IN8
d[23][20] => Mux11.IN8
d[23][21] => Mux10.IN8
d[23][22] => Mux9.IN8
d[23][23] => Mux8.IN8
d[23][24] => Mux7.IN8
d[23][25] => Mux6.IN8
d[23][26] => Mux5.IN8
d[23][27] => Mux4.IN8
d[23][28] => Mux3.IN8
d[23][29] => Mux2.IN8
d[23][30] => Mux1.IN8
d[23][31] => Mux0.IN8
d[24][0] => Mux31.IN7
d[24][1] => Mux30.IN7
d[24][2] => Mux29.IN7
d[24][3] => Mux28.IN7
d[24][4] => Mux27.IN7
d[24][5] => Mux26.IN7
d[24][6] => Mux25.IN7
d[24][7] => Mux24.IN7
d[24][8] => Mux23.IN7
d[24][9] => Mux22.IN7
d[24][10] => Mux21.IN7
d[24][11] => Mux20.IN7
d[24][12] => Mux19.IN7
d[24][13] => Mux18.IN7
d[24][14] => Mux17.IN7
d[24][15] => Mux16.IN7
d[24][16] => Mux15.IN7
d[24][17] => Mux14.IN7
d[24][18] => Mux13.IN7
d[24][19] => Mux12.IN7
d[24][20] => Mux11.IN7
d[24][21] => Mux10.IN7
d[24][22] => Mux9.IN7
d[24][23] => Mux8.IN7
d[24][24] => Mux7.IN7
d[24][25] => Mux6.IN7
d[24][26] => Mux5.IN7
d[24][27] => Mux4.IN7
d[24][28] => Mux3.IN7
d[24][29] => Mux2.IN7
d[24][30] => Mux1.IN7
d[24][31] => Mux0.IN7
d[25][0] => Mux31.IN6
d[25][1] => Mux30.IN6
d[25][2] => Mux29.IN6
d[25][3] => Mux28.IN6
d[25][4] => Mux27.IN6
d[25][5] => Mux26.IN6
d[25][6] => Mux25.IN6
d[25][7] => Mux24.IN6
d[25][8] => Mux23.IN6
d[25][9] => Mux22.IN6
d[25][10] => Mux21.IN6
d[25][11] => Mux20.IN6
d[25][12] => Mux19.IN6
d[25][13] => Mux18.IN6
d[25][14] => Mux17.IN6
d[25][15] => Mux16.IN6
d[25][16] => Mux15.IN6
d[25][17] => Mux14.IN6
d[25][18] => Mux13.IN6
d[25][19] => Mux12.IN6
d[25][20] => Mux11.IN6
d[25][21] => Mux10.IN6
d[25][22] => Mux9.IN6
d[25][23] => Mux8.IN6
d[25][24] => Mux7.IN6
d[25][25] => Mux6.IN6
d[25][26] => Mux5.IN6
d[25][27] => Mux4.IN6
d[25][28] => Mux3.IN6
d[25][29] => Mux2.IN6
d[25][30] => Mux1.IN6
d[25][31] => Mux0.IN6
d[26][0] => Mux31.IN5
d[26][1] => Mux30.IN5
d[26][2] => Mux29.IN5
d[26][3] => Mux28.IN5
d[26][4] => Mux27.IN5
d[26][5] => Mux26.IN5
d[26][6] => Mux25.IN5
d[26][7] => Mux24.IN5
d[26][8] => Mux23.IN5
d[26][9] => Mux22.IN5
d[26][10] => Mux21.IN5
d[26][11] => Mux20.IN5
d[26][12] => Mux19.IN5
d[26][13] => Mux18.IN5
d[26][14] => Mux17.IN5
d[26][15] => Mux16.IN5
d[26][16] => Mux15.IN5
d[26][17] => Mux14.IN5
d[26][18] => Mux13.IN5
d[26][19] => Mux12.IN5
d[26][20] => Mux11.IN5
d[26][21] => Mux10.IN5
d[26][22] => Mux9.IN5
d[26][23] => Mux8.IN5
d[26][24] => Mux7.IN5
d[26][25] => Mux6.IN5
d[26][26] => Mux5.IN5
d[26][27] => Mux4.IN5
d[26][28] => Mux3.IN5
d[26][29] => Mux2.IN5
d[26][30] => Mux1.IN5
d[26][31] => Mux0.IN5
d[27][0] => Mux31.IN4
d[27][1] => Mux30.IN4
d[27][2] => Mux29.IN4
d[27][3] => Mux28.IN4
d[27][4] => Mux27.IN4
d[27][5] => Mux26.IN4
d[27][6] => Mux25.IN4
d[27][7] => Mux24.IN4
d[27][8] => Mux23.IN4
d[27][9] => Mux22.IN4
d[27][10] => Mux21.IN4
d[27][11] => Mux20.IN4
d[27][12] => Mux19.IN4
d[27][13] => Mux18.IN4
d[27][14] => Mux17.IN4
d[27][15] => Mux16.IN4
d[27][16] => Mux15.IN4
d[27][17] => Mux14.IN4
d[27][18] => Mux13.IN4
d[27][19] => Mux12.IN4
d[27][20] => Mux11.IN4
d[27][21] => Mux10.IN4
d[27][22] => Mux9.IN4
d[27][23] => Mux8.IN4
d[27][24] => Mux7.IN4
d[27][25] => Mux6.IN4
d[27][26] => Mux5.IN4
d[27][27] => Mux4.IN4
d[27][28] => Mux3.IN4
d[27][29] => Mux2.IN4
d[27][30] => Mux1.IN4
d[27][31] => Mux0.IN4
d[28][0] => Mux31.IN3
d[28][1] => Mux30.IN3
d[28][2] => Mux29.IN3
d[28][3] => Mux28.IN3
d[28][4] => Mux27.IN3
d[28][5] => Mux26.IN3
d[28][6] => Mux25.IN3
d[28][7] => Mux24.IN3
d[28][8] => Mux23.IN3
d[28][9] => Mux22.IN3
d[28][10] => Mux21.IN3
d[28][11] => Mux20.IN3
d[28][12] => Mux19.IN3
d[28][13] => Mux18.IN3
d[28][14] => Mux17.IN3
d[28][15] => Mux16.IN3
d[28][16] => Mux15.IN3
d[28][17] => Mux14.IN3
d[28][18] => Mux13.IN3
d[28][19] => Mux12.IN3
d[28][20] => Mux11.IN3
d[28][21] => Mux10.IN3
d[28][22] => Mux9.IN3
d[28][23] => Mux8.IN3
d[28][24] => Mux7.IN3
d[28][25] => Mux6.IN3
d[28][26] => Mux5.IN3
d[28][27] => Mux4.IN3
d[28][28] => Mux3.IN3
d[28][29] => Mux2.IN3
d[28][30] => Mux1.IN3
d[28][31] => Mux0.IN3
d[29][0] => Mux31.IN2
d[29][1] => Mux30.IN2
d[29][2] => Mux29.IN2
d[29][3] => Mux28.IN2
d[29][4] => Mux27.IN2
d[29][5] => Mux26.IN2
d[29][6] => Mux25.IN2
d[29][7] => Mux24.IN2
d[29][8] => Mux23.IN2
d[29][9] => Mux22.IN2
d[29][10] => Mux21.IN2
d[29][11] => Mux20.IN2
d[29][12] => Mux19.IN2
d[29][13] => Mux18.IN2
d[29][14] => Mux17.IN2
d[29][15] => Mux16.IN2
d[29][16] => Mux15.IN2
d[29][17] => Mux14.IN2
d[29][18] => Mux13.IN2
d[29][19] => Mux12.IN2
d[29][20] => Mux11.IN2
d[29][21] => Mux10.IN2
d[29][22] => Mux9.IN2
d[29][23] => Mux8.IN2
d[29][24] => Mux7.IN2
d[29][25] => Mux6.IN2
d[29][26] => Mux5.IN2
d[29][27] => Mux4.IN2
d[29][28] => Mux3.IN2
d[29][29] => Mux2.IN2
d[29][30] => Mux1.IN2
d[29][31] => Mux0.IN2
d[30][0] => Mux31.IN1
d[30][1] => Mux30.IN1
d[30][2] => Mux29.IN1
d[30][3] => Mux28.IN1
d[30][4] => Mux27.IN1
d[30][5] => Mux26.IN1
d[30][6] => Mux25.IN1
d[30][7] => Mux24.IN1
d[30][8] => Mux23.IN1
d[30][9] => Mux22.IN1
d[30][10] => Mux21.IN1
d[30][11] => Mux20.IN1
d[30][12] => Mux19.IN1
d[30][13] => Mux18.IN1
d[30][14] => Mux17.IN1
d[30][15] => Mux16.IN1
d[30][16] => Mux15.IN1
d[30][17] => Mux14.IN1
d[30][18] => Mux13.IN1
d[30][19] => Mux12.IN1
d[30][20] => Mux11.IN1
d[30][21] => Mux10.IN1
d[30][22] => Mux9.IN1
d[30][23] => Mux8.IN1
d[30][24] => Mux7.IN1
d[30][25] => Mux6.IN1
d[30][26] => Mux5.IN1
d[30][27] => Mux4.IN1
d[30][28] => Mux3.IN1
d[30][29] => Mux2.IN1
d[30][30] => Mux1.IN1
d[30][31] => Mux0.IN1
d[31][0] => Mux31.IN0
d[31][1] => Mux30.IN0
d[31][2] => Mux29.IN0
d[31][3] => Mux28.IN0
d[31][4] => Mux27.IN0
d[31][5] => Mux26.IN0
d[31][6] => Mux25.IN0
d[31][7] => Mux24.IN0
d[31][8] => Mux23.IN0
d[31][9] => Mux22.IN0
d[31][10] => Mux21.IN0
d[31][11] => Mux20.IN0
d[31][12] => Mux19.IN0
d[31][13] => Mux18.IN0
d[31][14] => Mux17.IN0
d[31][15] => Mux16.IN0
d[31][16] => Mux15.IN0
d[31][17] => Mux14.IN0
d[31][18] => Mux13.IN0
d[31][19] => Mux12.IN0
d[31][20] => Mux11.IN0
d[31][21] => Mux10.IN0
d[31][22] => Mux9.IN0
d[31][23] => Mux8.IN0
d[31][24] => Mux7.IN0
d[31][25] => Mux6.IN0
d[31][26] => Mux5.IN0
d[31][27] => Mux4.IN0
d[31][28] => Mux3.IN0
d[31][29] => Mux2.IN0
d[31][30] => Mux1.IN0
d[31][31] => Mux0.IN0
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[0] => Mux16.IN36
sel[0] => Mux17.IN36
sel[0] => Mux18.IN36
sel[0] => Mux19.IN36
sel[0] => Mux20.IN36
sel[0] => Mux21.IN36
sel[0] => Mux22.IN36
sel[0] => Mux23.IN36
sel[0] => Mux24.IN36
sel[0] => Mux25.IN36
sel[0] => Mux26.IN36
sel[0] => Mux27.IN36
sel[0] => Mux28.IN36
sel[0] => Mux29.IN36
sel[0] => Mux30.IN36
sel[0] => Mux31.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[1] => Mux16.IN35
sel[1] => Mux17.IN35
sel[1] => Mux18.IN35
sel[1] => Mux19.IN35
sel[1] => Mux20.IN35
sel[1] => Mux21.IN35
sel[1] => Mux22.IN35
sel[1] => Mux23.IN35
sel[1] => Mux24.IN35
sel[1] => Mux25.IN35
sel[1] => Mux26.IN35
sel[1] => Mux27.IN35
sel[1] => Mux28.IN35
sel[1] => Mux29.IN35
sel[1] => Mux30.IN35
sel[1] => Mux31.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[2] => Mux16.IN34
sel[2] => Mux17.IN34
sel[2] => Mux18.IN34
sel[2] => Mux19.IN34
sel[2] => Mux20.IN34
sel[2] => Mux21.IN34
sel[2] => Mux22.IN34
sel[2] => Mux23.IN34
sel[2] => Mux24.IN34
sel[2] => Mux25.IN34
sel[2] => Mux26.IN34
sel[2] => Mux27.IN34
sel[2] => Mux28.IN34
sel[2] => Mux29.IN34
sel[2] => Mux30.IN34
sel[2] => Mux31.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[3] => Mux16.IN33
sel[3] => Mux17.IN33
sel[3] => Mux18.IN33
sel[3] => Mux19.IN33
sel[3] => Mux20.IN33
sel[3] => Mux21.IN33
sel[3] => Mux22.IN33
sel[3] => Mux23.IN33
sel[3] => Mux24.IN33
sel[3] => Mux25.IN33
sel[3] => Mux26.IN33
sel[3] => Mux27.IN33
sel[3] => Mux28.IN33
sel[3] => Mux29.IN33
sel[3] => Mux30.IN33
sel[3] => Mux31.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
sel[4] => Mux16.IN32
sel[4] => Mux17.IN32
sel[4] => Mux18.IN32
sel[4] => Mux19.IN32
sel[4] => Mux20.IN32
sel[4] => Mux21.IN32
sel[4] => Mux22.IN32
sel[4] => Mux23.IN32
sel[4] => Mux24.IN32
sel[4] => Mux25.IN32
sel[4] => Mux26.IN32
sel[4] => Mux27.IN32
sel[4] => Mux28.IN32
sel[4] => Mux29.IN32
sel[4] => Mux30.IN32
sel[4] => Mux31.IN32
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block
rs1_data[0] => rs1_data[0].IN1
rs1_data[1] => rs1_data[1].IN1
rs1_data[2] => rs1_data[2].IN1
rs1_data[3] => rs1_data[3].IN1
rs1_data[4] => rs1_data[4].IN1
rs1_data[5] => rs1_data[5].IN1
rs1_data[6] => rs1_data[6].IN1
rs1_data[7] => rs1_data[7].IN1
rs1_data[8] => rs1_data[8].IN1
rs1_data[9] => rs1_data[9].IN1
rs1_data[10] => rs1_data[10].IN1
rs1_data[11] => rs1_data[11].IN1
rs1_data[12] => rs1_data[12].IN1
rs1_data[13] => rs1_data[13].IN1
rs1_data[14] => rs1_data[14].IN1
rs1_data[15] => rs1_data[15].IN1
rs1_data[16] => rs1_data[16].IN1
rs1_data[17] => rs1_data[17].IN1
rs1_data[18] => rs1_data[18].IN1
rs1_data[19] => rs1_data[19].IN1
rs1_data[20] => rs1_data[20].IN1
rs1_data[21] => rs1_data[21].IN1
rs1_data[22] => rs1_data[22].IN1
rs1_data[23] => rs1_data[23].IN1
rs1_data[24] => rs1_data[24].IN1
rs1_data[25] => rs1_data[25].IN1
rs1_data[26] => rs1_data[26].IN1
rs1_data[27] => rs1_data[27].IN1
rs1_data[28] => rs1_data[28].IN1
rs1_data[29] => rs1_data[29].IN1
rs1_data[30] => rs1_data[30].IN1
rs1_data[31] => rs1_data[31].IN1
rs2_data[0] => xor_result[0].IN0
rs2_data[0] => _.IN1
rs2_data[1] => xor_result[1].IN0
rs2_data[1] => _.IN1
rs2_data[2] => xor_result[2].IN0
rs2_data[2] => _.IN1
rs2_data[3] => xor_result[3].IN0
rs2_data[3] => _.IN1
rs2_data[4] => xor_result[4].IN0
rs2_data[4] => _.IN1
rs2_data[5] => xor_result[5].IN0
rs2_data[5] => _.IN1
rs2_data[6] => xor_result[6].IN0
rs2_data[6] => _.IN1
rs2_data[7] => xor_result[7].IN0
rs2_data[7] => _.IN1
rs2_data[8] => xor_result[8].IN0
rs2_data[8] => _.IN1
rs2_data[9] => xor_result[9].IN0
rs2_data[9] => _.IN1
rs2_data[10] => xor_result[10].IN0
rs2_data[10] => _.IN1
rs2_data[11] => xor_result[11].IN0
rs2_data[11] => _.IN1
rs2_data[12] => xor_result[12].IN0
rs2_data[12] => _.IN1
rs2_data[13] => xor_result[13].IN0
rs2_data[13] => _.IN1
rs2_data[14] => xor_result[14].IN0
rs2_data[14] => _.IN1
rs2_data[15] => xor_result[15].IN0
rs2_data[15] => _.IN1
rs2_data[16] => xor_result[16].IN0
rs2_data[16] => _.IN1
rs2_data[17] => xor_result[17].IN0
rs2_data[17] => _.IN1
rs2_data[18] => xor_result[18].IN0
rs2_data[18] => _.IN1
rs2_data[19] => xor_result[19].IN0
rs2_data[19] => _.IN1
rs2_data[20] => xor_result[20].IN0
rs2_data[20] => _.IN1
rs2_data[21] => xor_result[21].IN0
rs2_data[21] => _.IN1
rs2_data[22] => xor_result[22].IN0
rs2_data[22] => _.IN1
rs2_data[23] => xor_result[23].IN0
rs2_data[23] => _.IN1
rs2_data[24] => xor_result[24].IN0
rs2_data[24] => _.IN1
rs2_data[25] => xor_result[25].IN0
rs2_data[25] => _.IN1
rs2_data[26] => xor_result[26].IN0
rs2_data[26] => _.IN1
rs2_data[27] => xor_result[27].IN0
rs2_data[27] => _.IN1
rs2_data[28] => xor_result[28].IN0
rs2_data[28] => _.IN1
rs2_data[29] => xor_result[29].IN0
rs2_data[29] => _.IN1
rs2_data[30] => xor_result[30].IN0
rs2_data[30] => _.IN1
rs2_data[31] => f.IN0
rs2_data[31] => xor_result[31].IN0
rs2_data[31] => _.IN1
rs2_data[31] => f.IN0
br_un => br_un.IN1
br_less <= mux_2to1:mux_block.y
br_equal <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block
a[0] => cla_loop[0].a_part[0].IN1
a[1] => cla_loop[0].a_part[1].IN1
a[2] => cla_loop[0].a_part[2].IN1
a[3] => cla_loop[0].a_part[3].IN1
a[4] => cla_loop[1].a_part[0].IN1
a[5] => cla_loop[1].a_part[1].IN1
a[6] => cla_loop[1].a_part[2].IN1
a[7] => cla_loop[1].a_part[3].IN1
a[8] => cla_loop[2].a_part[0].IN1
a[9] => cla_loop[2].a_part[1].IN1
a[10] => cla_loop[2].a_part[2].IN1
a[11] => cla_loop[2].a_part[3].IN1
a[12] => cla_loop[3].a_part[0].IN1
a[13] => cla_loop[3].a_part[1].IN1
a[14] => cla_loop[3].a_part[2].IN1
a[15] => cla_loop[3].a_part[3].IN1
a[16] => cla_loop[4].a_part[0].IN1
a[17] => cla_loop[4].a_part[1].IN1
a[18] => cla_loop[4].a_part[2].IN1
a[19] => cla_loop[4].a_part[3].IN1
a[20] => cla_loop[5].a_part[0].IN1
a[21] => cla_loop[5].a_part[1].IN1
a[22] => cla_loop[5].a_part[2].IN1
a[23] => cla_loop[5].a_part[3].IN1
a[24] => cla_loop[6].a_part[0].IN1
a[25] => cla_loop[6].a_part[1].IN1
a[26] => cla_loop[6].a_part[2].IN1
a[27] => cla_loop[6].a_part[3].IN1
a[28] => cla_loop[7].a_part[0].IN1
a[29] => cla_loop[7].a_part[1].IN1
a[30] => cla_loop[7].a_part[2].IN1
a[31] => cla_loop[7].a_part[3].IN1
b[0] => cla_loop[0].b_part[0].IN1
b[1] => cla_loop[0].b_part[1].IN1
b[2] => cla_loop[0].b_part[2].IN1
b[3] => cla_loop[0].b_part[3].IN1
b[4] => cla_loop[1].b_part[0].IN1
b[5] => cla_loop[1].b_part[1].IN1
b[6] => cla_loop[1].b_part[2].IN1
b[7] => cla_loop[1].b_part[3].IN1
b[8] => cla_loop[2].b_part[0].IN1
b[9] => cla_loop[2].b_part[1].IN1
b[10] => cla_loop[2].b_part[2].IN1
b[11] => cla_loop[2].b_part[3].IN1
b[12] => cla_loop[3].b_part[0].IN1
b[13] => cla_loop[3].b_part[1].IN1
b[14] => cla_loop[3].b_part[2].IN1
b[15] => cla_loop[3].b_part[3].IN1
b[16] => cla_loop[4].b_part[0].IN1
b[17] => cla_loop[4].b_part[1].IN1
b[18] => cla_loop[4].b_part[2].IN1
b[19] => cla_loop[4].b_part[3].IN1
b[20] => cla_loop[5].b_part[0].IN1
b[21] => cla_loop[5].b_part[1].IN1
b[22] => cla_loop[5].b_part[2].IN1
b[23] => cla_loop[5].b_part[3].IN1
b[24] => cla_loop[6].b_part[0].IN1
b[25] => cla_loop[6].b_part[1].IN1
b[26] => cla_loop[6].b_part[2].IN1
b[27] => cla_loop[6].b_part[3].IN1
b[28] => cla_loop[7].b_part[0].IN1
b[29] => cla_loop[7].b_part[1].IN1
b[30] => cla_loop[7].b_part[2].IN1
b[31] => cla_loop[7].b_part[3].IN1
Cin => c[0].IN1
S[0] <= cla_4bit:cla_loop[0].cla.S
S[1] <= cla_4bit:cla_loop[0].cla.S
S[2] <= cla_4bit:cla_loop[0].cla.S
S[3] <= cla_4bit:cla_loop[0].cla.S
S[4] <= cla_4bit:cla_loop[1].cla.S
S[5] <= cla_4bit:cla_loop[1].cla.S
S[6] <= cla_4bit:cla_loop[1].cla.S
S[7] <= cla_4bit:cla_loop[1].cla.S
S[8] <= cla_4bit:cla_loop[2].cla.S
S[9] <= cla_4bit:cla_loop[2].cla.S
S[10] <= cla_4bit:cla_loop[2].cla.S
S[11] <= cla_4bit:cla_loop[2].cla.S
S[12] <= cla_4bit:cla_loop[3].cla.S
S[13] <= cla_4bit:cla_loop[3].cla.S
S[14] <= cla_4bit:cla_loop[3].cla.S
S[15] <= cla_4bit:cla_loop[3].cla.S
S[16] <= cla_4bit:cla_loop[4].cla.S
S[17] <= cla_4bit:cla_loop[4].cla.S
S[18] <= cla_4bit:cla_loop[4].cla.S
S[19] <= cla_4bit:cla_loop[4].cla.S
S[20] <= cla_4bit:cla_loop[5].cla.S
S[21] <= cla_4bit:cla_loop[5].cla.S
S[22] <= cla_4bit:cla_loop[5].cla.S
S[23] <= cla_4bit:cla_loop[5].cla.S
S[24] <= cla_4bit:cla_loop[6].cla.S
S[25] <= cla_4bit:cla_loop[6].cla.S
S[26] <= cla_4bit:cla_loop[6].cla.S
S[27] <= cla_4bit:cla_loop[6].cla.S
S[28] <= cla_4bit:cla_loop[7].cla.S
S[29] <= cla_4bit:cla_loop[7].cla.S
S[30] <= cla_4bit:cla_loop[7].cla.S
S[31] <= cla_4bit:cla_loop[7].cla.S
Cout <= cla_4bit:cla_loop[7].cla.Co


|wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[0].cla
A[0] => G[0].IN0
A[0] => P[0].IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
B[0] => G[0].IN1
B[0] => P[0].IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
Cin => C.IN1
Cin => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
Co <= C.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[1].cla
A[0] => G[0].IN0
A[0] => P[0].IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
B[0] => G[0].IN1
B[0] => P[0].IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
Cin => C.IN1
Cin => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
Co <= C.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[2].cla
A[0] => G[0].IN0
A[0] => P[0].IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
B[0] => G[0].IN1
B[0] => P[0].IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
Cin => C.IN1
Cin => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
Co <= C.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[3].cla
A[0] => G[0].IN0
A[0] => P[0].IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
B[0] => G[0].IN1
B[0] => P[0].IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
Cin => C.IN1
Cin => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
Co <= C.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[4].cla
A[0] => G[0].IN0
A[0] => P[0].IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
B[0] => G[0].IN1
B[0] => P[0].IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
Cin => C.IN1
Cin => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
Co <= C.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[5].cla
A[0] => G[0].IN0
A[0] => P[0].IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
B[0] => G[0].IN1
B[0] => P[0].IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
Cin => C.IN1
Cin => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
Co <= C.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[6].cla
A[0] => G[0].IN0
A[0] => P[0].IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
B[0] => G[0].IN1
B[0] => P[0].IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
Cin => C.IN1
Cin => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
Co <= C.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block|cla_32bit:sub_block|cla_4bit:cla_loop[7].cla
A[0] => G[0].IN0
A[0] => P[0].IN0
A[1] => G[1].IN0
A[1] => P[1].IN0
A[2] => G[2].IN0
A[2] => P[2].IN0
A[3] => G[3].IN0
A[3] => P[3].IN0
B[0] => G[0].IN1
B[0] => P[0].IN1
B[1] => G[1].IN1
B[1] => P[1].IN1
B[2] => G[2].IN1
B[2] => P[2].IN1
B[3] => G[3].IN1
B[3] => P[3].IN1
Cin => C.IN1
Cin => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
Co <= C.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|BRC:BRC_block|mux_2to1:mux_block
d0[0] => y.DATAA
d1[0] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block
i_operand_a[0] => i_operand_a[0].IN10
i_operand_a[1] => i_operand_a[1].IN10
i_operand_a[2] => i_operand_a[2].IN10
i_operand_a[3] => i_operand_a[3].IN10
i_operand_a[4] => i_operand_a[4].IN10
i_operand_a[5] => i_operand_a[5].IN10
i_operand_a[6] => i_operand_a[6].IN10
i_operand_a[7] => i_operand_a[7].IN10
i_operand_a[8] => i_operand_a[8].IN10
i_operand_a[9] => i_operand_a[9].IN10
i_operand_a[10] => i_operand_a[10].IN10
i_operand_a[11] => i_operand_a[11].IN10
i_operand_a[12] => i_operand_a[12].IN10
i_operand_a[13] => i_operand_a[13].IN10
i_operand_a[14] => i_operand_a[14].IN10
i_operand_a[15] => i_operand_a[15].IN10
i_operand_a[16] => i_operand_a[16].IN10
i_operand_a[17] => i_operand_a[17].IN10
i_operand_a[18] => i_operand_a[18].IN10
i_operand_a[19] => i_operand_a[19].IN10
i_operand_a[20] => i_operand_a[20].IN10
i_operand_a[21] => i_operand_a[21].IN10
i_operand_a[22] => i_operand_a[22].IN10
i_operand_a[23] => i_operand_a[23].IN10
i_operand_a[24] => i_operand_a[24].IN10
i_operand_a[25] => i_operand_a[25].IN10
i_operand_a[26] => i_operand_a[26].IN10
i_operand_a[27] => i_operand_a[27].IN10
i_operand_a[28] => i_operand_a[28].IN10
i_operand_a[29] => i_operand_a[29].IN10
i_operand_a[30] => i_operand_a[30].IN10
i_operand_a[31] => i_operand_a[31].IN10
i_operand_b[0] => i_operand_b[0].IN10
i_operand_b[1] => i_operand_b[1].IN10
i_operand_b[2] => i_operand_b[2].IN10
i_operand_b[3] => i_operand_b[3].IN10
i_operand_b[4] => i_operand_b[4].IN10
i_operand_b[5] => i_operand_b[5].IN7
i_operand_b[6] => i_operand_b[6].IN7
i_operand_b[7] => i_operand_b[7].IN7
i_operand_b[8] => i_operand_b[8].IN7
i_operand_b[9] => i_operand_b[9].IN7
i_operand_b[10] => i_operand_b[10].IN7
i_operand_b[11] => i_operand_b[11].IN7
i_operand_b[12] => i_operand_b[12].IN7
i_operand_b[13] => i_operand_b[13].IN7
i_operand_b[14] => i_operand_b[14].IN7
i_operand_b[15] => i_operand_b[15].IN7
i_operand_b[16] => i_operand_b[16].IN7
i_operand_b[17] => i_operand_b[17].IN7
i_operand_b[18] => i_operand_b[18].IN7
i_operand_b[19] => i_operand_b[19].IN7
i_operand_b[20] => i_operand_b[20].IN7
i_operand_b[21] => i_operand_b[21].IN7
i_operand_b[22] => i_operand_b[22].IN7
i_operand_b[23] => i_operand_b[23].IN7
i_operand_b[24] => i_operand_b[24].IN7
i_operand_b[25] => i_operand_b[25].IN7
i_operand_b[26] => i_operand_b[26].IN7
i_operand_b[27] => i_operand_b[27].IN7
i_operand_b[28] => i_operand_b[28].IN7
i_operand_b[29] => i_operand_b[29].IN7
i_operand_b[30] => i_operand_b[30].IN7
i_operand_b[31] => i_operand_b[31].IN7
i_alu_op[0] => Mux0.IN9
i_alu_op[0] => Mux1.IN9
i_alu_op[0] => Mux2.IN9
i_alu_op[0] => Mux3.IN9
i_alu_op[0] => Mux4.IN9
i_alu_op[0] => Mux5.IN9
i_alu_op[0] => Mux6.IN9
i_alu_op[0] => Mux7.IN9
i_alu_op[0] => Mux8.IN9
i_alu_op[0] => Mux9.IN9
i_alu_op[0] => Mux10.IN9
i_alu_op[0] => Mux11.IN9
i_alu_op[0] => Mux12.IN9
i_alu_op[0] => Mux13.IN9
i_alu_op[0] => Mux14.IN9
i_alu_op[0] => Mux15.IN9
i_alu_op[0] => Mux16.IN9
i_alu_op[0] => Mux17.IN9
i_alu_op[0] => Mux18.IN9
i_alu_op[0] => Mux19.IN9
i_alu_op[0] => Mux20.IN9
i_alu_op[0] => Mux21.IN9
i_alu_op[0] => Mux22.IN9
i_alu_op[0] => Mux23.IN9
i_alu_op[0] => Mux24.IN9
i_alu_op[0] => Mux25.IN9
i_alu_op[0] => Mux26.IN9
i_alu_op[0] => Mux27.IN9
i_alu_op[0] => Mux28.IN9
i_alu_op[0] => Mux29.IN9
i_alu_op[0] => Mux30.IN9
i_alu_op[0] => Mux31.IN9
i_alu_op[1] => Mux0.IN8
i_alu_op[1] => Mux1.IN8
i_alu_op[1] => Mux2.IN8
i_alu_op[1] => Mux3.IN8
i_alu_op[1] => Mux4.IN8
i_alu_op[1] => Mux5.IN8
i_alu_op[1] => Mux6.IN8
i_alu_op[1] => Mux7.IN8
i_alu_op[1] => Mux8.IN8
i_alu_op[1] => Mux9.IN8
i_alu_op[1] => Mux10.IN8
i_alu_op[1] => Mux11.IN8
i_alu_op[1] => Mux12.IN8
i_alu_op[1] => Mux13.IN8
i_alu_op[1] => Mux14.IN8
i_alu_op[1] => Mux15.IN8
i_alu_op[1] => Mux16.IN8
i_alu_op[1] => Mux17.IN8
i_alu_op[1] => Mux18.IN8
i_alu_op[1] => Mux19.IN8
i_alu_op[1] => Mux20.IN8
i_alu_op[1] => Mux21.IN8
i_alu_op[1] => Mux22.IN8
i_alu_op[1] => Mux23.IN8
i_alu_op[1] => Mux24.IN8
i_alu_op[1] => Mux25.IN8
i_alu_op[1] => Mux26.IN8
i_alu_op[1] => Mux27.IN8
i_alu_op[1] => Mux28.IN8
i_alu_op[1] => Mux29.IN8
i_alu_op[1] => Mux30.IN8
i_alu_op[1] => Mux31.IN8
i_alu_op[2] => Mux0.IN7
i_alu_op[2] => Mux1.IN7
i_alu_op[2] => Mux2.IN7
i_alu_op[2] => Mux3.IN7
i_alu_op[2] => Mux4.IN7
i_alu_op[2] => Mux5.IN7
i_alu_op[2] => Mux6.IN7
i_alu_op[2] => Mux7.IN7
i_alu_op[2] => Mux8.IN7
i_alu_op[2] => Mux9.IN7
i_alu_op[2] => Mux10.IN7
i_alu_op[2] => Mux11.IN7
i_alu_op[2] => Mux12.IN7
i_alu_op[2] => Mux13.IN7
i_alu_op[2] => Mux14.IN7
i_alu_op[2] => Mux15.IN7
i_alu_op[2] => Mux16.IN7
i_alu_op[2] => Mux17.IN7
i_alu_op[2] => Mux18.IN7
i_alu_op[2] => Mux19.IN7
i_alu_op[2] => Mux20.IN7
i_alu_op[2] => Mux21.IN7
i_alu_op[2] => Mux22.IN7
i_alu_op[2] => Mux23.IN7
i_alu_op[2] => Mux24.IN7
i_alu_op[2] => Mux25.IN7
i_alu_op[2] => Mux26.IN7
i_alu_op[2] => Mux27.IN7
i_alu_op[2] => Mux28.IN7
i_alu_op[2] => Mux29.IN7
i_alu_op[2] => Mux30.IN7
i_alu_op[2] => Mux31.IN7
i_alu_op[3] => Mux0.IN6
i_alu_op[3] => Mux1.IN6
i_alu_op[3] => Mux2.IN6
i_alu_op[3] => Mux3.IN6
i_alu_op[3] => Mux4.IN6
i_alu_op[3] => Mux5.IN6
i_alu_op[3] => Mux6.IN6
i_alu_op[3] => Mux7.IN6
i_alu_op[3] => Mux8.IN6
i_alu_op[3] => Mux9.IN6
i_alu_op[3] => Mux10.IN6
i_alu_op[3] => Mux11.IN6
i_alu_op[3] => Mux12.IN6
i_alu_op[3] => Mux13.IN6
i_alu_op[3] => Mux14.IN6
i_alu_op[3] => Mux15.IN6
i_alu_op[3] => Mux16.IN6
i_alu_op[3] => Mux17.IN6
i_alu_op[3] => Mux18.IN6
i_alu_op[3] => Mux19.IN6
i_alu_op[3] => Mux20.IN6
i_alu_op[3] => Mux21.IN6
i_alu_op[3] => Mux22.IN6
i_alu_op[3] => Mux23.IN6
i_alu_op[3] => Mux24.IN6
i_alu_op[3] => Mux25.IN6
i_alu_op[3] => Mux26.IN6
i_alu_op[3] => Mux27.IN6
i_alu_op[3] => Mux28.IN6
i_alu_op[3] => Mux29.IN6
i_alu_op[3] => Mux30.IN6
i_alu_op[3] => Mux31.IN6
o_alu_data[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_alu_data[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= full_adder:fa0.sum
sum[1] <= full_adder:gen_block[1].fa.sum
sum[2] <= full_adder:gen_block[2].fa.sum
sum[3] <= full_adder:gen_block[3].fa.sum
sum[4] <= full_adder:gen_block[4].fa.sum
sum[5] <= full_adder:gen_block[5].fa.sum
sum[6] <= full_adder:gen_block[6].fa.sum
sum[7] <= full_adder:gen_block[7].fa.sum
sum[8] <= full_adder:gen_block[8].fa.sum
sum[9] <= full_adder:gen_block[9].fa.sum
sum[10] <= full_adder:gen_block[10].fa.sum
sum[11] <= full_adder:gen_block[11].fa.sum
sum[12] <= full_adder:gen_block[12].fa.sum
sum[13] <= full_adder:gen_block[13].fa.sum
sum[14] <= full_adder:gen_block[14].fa.sum
sum[15] <= full_adder:gen_block[15].fa.sum
sum[16] <= full_adder:gen_block[16].fa.sum
sum[17] <= full_adder:gen_block[17].fa.sum
sum[18] <= full_adder:gen_block[18].fa.sum
sum[19] <= full_adder:gen_block[19].fa.sum
sum[20] <= full_adder:gen_block[20].fa.sum
sum[21] <= full_adder:gen_block[21].fa.sum
sum[22] <= full_adder:gen_block[22].fa.sum
sum[23] <= full_adder:gen_block[23].fa.sum
sum[24] <= full_adder:gen_block[24].fa.sum
sum[25] <= full_adder:gen_block[25].fa.sum
sum[26] <= full_adder:gen_block[26].fa.sum
sum[27] <= full_adder:gen_block[27].fa.sum
sum[28] <= full_adder:gen_block[28].fa.sum
sum[29] <= full_adder:gen_block[29].fa.sum
sum[30] <= full_adder:gen_block[30].fa.sum
sum[31] <= full_adder:gen_block[31].fa.sum
cout <= full_adder:gen_block[31].fa.cout


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:fa0
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[1].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[2].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[3].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[4].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[5].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[6].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[7].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[8].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[9].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[10].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[11].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[12].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[13].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[14].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[15].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[16].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[17].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[18].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[19].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[20].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[21].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[22].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[23].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[24].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[25].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[26].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[27].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[28].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[29].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[30].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|adder:add_unit|full_adder:gen_block[31].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_neg[0].IN1
b[1] => b_neg[1].IN1
b[2] => b_neg[2].IN1
b[3] => b_neg[3].IN1
b[4] => b_neg[4].IN1
b[5] => b_neg[5].IN1
b[6] => b_neg[6].IN1
b[7] => b_neg[7].IN1
b[8] => b_neg[8].IN1
b[9] => b_neg[9].IN1
b[10] => b_neg[10].IN1
b[11] => b_neg[11].IN1
b[12] => b_neg[12].IN1
b[13] => b_neg[13].IN1
b[14] => b_neg[14].IN1
b[15] => b_neg[15].IN1
b[16] => b_neg[16].IN1
b[17] => b_neg[17].IN1
b[18] => b_neg[18].IN1
b[19] => b_neg[19].IN1
b[20] => b_neg[20].IN1
b[21] => b_neg[21].IN1
b[22] => b_neg[22].IN1
b[23] => b_neg[23].IN1
b[24] => b_neg[24].IN1
b[25] => b_neg[25].IN1
b[26] => b_neg[26].IN1
b[27] => b_neg[27].IN1
b[28] => b_neg[28].IN1
b[29] => b_neg[29].IN1
b[30] => b_neg[30].IN1
b[31] => b_neg[31].IN1
cin => cin.IN1
sub[0] <= adder:adder_inst.sum
sub[1] <= adder:adder_inst.sum
sub[2] <= adder:adder_inst.sum
sub[3] <= adder:adder_inst.sum
sub[4] <= adder:adder_inst.sum
sub[5] <= adder:adder_inst.sum
sub[6] <= adder:adder_inst.sum
sub[7] <= adder:adder_inst.sum
sub[8] <= adder:adder_inst.sum
sub[9] <= adder:adder_inst.sum
sub[10] <= adder:adder_inst.sum
sub[11] <= adder:adder_inst.sum
sub[12] <= adder:adder_inst.sum
sub[13] <= adder:adder_inst.sum
sub[14] <= adder:adder_inst.sum
sub[15] <= adder:adder_inst.sum
sub[16] <= adder:adder_inst.sum
sub[17] <= adder:adder_inst.sum
sub[18] <= adder:adder_inst.sum
sub[19] <= adder:adder_inst.sum
sub[20] <= adder:adder_inst.sum
sub[21] <= adder:adder_inst.sum
sub[22] <= adder:adder_inst.sum
sub[23] <= adder:adder_inst.sum
sub[24] <= adder:adder_inst.sum
sub[25] <= adder:adder_inst.sum
sub[26] <= adder:adder_inst.sum
sub[27] <= adder:adder_inst.sum
sub[28] <= adder:adder_inst.sum
sub[29] <= adder:adder_inst.sum
sub[30] <= adder:adder_inst.sum
sub[31] <= adder:adder_inst.sum
cout <= adder:adder_inst.cout


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= full_adder:fa0.sum
sum[1] <= full_adder:gen_block[1].fa.sum
sum[2] <= full_adder:gen_block[2].fa.sum
sum[3] <= full_adder:gen_block[3].fa.sum
sum[4] <= full_adder:gen_block[4].fa.sum
sum[5] <= full_adder:gen_block[5].fa.sum
sum[6] <= full_adder:gen_block[6].fa.sum
sum[7] <= full_adder:gen_block[7].fa.sum
sum[8] <= full_adder:gen_block[8].fa.sum
sum[9] <= full_adder:gen_block[9].fa.sum
sum[10] <= full_adder:gen_block[10].fa.sum
sum[11] <= full_adder:gen_block[11].fa.sum
sum[12] <= full_adder:gen_block[12].fa.sum
sum[13] <= full_adder:gen_block[13].fa.sum
sum[14] <= full_adder:gen_block[14].fa.sum
sum[15] <= full_adder:gen_block[15].fa.sum
sum[16] <= full_adder:gen_block[16].fa.sum
sum[17] <= full_adder:gen_block[17].fa.sum
sum[18] <= full_adder:gen_block[18].fa.sum
sum[19] <= full_adder:gen_block[19].fa.sum
sum[20] <= full_adder:gen_block[20].fa.sum
sum[21] <= full_adder:gen_block[21].fa.sum
sum[22] <= full_adder:gen_block[22].fa.sum
sum[23] <= full_adder:gen_block[23].fa.sum
sum[24] <= full_adder:gen_block[24].fa.sum
sum[25] <= full_adder:gen_block[25].fa.sum
sum[26] <= full_adder:gen_block[26].fa.sum
sum[27] <= full_adder:gen_block[27].fa.sum
sum[28] <= full_adder:gen_block[28].fa.sum
sum[29] <= full_adder:gen_block[29].fa.sum
sum[30] <= full_adder:gen_block[30].fa.sum
sum[31] <= full_adder:gen_block[31].fa.sum
cout <= full_adder:gen_block[31].fa.cout


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:fa0
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[1].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[2].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[3].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[4].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[5].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[6].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[7].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[8].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[9].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[10].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[11].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[12].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[13].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[14].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[15].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[16].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[17].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[18].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[19].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[20].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[21].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[22].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[23].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[24].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[25].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[26].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[27].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[28].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[29].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[30].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|subtractor:sub_unit|adder:adder_inst|full_adder:gen_block[31].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_negated[0].IN1
b[1] => b_negated[1].IN1
b[2] => b_negated[2].IN1
b[3] => b_negated[3].IN1
b[4] => b_negated[4].IN1
b[5] => b_negated[5].IN1
b[6] => b_negated[6].IN1
b[7] => b_negated[7].IN1
b[8] => b_negated[8].IN1
b[9] => b_negated[9].IN1
b[10] => b_negated[10].IN1
b[11] => b_negated[11].IN1
b[12] => b_negated[12].IN1
b[13] => b_negated[13].IN1
b[14] => b_negated[14].IN1
b[15] => b_negated[15].IN1
b[16] => b_negated[16].IN1
b[17] => b_negated[17].IN1
b[18] => b_negated[18].IN1
b[19] => b_negated[19].IN1
b[20] => b_negated[20].IN1
b[21] => b_negated[21].IN1
b[22] => b_negated[22].IN1
b[23] => b_negated[23].IN1
b[24] => b_negated[24].IN1
b[25] => b_negated[25].IN1
b[26] => b_negated[26].IN1
b[27] => b_negated[27].IN1
b[28] => b_negated[28].IN1
b[29] => b_negated[29].IN1
b[30] => b_negated[30].IN1
b[31] => always0.IN0
b[31] => b_negated[31].IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= full_adder:fa0.sum
sum[1] <= full_adder:gen_block[1].fa.sum
sum[2] <= full_adder:gen_block[2].fa.sum
sum[3] <= full_adder:gen_block[3].fa.sum
sum[4] <= full_adder:gen_block[4].fa.sum
sum[5] <= full_adder:gen_block[5].fa.sum
sum[6] <= full_adder:gen_block[6].fa.sum
sum[7] <= full_adder:gen_block[7].fa.sum
sum[8] <= full_adder:gen_block[8].fa.sum
sum[9] <= full_adder:gen_block[9].fa.sum
sum[10] <= full_adder:gen_block[10].fa.sum
sum[11] <= full_adder:gen_block[11].fa.sum
sum[12] <= full_adder:gen_block[12].fa.sum
sum[13] <= full_adder:gen_block[13].fa.sum
sum[14] <= full_adder:gen_block[14].fa.sum
sum[15] <= full_adder:gen_block[15].fa.sum
sum[16] <= full_adder:gen_block[16].fa.sum
sum[17] <= full_adder:gen_block[17].fa.sum
sum[18] <= full_adder:gen_block[18].fa.sum
sum[19] <= full_adder:gen_block[19].fa.sum
sum[20] <= full_adder:gen_block[20].fa.sum
sum[21] <= full_adder:gen_block[21].fa.sum
sum[22] <= full_adder:gen_block[22].fa.sum
sum[23] <= full_adder:gen_block[23].fa.sum
sum[24] <= full_adder:gen_block[24].fa.sum
sum[25] <= full_adder:gen_block[25].fa.sum
sum[26] <= full_adder:gen_block[26].fa.sum
sum[27] <= full_adder:gen_block[27].fa.sum
sum[28] <= full_adder:gen_block[28].fa.sum
sum[29] <= full_adder:gen_block[29].fa.sum
sum[30] <= full_adder:gen_block[30].fa.sum
sum[31] <= full_adder:gen_block[31].fa.sum
cout <= full_adder:gen_block[31].fa.cout


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:fa0
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[1].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[2].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[3].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[4].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[5].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[6].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[7].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[8].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[9].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[10].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[11].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[12].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[13].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[14].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[15].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[16].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[17].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[18].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[19].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[20].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[21].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[22].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[23].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[24].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[25].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[26].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[27].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[28].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[29].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[30].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slt:slt_unit|adder:subtractor_unit|full_adder:gen_block[31].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b_negated[0].IN1
b[1] => b_negated[1].IN1
b[2] => b_negated[2].IN1
b[3] => b_negated[3].IN1
b[4] => b_negated[4].IN1
b[5] => b_negated[5].IN1
b[6] => b_negated[6].IN1
b[7] => b_negated[7].IN1
b[8] => b_negated[8].IN1
b[9] => b_negated[9].IN1
b[10] => b_negated[10].IN1
b[11] => b_negated[11].IN1
b[12] => b_negated[12].IN1
b[13] => b_negated[13].IN1
b[14] => b_negated[14].IN1
b[15] => b_negated[15].IN1
b[16] => b_negated[16].IN1
b[17] => b_negated[17].IN1
b[18] => b_negated[18].IN1
b[19] => b_negated[19].IN1
b[20] => b_negated[20].IN1
b[21] => b_negated[21].IN1
b[22] => b_negated[22].IN1
b[23] => b_negated[23].IN1
b[24] => b_negated[24].IN1
b[25] => b_negated[25].IN1
b[26] => b_negated[26].IN1
b[27] => b_negated[27].IN1
b[28] => b_negated[28].IN1
b[29] => b_negated[29].IN1
b[30] => b_negated[30].IN1
b[31] => b_negated[31].IN1
result[0] <= adder:subtractor.cout
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
cin => cin.IN1
sum[0] <= full_adder:fa0.sum
sum[1] <= full_adder:gen_block[1].fa.sum
sum[2] <= full_adder:gen_block[2].fa.sum
sum[3] <= full_adder:gen_block[3].fa.sum
sum[4] <= full_adder:gen_block[4].fa.sum
sum[5] <= full_adder:gen_block[5].fa.sum
sum[6] <= full_adder:gen_block[6].fa.sum
sum[7] <= full_adder:gen_block[7].fa.sum
sum[8] <= full_adder:gen_block[8].fa.sum
sum[9] <= full_adder:gen_block[9].fa.sum
sum[10] <= full_adder:gen_block[10].fa.sum
sum[11] <= full_adder:gen_block[11].fa.sum
sum[12] <= full_adder:gen_block[12].fa.sum
sum[13] <= full_adder:gen_block[13].fa.sum
sum[14] <= full_adder:gen_block[14].fa.sum
sum[15] <= full_adder:gen_block[15].fa.sum
sum[16] <= full_adder:gen_block[16].fa.sum
sum[17] <= full_adder:gen_block[17].fa.sum
sum[18] <= full_adder:gen_block[18].fa.sum
sum[19] <= full_adder:gen_block[19].fa.sum
sum[20] <= full_adder:gen_block[20].fa.sum
sum[21] <= full_adder:gen_block[21].fa.sum
sum[22] <= full_adder:gen_block[22].fa.sum
sum[23] <= full_adder:gen_block[23].fa.sum
sum[24] <= full_adder:gen_block[24].fa.sum
sum[25] <= full_adder:gen_block[25].fa.sum
sum[26] <= full_adder:gen_block[26].fa.sum
sum[27] <= full_adder:gen_block[27].fa.sum
sum[28] <= full_adder:gen_block[28].fa.sum
sum[29] <= full_adder:gen_block[29].fa.sum
sum[30] <= full_adder:gen_block[30].fa.sum
sum[31] <= full_adder:gen_block[31].fa.sum
cout <= full_adder:gen_block[31].fa.cout


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:fa0
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[1].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[2].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[3].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[4].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[5].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[6].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[7].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[8].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[9].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[10].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[11].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[12].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[13].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[14].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[15].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[16].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[17].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[18].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[19].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[20].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[21].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[22].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[23].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[24].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[25].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[26].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[27].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[28].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[29].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[30].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sltu:sltu_unit|adder:subtractor|full_adder:gen_block[31].fa
a => sum.IN0
a => cout.IN0
a => cout.IN0
b => sum.IN1
b => cout.IN1
b => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|xor_32bit:xor_unit
a[0] => result.IN0
a[1] => result.IN0
a[2] => result.IN0
a[3] => result.IN0
a[4] => result.IN0
a[5] => result.IN0
a[6] => result.IN0
a[7] => result.IN0
a[8] => result.IN0
a[9] => result.IN0
a[10] => result.IN0
a[11] => result.IN0
a[12] => result.IN0
a[13] => result.IN0
a[14] => result.IN0
a[15] => result.IN0
a[16] => result.IN0
a[17] => result.IN0
a[18] => result.IN0
a[19] => result.IN0
a[20] => result.IN0
a[21] => result.IN0
a[22] => result.IN0
a[23] => result.IN0
a[24] => result.IN0
a[25] => result.IN0
a[26] => result.IN0
a[27] => result.IN0
a[28] => result.IN0
a[29] => result.IN0
a[30] => result.IN0
a[31] => result.IN0
b[0] => result.IN1
b[1] => result.IN1
b[2] => result.IN1
b[3] => result.IN1
b[4] => result.IN1
b[5] => result.IN1
b[6] => result.IN1
b[7] => result.IN1
b[8] => result.IN1
b[9] => result.IN1
b[10] => result.IN1
b[11] => result.IN1
b[12] => result.IN1
b[13] => result.IN1
b[14] => result.IN1
b[15] => result.IN1
b[16] => result.IN1
b[17] => result.IN1
b[18] => result.IN1
b[19] => result.IN1
b[20] => result.IN1
b[21] => result.IN1
b[22] => result.IN1
b[23] => result.IN1
b[24] => result.IN1
b[25] => result.IN1
b[26] => result.IN1
b[27] => result.IN1
b[28] => result.IN1
b[29] => result.IN1
b[30] => result.IN1
b[31] => result.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|or_32bit:or_unit
a[0] => result.IN0
a[1] => result.IN0
a[2] => result.IN0
a[3] => result.IN0
a[4] => result.IN0
a[5] => result.IN0
a[6] => result.IN0
a[7] => result.IN0
a[8] => result.IN0
a[9] => result.IN0
a[10] => result.IN0
a[11] => result.IN0
a[12] => result.IN0
a[13] => result.IN0
a[14] => result.IN0
a[15] => result.IN0
a[16] => result.IN0
a[17] => result.IN0
a[18] => result.IN0
a[19] => result.IN0
a[20] => result.IN0
a[21] => result.IN0
a[22] => result.IN0
a[23] => result.IN0
a[24] => result.IN0
a[25] => result.IN0
a[26] => result.IN0
a[27] => result.IN0
a[28] => result.IN0
a[29] => result.IN0
a[30] => result.IN0
a[31] => result.IN0
b[0] => result.IN1
b[1] => result.IN1
b[2] => result.IN1
b[3] => result.IN1
b[4] => result.IN1
b[5] => result.IN1
b[6] => result.IN1
b[7] => result.IN1
b[8] => result.IN1
b[9] => result.IN1
b[10] => result.IN1
b[11] => result.IN1
b[12] => result.IN1
b[13] => result.IN1
b[14] => result.IN1
b[15] => result.IN1
b[16] => result.IN1
b[17] => result.IN1
b[18] => result.IN1
b[19] => result.IN1
b[20] => result.IN1
b[21] => result.IN1
b[22] => result.IN1
b[23] => result.IN1
b[24] => result.IN1
b[25] => result.IN1
b[26] => result.IN1
b[27] => result.IN1
b[28] => result.IN1
b[29] => result.IN1
b[30] => result.IN1
b[31] => result.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|and_32bit:and_unit
a[0] => result.IN0
a[1] => result.IN0
a[2] => result.IN0
a[3] => result.IN0
a[4] => result.IN0
a[5] => result.IN0
a[6] => result.IN0
a[7] => result.IN0
a[8] => result.IN0
a[9] => result.IN0
a[10] => result.IN0
a[11] => result.IN0
a[12] => result.IN0
a[13] => result.IN0
a[14] => result.IN0
a[15] => result.IN0
a[16] => result.IN0
a[17] => result.IN0
a[18] => result.IN0
a[19] => result.IN0
a[20] => result.IN0
a[21] => result.IN0
a[22] => result.IN0
a[23] => result.IN0
a[24] => result.IN0
a[25] => result.IN0
a[26] => result.IN0
a[27] => result.IN0
a[28] => result.IN0
a[29] => result.IN0
a[30] => result.IN0
a[31] => result.IN0
b[0] => result.IN1
b[1] => result.IN1
b[2] => result.IN1
b[3] => result.IN1
b[4] => result.IN1
b[5] => result.IN1
b[6] => result.IN1
b[7] => result.IN1
b[8] => result.IN1
b[9] => result.IN1
b[10] => result.IN1
b[11] => result.IN1
b[12] => result.IN1
b[13] => result.IN1
b[14] => result.IN1
b[15] => result.IN1
b[16] => result.IN1
b[17] => result.IN1
b[18] => result.IN1
b[19] => result.IN1
b[20] => result.IN1
b[21] => result.IN1
b[22] => result.IN1
b[23] => result.IN1
b[24] => result.IN1
b[25] => result.IN1
b[26] => result.IN1
b[27] => result.IN1
b[28] => result.IN1
b[29] => result.IN1
b[30] => result.IN1
b[31] => result.IN1
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sll:sll_unit
a[0] => stage1[16].DATAB
a[0] => stage1[0].DATAA
a[1] => stage1[17].DATAB
a[1] => stage1[1].DATAA
a[2] => stage1[18].DATAB
a[2] => stage1[2].DATAA
a[3] => stage1[19].DATAB
a[3] => stage1[3].DATAA
a[4] => stage1[20].DATAB
a[4] => stage1[4].DATAA
a[5] => stage1[21].DATAB
a[5] => stage1[5].DATAA
a[6] => stage1[22].DATAB
a[6] => stage1[6].DATAA
a[7] => stage1[23].DATAB
a[7] => stage1[7].DATAA
a[8] => stage1[24].DATAB
a[8] => stage1[8].DATAA
a[9] => stage1[25].DATAB
a[9] => stage1[9].DATAA
a[10] => stage1[26].DATAB
a[10] => stage1[10].DATAA
a[11] => stage1[27].DATAB
a[11] => stage1[11].DATAA
a[12] => stage1[28].DATAB
a[12] => stage1[12].DATAA
a[13] => stage1[29].DATAB
a[13] => stage1[13].DATAA
a[14] => stage1[30].DATAB
a[14] => stage1[14].DATAA
a[15] => stage1[31].DATAB
a[15] => stage1[15].DATAA
a[16] => stage1[16].DATAA
a[17] => stage1[17].DATAA
a[18] => stage1[18].DATAA
a[19] => stage1[19].DATAA
a[20] => stage1[20].DATAA
a[21] => stage1[21].DATAA
a[22] => stage1[22].DATAA
a[23] => stage1[23].DATAA
a[24] => stage1[24].DATAA
a[25] => stage1[25].DATAA
a[26] => stage1[26].DATAA
a[27] => stage1[27].DATAA
a[28] => stage1[28].DATAA
a[29] => stage1[29].DATAA
a[30] => stage1[30].DATAA
a[31] => stage1[31].DATAA
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[1] => stage4[31].OUTPUTSELECT
b[1] => stage4[30].OUTPUTSELECT
b[1] => stage4[29].OUTPUTSELECT
b[1] => stage4[28].OUTPUTSELECT
b[1] => stage4[27].OUTPUTSELECT
b[1] => stage4[26].OUTPUTSELECT
b[1] => stage4[25].OUTPUTSELECT
b[1] => stage4[24].OUTPUTSELECT
b[1] => stage4[23].OUTPUTSELECT
b[1] => stage4[22].OUTPUTSELECT
b[1] => stage4[21].OUTPUTSELECT
b[1] => stage4[20].OUTPUTSELECT
b[1] => stage4[19].OUTPUTSELECT
b[1] => stage4[18].OUTPUTSELECT
b[1] => stage4[17].OUTPUTSELECT
b[1] => stage4[16].OUTPUTSELECT
b[1] => stage4[15].OUTPUTSELECT
b[1] => stage4[14].OUTPUTSELECT
b[1] => stage4[13].OUTPUTSELECT
b[1] => stage4[12].OUTPUTSELECT
b[1] => stage4[11].OUTPUTSELECT
b[1] => stage4[10].OUTPUTSELECT
b[1] => stage4[9].OUTPUTSELECT
b[1] => stage4[8].OUTPUTSELECT
b[1] => stage4[7].OUTPUTSELECT
b[1] => stage4[6].OUTPUTSELECT
b[1] => stage4[5].OUTPUTSELECT
b[1] => stage4[4].OUTPUTSELECT
b[1] => stage4[3].OUTPUTSELECT
b[1] => stage4[2].OUTPUTSELECT
b[1] => stage4[1].OUTPUTSELECT
b[1] => stage4[0].OUTPUTSELECT
b[2] => stage3[31].OUTPUTSELECT
b[2] => stage3[30].OUTPUTSELECT
b[2] => stage3[29].OUTPUTSELECT
b[2] => stage3[28].OUTPUTSELECT
b[2] => stage3[27].OUTPUTSELECT
b[2] => stage3[26].OUTPUTSELECT
b[2] => stage3[25].OUTPUTSELECT
b[2] => stage3[24].OUTPUTSELECT
b[2] => stage3[23].OUTPUTSELECT
b[2] => stage3[22].OUTPUTSELECT
b[2] => stage3[21].OUTPUTSELECT
b[2] => stage3[20].OUTPUTSELECT
b[2] => stage3[19].OUTPUTSELECT
b[2] => stage3[18].OUTPUTSELECT
b[2] => stage3[17].OUTPUTSELECT
b[2] => stage3[16].OUTPUTSELECT
b[2] => stage3[15].OUTPUTSELECT
b[2] => stage3[14].OUTPUTSELECT
b[2] => stage3[13].OUTPUTSELECT
b[2] => stage3[12].OUTPUTSELECT
b[2] => stage3[11].OUTPUTSELECT
b[2] => stage3[10].OUTPUTSELECT
b[2] => stage3[9].OUTPUTSELECT
b[2] => stage3[8].OUTPUTSELECT
b[2] => stage3[7].OUTPUTSELECT
b[2] => stage3[6].OUTPUTSELECT
b[2] => stage3[5].OUTPUTSELECT
b[2] => stage3[4].OUTPUTSELECT
b[2] => stage3[3].OUTPUTSELECT
b[2] => stage3[2].OUTPUTSELECT
b[2] => stage3[1].OUTPUTSELECT
b[2] => stage3[0].OUTPUTSELECT
b[3] => stage2[31].OUTPUTSELECT
b[3] => stage2[30].OUTPUTSELECT
b[3] => stage2[29].OUTPUTSELECT
b[3] => stage2[28].OUTPUTSELECT
b[3] => stage2[27].OUTPUTSELECT
b[3] => stage2[26].OUTPUTSELECT
b[3] => stage2[25].OUTPUTSELECT
b[3] => stage2[24].OUTPUTSELECT
b[3] => stage2[23].OUTPUTSELECT
b[3] => stage2[22].OUTPUTSELECT
b[3] => stage2[21].OUTPUTSELECT
b[3] => stage2[20].OUTPUTSELECT
b[3] => stage2[19].OUTPUTSELECT
b[3] => stage2[18].OUTPUTSELECT
b[3] => stage2[17].OUTPUTSELECT
b[3] => stage2[16].OUTPUTSELECT
b[3] => stage2[15].OUTPUTSELECT
b[3] => stage2[14].OUTPUTSELECT
b[3] => stage2[13].OUTPUTSELECT
b[3] => stage2[12].OUTPUTSELECT
b[3] => stage2[11].OUTPUTSELECT
b[3] => stage2[10].OUTPUTSELECT
b[3] => stage2[9].OUTPUTSELECT
b[3] => stage2[8].OUTPUTSELECT
b[3] => stage2[7].OUTPUTSELECT
b[3] => stage2[6].OUTPUTSELECT
b[3] => stage2[5].OUTPUTSELECT
b[3] => stage2[4].OUTPUTSELECT
b[3] => stage2[3].OUTPUTSELECT
b[3] => stage2[2].OUTPUTSELECT
b[3] => stage2[1].OUTPUTSELECT
b[3] => stage2[0].OUTPUTSELECT
b[4] => stage1[31].OUTPUTSELECT
b[4] => stage1[30].OUTPUTSELECT
b[4] => stage1[29].OUTPUTSELECT
b[4] => stage1[28].OUTPUTSELECT
b[4] => stage1[27].OUTPUTSELECT
b[4] => stage1[26].OUTPUTSELECT
b[4] => stage1[25].OUTPUTSELECT
b[4] => stage1[24].OUTPUTSELECT
b[4] => stage1[23].OUTPUTSELECT
b[4] => stage1[22].OUTPUTSELECT
b[4] => stage1[21].OUTPUTSELECT
b[4] => stage1[20].OUTPUTSELECT
b[4] => stage1[19].OUTPUTSELECT
b[4] => stage1[18].OUTPUTSELECT
b[4] => stage1[17].OUTPUTSELECT
b[4] => stage1[16].OUTPUTSELECT
b[4] => stage1[15].OUTPUTSELECT
b[4] => stage1[14].OUTPUTSELECT
b[4] => stage1[13].OUTPUTSELECT
b[4] => stage1[12].OUTPUTSELECT
b[4] => stage1[11].OUTPUTSELECT
b[4] => stage1[10].OUTPUTSELECT
b[4] => stage1[9].OUTPUTSELECT
b[4] => stage1[8].OUTPUTSELECT
b[4] => stage1[7].OUTPUTSELECT
b[4] => stage1[6].OUTPUTSELECT
b[4] => stage1[5].OUTPUTSELECT
b[4] => stage1[4].OUTPUTSELECT
b[4] => stage1[3].OUTPUTSELECT
b[4] => stage1[2].OUTPUTSELECT
b[4] => stage1[1].OUTPUTSELECT
b[4] => stage1[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|slr:slr_unit
a[0] => stage1[0].DATAA
a[1] => stage1[1].DATAA
a[2] => stage1[2].DATAA
a[3] => stage1[3].DATAA
a[4] => stage1[4].DATAA
a[5] => stage1[5].DATAA
a[6] => stage1[6].DATAA
a[7] => stage1[7].DATAA
a[8] => stage1[8].DATAA
a[9] => stage1[9].DATAA
a[10] => stage1[10].DATAA
a[11] => stage1[11].DATAA
a[12] => stage1[12].DATAA
a[13] => stage1[13].DATAA
a[14] => stage1[14].DATAA
a[15] => stage1[15].DATAA
a[16] => stage1[16].DATAA
a[16] => stage1[0].DATAB
a[17] => stage1[17].DATAA
a[17] => stage1[1].DATAB
a[18] => stage1[18].DATAA
a[18] => stage1[2].DATAB
a[19] => stage1[19].DATAA
a[19] => stage1[3].DATAB
a[20] => stage1[20].DATAA
a[20] => stage1[4].DATAB
a[21] => stage1[21].DATAA
a[21] => stage1[5].DATAB
a[22] => stage1[22].DATAA
a[22] => stage1[6].DATAB
a[23] => stage1[23].DATAA
a[23] => stage1[7].DATAB
a[24] => stage1[24].DATAA
a[24] => stage1[8].DATAB
a[25] => stage1[25].DATAA
a[25] => stage1[9].DATAB
a[26] => stage1[26].DATAA
a[26] => stage1[10].DATAB
a[27] => stage1[27].DATAA
a[27] => stage1[11].DATAB
a[28] => stage1[28].DATAA
a[28] => stage1[12].DATAB
a[29] => stage1[29].DATAA
a[29] => stage1[13].DATAB
a[30] => stage1[30].DATAA
a[30] => stage1[14].DATAB
a[31] => stage1[31].DATAA
a[31] => stage1[15].DATAB
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[1] => stage4[31].OUTPUTSELECT
b[1] => stage4[30].OUTPUTSELECT
b[1] => stage4[29].OUTPUTSELECT
b[1] => stage4[28].OUTPUTSELECT
b[1] => stage4[27].OUTPUTSELECT
b[1] => stage4[26].OUTPUTSELECT
b[1] => stage4[25].OUTPUTSELECT
b[1] => stage4[24].OUTPUTSELECT
b[1] => stage4[23].OUTPUTSELECT
b[1] => stage4[22].OUTPUTSELECT
b[1] => stage4[21].OUTPUTSELECT
b[1] => stage4[20].OUTPUTSELECT
b[1] => stage4[19].OUTPUTSELECT
b[1] => stage4[18].OUTPUTSELECT
b[1] => stage4[17].OUTPUTSELECT
b[1] => stage4[16].OUTPUTSELECT
b[1] => stage4[15].OUTPUTSELECT
b[1] => stage4[14].OUTPUTSELECT
b[1] => stage4[13].OUTPUTSELECT
b[1] => stage4[12].OUTPUTSELECT
b[1] => stage4[11].OUTPUTSELECT
b[1] => stage4[10].OUTPUTSELECT
b[1] => stage4[9].OUTPUTSELECT
b[1] => stage4[8].OUTPUTSELECT
b[1] => stage4[7].OUTPUTSELECT
b[1] => stage4[6].OUTPUTSELECT
b[1] => stage4[5].OUTPUTSELECT
b[1] => stage4[4].OUTPUTSELECT
b[1] => stage4[3].OUTPUTSELECT
b[1] => stage4[2].OUTPUTSELECT
b[1] => stage4[1].OUTPUTSELECT
b[1] => stage4[0].OUTPUTSELECT
b[2] => stage3[31].OUTPUTSELECT
b[2] => stage3[30].OUTPUTSELECT
b[2] => stage3[29].OUTPUTSELECT
b[2] => stage3[28].OUTPUTSELECT
b[2] => stage3[27].OUTPUTSELECT
b[2] => stage3[26].OUTPUTSELECT
b[2] => stage3[25].OUTPUTSELECT
b[2] => stage3[24].OUTPUTSELECT
b[2] => stage3[23].OUTPUTSELECT
b[2] => stage3[22].OUTPUTSELECT
b[2] => stage3[21].OUTPUTSELECT
b[2] => stage3[20].OUTPUTSELECT
b[2] => stage3[19].OUTPUTSELECT
b[2] => stage3[18].OUTPUTSELECT
b[2] => stage3[17].OUTPUTSELECT
b[2] => stage3[16].OUTPUTSELECT
b[2] => stage3[15].OUTPUTSELECT
b[2] => stage3[14].OUTPUTSELECT
b[2] => stage3[13].OUTPUTSELECT
b[2] => stage3[12].OUTPUTSELECT
b[2] => stage3[11].OUTPUTSELECT
b[2] => stage3[10].OUTPUTSELECT
b[2] => stage3[9].OUTPUTSELECT
b[2] => stage3[8].OUTPUTSELECT
b[2] => stage3[7].OUTPUTSELECT
b[2] => stage3[6].OUTPUTSELECT
b[2] => stage3[5].OUTPUTSELECT
b[2] => stage3[4].OUTPUTSELECT
b[2] => stage3[3].OUTPUTSELECT
b[2] => stage3[2].OUTPUTSELECT
b[2] => stage3[1].OUTPUTSELECT
b[2] => stage3[0].OUTPUTSELECT
b[3] => stage2[31].OUTPUTSELECT
b[3] => stage2[30].OUTPUTSELECT
b[3] => stage2[29].OUTPUTSELECT
b[3] => stage2[28].OUTPUTSELECT
b[3] => stage2[27].OUTPUTSELECT
b[3] => stage2[26].OUTPUTSELECT
b[3] => stage2[25].OUTPUTSELECT
b[3] => stage2[24].OUTPUTSELECT
b[3] => stage2[23].OUTPUTSELECT
b[3] => stage2[22].OUTPUTSELECT
b[3] => stage2[21].OUTPUTSELECT
b[3] => stage2[20].OUTPUTSELECT
b[3] => stage2[19].OUTPUTSELECT
b[3] => stage2[18].OUTPUTSELECT
b[3] => stage2[17].OUTPUTSELECT
b[3] => stage2[16].OUTPUTSELECT
b[3] => stage2[15].OUTPUTSELECT
b[3] => stage2[14].OUTPUTSELECT
b[3] => stage2[13].OUTPUTSELECT
b[3] => stage2[12].OUTPUTSELECT
b[3] => stage2[11].OUTPUTSELECT
b[3] => stage2[10].OUTPUTSELECT
b[3] => stage2[9].OUTPUTSELECT
b[3] => stage2[8].OUTPUTSELECT
b[3] => stage2[7].OUTPUTSELECT
b[3] => stage2[6].OUTPUTSELECT
b[3] => stage2[5].OUTPUTSELECT
b[3] => stage2[4].OUTPUTSELECT
b[3] => stage2[3].OUTPUTSELECT
b[3] => stage2[2].OUTPUTSELECT
b[3] => stage2[1].OUTPUTSELECT
b[3] => stage2[0].OUTPUTSELECT
b[4] => stage1[31].OUTPUTSELECT
b[4] => stage1[30].OUTPUTSELECT
b[4] => stage1[29].OUTPUTSELECT
b[4] => stage1[28].OUTPUTSELECT
b[4] => stage1[27].OUTPUTSELECT
b[4] => stage1[26].OUTPUTSELECT
b[4] => stage1[25].OUTPUTSELECT
b[4] => stage1[24].OUTPUTSELECT
b[4] => stage1[23].OUTPUTSELECT
b[4] => stage1[22].OUTPUTSELECT
b[4] => stage1[21].OUTPUTSELECT
b[4] => stage1[20].OUTPUTSELECT
b[4] => stage1[19].OUTPUTSELECT
b[4] => stage1[18].OUTPUTSELECT
b[4] => stage1[17].OUTPUTSELECT
b[4] => stage1[16].OUTPUTSELECT
b[4] => stage1[15].OUTPUTSELECT
b[4] => stage1[14].OUTPUTSELECT
b[4] => stage1[13].OUTPUTSELECT
b[4] => stage1[12].OUTPUTSELECT
b[4] => stage1[11].OUTPUTSELECT
b[4] => stage1[10].OUTPUTSELECT
b[4] => stage1[9].OUTPUTSELECT
b[4] => stage1[8].OUTPUTSELECT
b[4] => stage1[7].OUTPUTSELECT
b[4] => stage1[6].OUTPUTSELECT
b[4] => stage1[5].OUTPUTSELECT
b[4] => stage1[4].OUTPUTSELECT
b[4] => stage1[3].OUTPUTSELECT
b[4] => stage1[2].OUTPUTSELECT
b[4] => stage1[1].OUTPUTSELECT
b[4] => stage1[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|alu:alu_block|sra:sra_unit
a[0] => stage1[0].DATAA
a[1] => stage1[1].DATAA
a[2] => stage1[2].DATAA
a[3] => stage1[3].DATAA
a[4] => stage1[4].DATAA
a[5] => stage1[5].DATAA
a[6] => stage1[6].DATAA
a[7] => stage1[7].DATAA
a[8] => stage1[8].DATAA
a[9] => stage1[9].DATAA
a[10] => stage1[10].DATAA
a[11] => stage1[11].DATAA
a[12] => stage1[12].DATAA
a[13] => stage1[13].DATAA
a[14] => stage1[14].DATAA
a[15] => stage1[15].DATAA
a[16] => stage1[16].DATAA
a[16] => stage1[0].DATAB
a[17] => stage1[17].DATAA
a[17] => stage1[1].DATAB
a[18] => stage1[18].DATAA
a[18] => stage1[2].DATAB
a[19] => stage1[19].DATAA
a[19] => stage1[3].DATAB
a[20] => stage1[20].DATAA
a[20] => stage1[4].DATAB
a[21] => stage1[21].DATAA
a[21] => stage1[5].DATAB
a[22] => stage1[22].DATAA
a[22] => stage1[6].DATAB
a[23] => stage1[23].DATAA
a[23] => stage1[7].DATAB
a[24] => stage1[24].DATAA
a[24] => stage1[8].DATAB
a[25] => stage1[25].DATAA
a[25] => stage1[9].DATAB
a[26] => stage1[26].DATAA
a[26] => stage1[10].DATAB
a[27] => stage1[27].DATAA
a[27] => stage1[11].DATAB
a[28] => stage1[28].DATAA
a[28] => stage1[12].DATAB
a[29] => stage1[29].DATAA
a[29] => stage1[13].DATAB
a[30] => stage1[30].DATAA
a[30] => stage1[14].DATAB
a[31] => stage1[30].DATAB
a[31] => stage1[29].DATAB
a[31] => stage1[28].DATAB
a[31] => stage1[27].DATAB
a[31] => stage1[26].DATAB
a[31] => stage1[25].DATAB
a[31] => stage1[24].DATAB
a[31] => stage1[23].DATAB
a[31] => stage1[22].DATAB
a[31] => stage1[21].DATAB
a[31] => stage1[20].DATAB
a[31] => stage1[19].DATAB
a[31] => stage1[18].DATAB
a[31] => stage1[17].DATAB
a[31] => stage1[16].DATAB
a[31] => stage2[30].DATAB
a[31] => stage2[29].DATAB
a[31] => stage2[28].DATAB
a[31] => stage2[27].DATAB
a[31] => stage2[26].DATAB
a[31] => stage2[25].DATAB
a[31] => stage2[24].DATAB
a[31] => stage3[30].DATAB
a[31] => stage3[29].DATAB
a[31] => stage3[28].DATAB
a[31] => stage4[30].DATAB
a[31] => stage1[15].DATAB
a[31] => stage2[23].DATAB
a[31] => stage3[27].DATAB
a[31] => stage4[29].DATAB
a[31] => result.DATAB
a[31] => result[31].DATAIN
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[0] => result.OUTPUTSELECT
b[1] => stage4[30].OUTPUTSELECT
b[1] => stage4[29].OUTPUTSELECT
b[1] => stage4[28].OUTPUTSELECT
b[1] => stage4[27].OUTPUTSELECT
b[1] => stage4[26].OUTPUTSELECT
b[1] => stage4[25].OUTPUTSELECT
b[1] => stage4[24].OUTPUTSELECT
b[1] => stage4[23].OUTPUTSELECT
b[1] => stage4[22].OUTPUTSELECT
b[1] => stage4[21].OUTPUTSELECT
b[1] => stage4[20].OUTPUTSELECT
b[1] => stage4[19].OUTPUTSELECT
b[1] => stage4[18].OUTPUTSELECT
b[1] => stage4[17].OUTPUTSELECT
b[1] => stage4[16].OUTPUTSELECT
b[1] => stage4[15].OUTPUTSELECT
b[1] => stage4[14].OUTPUTSELECT
b[1] => stage4[13].OUTPUTSELECT
b[1] => stage4[12].OUTPUTSELECT
b[1] => stage4[11].OUTPUTSELECT
b[1] => stage4[10].OUTPUTSELECT
b[1] => stage4[9].OUTPUTSELECT
b[1] => stage4[8].OUTPUTSELECT
b[1] => stage4[7].OUTPUTSELECT
b[1] => stage4[6].OUTPUTSELECT
b[1] => stage4[5].OUTPUTSELECT
b[1] => stage4[4].OUTPUTSELECT
b[1] => stage4[3].OUTPUTSELECT
b[1] => stage4[2].OUTPUTSELECT
b[1] => stage4[1].OUTPUTSELECT
b[1] => stage4[0].OUTPUTSELECT
b[2] => stage3[30].OUTPUTSELECT
b[2] => stage3[29].OUTPUTSELECT
b[2] => stage3[28].OUTPUTSELECT
b[2] => stage3[27].OUTPUTSELECT
b[2] => stage3[26].OUTPUTSELECT
b[2] => stage3[25].OUTPUTSELECT
b[2] => stage3[24].OUTPUTSELECT
b[2] => stage3[23].OUTPUTSELECT
b[2] => stage3[22].OUTPUTSELECT
b[2] => stage3[21].OUTPUTSELECT
b[2] => stage3[20].OUTPUTSELECT
b[2] => stage3[19].OUTPUTSELECT
b[2] => stage3[18].OUTPUTSELECT
b[2] => stage3[17].OUTPUTSELECT
b[2] => stage3[16].OUTPUTSELECT
b[2] => stage3[15].OUTPUTSELECT
b[2] => stage3[14].OUTPUTSELECT
b[2] => stage3[13].OUTPUTSELECT
b[2] => stage3[12].OUTPUTSELECT
b[2] => stage3[11].OUTPUTSELECT
b[2] => stage3[10].OUTPUTSELECT
b[2] => stage3[9].OUTPUTSELECT
b[2] => stage3[8].OUTPUTSELECT
b[2] => stage3[7].OUTPUTSELECT
b[2] => stage3[6].OUTPUTSELECT
b[2] => stage3[5].OUTPUTSELECT
b[2] => stage3[4].OUTPUTSELECT
b[2] => stage3[3].OUTPUTSELECT
b[2] => stage3[2].OUTPUTSELECT
b[2] => stage3[1].OUTPUTSELECT
b[2] => stage3[0].OUTPUTSELECT
b[3] => stage2[30].OUTPUTSELECT
b[3] => stage2[29].OUTPUTSELECT
b[3] => stage2[28].OUTPUTSELECT
b[3] => stage2[27].OUTPUTSELECT
b[3] => stage2[26].OUTPUTSELECT
b[3] => stage2[25].OUTPUTSELECT
b[3] => stage2[24].OUTPUTSELECT
b[3] => stage2[23].OUTPUTSELECT
b[3] => stage2[22].OUTPUTSELECT
b[3] => stage2[21].OUTPUTSELECT
b[3] => stage2[20].OUTPUTSELECT
b[3] => stage2[19].OUTPUTSELECT
b[3] => stage2[18].OUTPUTSELECT
b[3] => stage2[17].OUTPUTSELECT
b[3] => stage2[16].OUTPUTSELECT
b[3] => stage2[15].OUTPUTSELECT
b[3] => stage2[14].OUTPUTSELECT
b[3] => stage2[13].OUTPUTSELECT
b[3] => stage2[12].OUTPUTSELECT
b[3] => stage2[11].OUTPUTSELECT
b[3] => stage2[10].OUTPUTSELECT
b[3] => stage2[9].OUTPUTSELECT
b[3] => stage2[8].OUTPUTSELECT
b[3] => stage2[7].OUTPUTSELECT
b[3] => stage2[6].OUTPUTSELECT
b[3] => stage2[5].OUTPUTSELECT
b[3] => stage2[4].OUTPUTSELECT
b[3] => stage2[3].OUTPUTSELECT
b[3] => stage2[2].OUTPUTSELECT
b[3] => stage2[1].OUTPUTSELECT
b[3] => stage2[0].OUTPUTSELECT
b[4] => stage1[30].OUTPUTSELECT
b[4] => stage1[29].OUTPUTSELECT
b[4] => stage1[28].OUTPUTSELECT
b[4] => stage1[27].OUTPUTSELECT
b[4] => stage1[26].OUTPUTSELECT
b[4] => stage1[25].OUTPUTSELECT
b[4] => stage1[24].OUTPUTSELECT
b[4] => stage1[23].OUTPUTSELECT
b[4] => stage1[22].OUTPUTSELECT
b[4] => stage1[21].OUTPUTSELECT
b[4] => stage1[20].OUTPUTSELECT
b[4] => stage1[19].OUTPUTSELECT
b[4] => stage1[18].OUTPUTSELECT
b[4] => stage1[17].OUTPUTSELECT
b[4] => stage1[16].OUTPUTSELECT
b[4] => stage1[15].OUTPUTSELECT
b[4] => stage1[14].OUTPUTSELECT
b[4] => stage1[13].OUTPUTSELECT
b[4] => stage1[12].OUTPUTSELECT
b[4] => stage1[11].OUTPUTSELECT
b[4] => stage1[10].OUTPUTSELECT
b[4] => stage1[9].OUTPUTSELECT
b[4] => stage1[8].OUTPUTSELECT
b[4] => stage1[7].OUTPUTSELECT
b[4] => stage1[6].OUTPUTSELECT
b[4] => stage1[5].OUTPUTSELECT
b[4] => stage1[4].OUTPUTSELECT
b[4] => stage1[3].OUTPUTSELECT
b[4] => stage1[2].OUTPUTSELECT
b[4] => stage1[1].OUTPUTSELECT
b[4] => stage1[0].OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= a[31].DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block
i_io_sw[0] => i_io_sw[0].IN1
i_io_sw[1] => i_io_sw[1].IN1
i_io_sw[2] => i_io_sw[2].IN1
i_io_sw[3] => i_io_sw[3].IN1
i_io_sw[4] => i_io_sw[4].IN1
i_io_sw[5] => i_io_sw[5].IN1
i_io_sw[6] => i_io_sw[6].IN1
i_io_sw[7] => i_io_sw[7].IN1
i_io_sw[8] => i_io_sw[8].IN1
i_io_sw[9] => i_io_sw[9].IN1
i_io_sw[10] => i_io_sw[10].IN1
i_io_sw[11] => i_io_sw[11].IN1
i_io_sw[12] => i_io_sw[12].IN1
i_io_sw[13] => i_io_sw[13].IN1
i_io_sw[14] => i_io_sw[14].IN1
i_io_sw[15] => i_io_sw[15].IN1
i_io_sw[16] => i_io_sw[16].IN1
i_io_sw[17] => i_io_sw[17].IN1
i_io_sw[18] => i_io_sw[18].IN1
i_io_sw[19] => i_io_sw[19].IN1
i_io_sw[20] => i_io_sw[20].IN1
i_io_sw[21] => i_io_sw[21].IN1
i_io_sw[22] => i_io_sw[22].IN1
i_io_sw[23] => i_io_sw[23].IN1
i_io_sw[24] => i_io_sw[24].IN1
i_io_sw[25] => i_io_sw[25].IN1
i_io_sw[26] => i_io_sw[26].IN1
i_io_sw[27] => i_io_sw[27].IN1
i_io_sw[28] => i_io_sw[28].IN1
i_io_sw[29] => i_io_sw[29].IN1
i_io_sw[30] => i_io_sw[30].IN1
i_io_sw[31] => i_io_sw[31].IN1
i_io_btn[0] => i_io_btn[0].IN1
i_io_btn[1] => i_io_btn[1].IN1
i_io_btn[2] => i_io_btn[2].IN1
i_io_btn[3] => i_io_btn[3].IN1
i_clk => i_clk.IN3
i_rst => i_rst.IN2
i_lsu_wren => i_lsu_wren.IN3
i_lsu_rden => i_lsu_rden.IN1
wb_sel => wb_sel.IN1
i_lsu_addr[0] => i_lsu_addr[0].IN5
i_lsu_addr[1] => i_lsu_addr[1].IN5
i_lsu_addr[2] => i_lsu_addr[2].IN5
i_lsu_addr[3] => i_lsu_addr[3].IN5
i_lsu_addr[4] => i_lsu_addr[4].IN5
i_lsu_addr[5] => i_lsu_addr[5].IN5
i_lsu_addr[6] => i_lsu_addr[6].IN5
i_lsu_addr[7] => i_lsu_addr[7].IN5
i_lsu_addr[8] => i_lsu_addr[8].IN5
i_lsu_addr[9] => i_lsu_addr[9].IN5
i_lsu_addr[10] => i_lsu_addr[10].IN5
i_lsu_addr[11] => i_lsu_addr[11].IN5
i_lsu_addr[12] => i_lsu_addr[12].IN5
i_lsu_addr[13] => addr[13].IN5
i_lsu_addr[14] => addr[14].IN5
i_lsu_addr[15] => addr[15].IN5
i_lsu_addr[16] => i_lsu_addr[16].IN5
i_lsu_addr[17] => i_lsu_addr[17].IN5
i_lsu_addr[18] => i_lsu_addr[18].IN5
i_lsu_addr[19] => i_lsu_addr[19].IN5
i_lsu_addr[20] => i_lsu_addr[20].IN5
i_lsu_addr[21] => i_lsu_addr[21].IN5
i_lsu_addr[22] => i_lsu_addr[22].IN5
i_lsu_addr[23] => i_lsu_addr[23].IN5
i_lsu_addr[24] => i_lsu_addr[24].IN5
i_lsu_addr[25] => i_lsu_addr[25].IN5
i_lsu_addr[26] => i_lsu_addr[26].IN5
i_lsu_addr[27] => i_lsu_addr[27].IN5
i_lsu_addr[28] => i_lsu_addr[28].IN5
i_lsu_addr[29] => i_lsu_addr[29].IN5
i_lsu_addr[30] => i_lsu_addr[30].IN5
i_lsu_addr[31] => i_lsu_addr[31].IN5
i_st_data[0] => i_st_data[0].IN2
i_st_data[1] => i_st_data[1].IN2
i_st_data[2] => i_st_data[2].IN2
i_st_data[3] => i_st_data[3].IN2
i_st_data[4] => i_st_data[4].IN2
i_st_data[5] => i_st_data[5].IN2
i_st_data[6] => i_st_data[6].IN2
i_st_data[7] => i_st_data[7].IN2
i_st_data[8] => i_st_data[8].IN2
i_st_data[9] => i_st_data[9].IN2
i_st_data[10] => i_st_data[10].IN2
i_st_data[11] => i_st_data[11].IN2
i_st_data[12] => i_st_data[12].IN2
i_st_data[13] => i_st_data[13].IN2
i_st_data[14] => i_st_data[14].IN2
i_st_data[15] => i_st_data[15].IN2
i_st_data[16] => i_st_data[16].IN2
i_st_data[17] => i_st_data[17].IN2
i_st_data[18] => i_st_data[18].IN2
i_st_data[19] => i_st_data[19].IN2
i_st_data[20] => i_st_data[20].IN2
i_st_data[21] => i_st_data[21].IN2
i_st_data[22] => i_st_data[22].IN2
i_st_data[23] => i_st_data[23].IN2
i_st_data[24] => i_st_data[24].IN2
i_st_data[25] => i_st_data[25].IN2
i_st_data[26] => i_st_data[26].IN2
i_st_data[27] => i_st_data[27].IN2
i_st_data[28] => i_st_data[28].IN2
i_st_data[29] => i_st_data[29].IN2
i_st_data[30] => i_st_data[30].IN2
i_st_data[31] => i_st_data[31].IN2
o_ld_data[0] <= out_mux:mux_out_data.o_ld_data
o_ld_data[1] <= out_mux:mux_out_data.o_ld_data
o_ld_data[2] <= out_mux:mux_out_data.o_ld_data
o_ld_data[3] <= out_mux:mux_out_data.o_ld_data
o_ld_data[4] <= out_mux:mux_out_data.o_ld_data
o_ld_data[5] <= out_mux:mux_out_data.o_ld_data
o_ld_data[6] <= out_mux:mux_out_data.o_ld_data
o_ld_data[7] <= out_mux:mux_out_data.o_ld_data
o_ld_data[8] <= out_mux:mux_out_data.o_ld_data
o_ld_data[9] <= out_mux:mux_out_data.o_ld_data
o_ld_data[10] <= out_mux:mux_out_data.o_ld_data
o_ld_data[11] <= out_mux:mux_out_data.o_ld_data
o_ld_data[12] <= out_mux:mux_out_data.o_ld_data
o_ld_data[13] <= out_mux:mux_out_data.o_ld_data
o_ld_data[14] <= out_mux:mux_out_data.o_ld_data
o_ld_data[15] <= out_mux:mux_out_data.o_ld_data
o_ld_data[16] <= out_mux:mux_out_data.o_ld_data
o_ld_data[17] <= out_mux:mux_out_data.o_ld_data
o_ld_data[18] <= out_mux:mux_out_data.o_ld_data
o_ld_data[19] <= out_mux:mux_out_data.o_ld_data
o_ld_data[20] <= out_mux:mux_out_data.o_ld_data
o_ld_data[21] <= out_mux:mux_out_data.o_ld_data
o_ld_data[22] <= out_mux:mux_out_data.o_ld_data
o_ld_data[23] <= out_mux:mux_out_data.o_ld_data
o_ld_data[24] <= out_mux:mux_out_data.o_ld_data
o_ld_data[25] <= out_mux:mux_out_data.o_ld_data
o_ld_data[26] <= out_mux:mux_out_data.o_ld_data
o_ld_data[27] <= out_mux:mux_out_data.o_ld_data
o_ld_data[28] <= out_mux:mux_out_data.o_ld_data
o_ld_data[29] <= out_mux:mux_out_data.o_ld_data
o_ld_data[30] <= out_mux:mux_out_data.o_ld_data
o_ld_data[31] <= out_mux:mux_out_data.o_ld_data
o_io_ledr[0] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[1] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[2] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[3] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[4] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[5] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[6] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[7] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[8] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[9] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[10] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[11] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[12] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[13] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[14] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[15] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[16] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[17] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[18] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[19] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[20] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[21] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[22] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[23] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[24] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[25] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[26] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[27] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[28] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[29] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[30] <= output_buffer:output_buf.o_io_ledr
o_io_ledr[31] <= output_buffer:output_buf.o_io_ledr
o_io_ledg[0] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[1] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[2] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[3] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[4] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[5] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[6] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[7] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[8] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[9] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[10] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[11] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[12] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[13] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[14] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[15] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[16] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[17] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[18] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[19] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[20] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[21] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[22] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[23] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[24] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[25] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[26] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[27] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[28] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[29] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[30] <= output_buffer:output_buf.o_io_ledg
o_io_ledg[31] <= output_buffer:output_buf.o_io_ledg
o_io_hex0[0] <= output_buffer:output_buf.o_io_hex0
o_io_hex0[1] <= output_buffer:output_buf.o_io_hex0
o_io_hex0[2] <= output_buffer:output_buf.o_io_hex0
o_io_hex0[3] <= output_buffer:output_buf.o_io_hex0
o_io_hex0[4] <= output_buffer:output_buf.o_io_hex0
o_io_hex0[5] <= output_buffer:output_buf.o_io_hex0
o_io_hex0[6] <= output_buffer:output_buf.o_io_hex0
o_io_hex1[0] <= output_buffer:output_buf.o_io_hex1
o_io_hex1[1] <= output_buffer:output_buf.o_io_hex1
o_io_hex1[2] <= output_buffer:output_buf.o_io_hex1
o_io_hex1[3] <= output_buffer:output_buf.o_io_hex1
o_io_hex1[4] <= output_buffer:output_buf.o_io_hex1
o_io_hex1[5] <= output_buffer:output_buf.o_io_hex1
o_io_hex1[6] <= output_buffer:output_buf.o_io_hex1
o_io_hex2[0] <= output_buffer:output_buf.o_io_hex2
o_io_hex2[1] <= output_buffer:output_buf.o_io_hex2
o_io_hex2[2] <= output_buffer:output_buf.o_io_hex2
o_io_hex2[3] <= output_buffer:output_buf.o_io_hex2
o_io_hex2[4] <= output_buffer:output_buf.o_io_hex2
o_io_hex2[5] <= output_buffer:output_buf.o_io_hex2
o_io_hex2[6] <= output_buffer:output_buf.o_io_hex2
o_io_hex3[0] <= output_buffer:output_buf.o_io_hex3
o_io_hex3[1] <= output_buffer:output_buf.o_io_hex3
o_io_hex3[2] <= output_buffer:output_buf.o_io_hex3
o_io_hex3[3] <= output_buffer:output_buf.o_io_hex3
o_io_hex3[4] <= output_buffer:output_buf.o_io_hex3
o_io_hex3[5] <= output_buffer:output_buf.o_io_hex3
o_io_hex3[6] <= output_buffer:output_buf.o_io_hex3
o_io_hex4[0] <= output_buffer:output_buf.o_io_hex4
o_io_hex4[1] <= output_buffer:output_buf.o_io_hex4
o_io_hex4[2] <= output_buffer:output_buf.o_io_hex4
o_io_hex4[3] <= output_buffer:output_buf.o_io_hex4
o_io_hex4[4] <= output_buffer:output_buf.o_io_hex4
o_io_hex4[5] <= output_buffer:output_buf.o_io_hex4
o_io_hex4[6] <= output_buffer:output_buf.o_io_hex4
o_io_hex5[0] <= output_buffer:output_buf.o_io_hex5
o_io_hex5[1] <= output_buffer:output_buf.o_io_hex5
o_io_hex5[2] <= output_buffer:output_buf.o_io_hex5
o_io_hex5[3] <= output_buffer:output_buf.o_io_hex5
o_io_hex5[4] <= output_buffer:output_buf.o_io_hex5
o_io_hex5[5] <= output_buffer:output_buf.o_io_hex5
o_io_hex5[6] <= output_buffer:output_buf.o_io_hex5
o_io_hex6[0] <= output_buffer:output_buf.o_io_hex6
o_io_hex6[1] <= output_buffer:output_buf.o_io_hex6
o_io_hex6[2] <= output_buffer:output_buf.o_io_hex6
o_io_hex6[3] <= output_buffer:output_buf.o_io_hex6
o_io_hex6[4] <= output_buffer:output_buf.o_io_hex6
o_io_hex6[5] <= output_buffer:output_buf.o_io_hex6
o_io_hex6[6] <= output_buffer:output_buf.o_io_hex6
o_io_hex7[0] <= output_buffer:output_buf.o_io_hex7
o_io_hex7[1] <= output_buffer:output_buf.o_io_hex7
o_io_hex7[2] <= output_buffer:output_buf.o_io_hex7
o_io_hex7[3] <= output_buffer:output_buf.o_io_hex7
o_io_hex7[4] <= output_buffer:output_buf.o_io_hex7
o_io_hex7[5] <= output_buffer:output_buf.o_io_hex7
o_io_hex7[6] <= output_buffer:output_buf.o_io_hex7
o_io_lcd[0] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[1] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[2] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[3] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[4] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[5] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[6] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[7] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[8] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[9] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[10] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[11] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[12] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[13] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[14] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[15] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[16] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[17] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[18] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[19] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[20] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[21] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[22] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[23] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[24] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[25] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[26] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[27] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[28] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[29] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[30] <= output_buffer:output_buf.o_io_lcd
o_io_lcd[31] <= output_buffer:output_buf.o_io_lcd
sram_addr[0] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[1] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[2] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[3] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[4] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[5] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[6] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[7] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[8] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[9] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[10] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[11] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[12] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[13] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[14] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[15] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[16] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_addr[17] <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_ADDR
sram_dq[0] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[1] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[2] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[3] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[4] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[5] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[6] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[7] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[8] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[9] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[10] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[11] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[12] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[13] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[14] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_dq[15] <> sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_DQ
sram_ce_n <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_CE_N
sram_oe_n <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_OE_N
sram_we_n <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_WE_N
sram_lb_n <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_LB_N
sram_ub_n <= sram_IS61WV25616_controller_32b_5lr:sram_buf.SRAM_UB_N


|wrapper|singlecycle:dut|LSU:lsu_block|input_buffer:input_buff
i_io_sw[0] => i_io_sw[0].IN1
i_io_sw[1] => i_io_sw[1].IN1
i_io_sw[2] => i_io_sw[2].IN1
i_io_sw[3] => i_io_sw[3].IN1
i_io_sw[4] => i_io_sw[4].IN1
i_io_sw[5] => i_io_sw[5].IN1
i_io_sw[6] => i_io_sw[6].IN1
i_io_sw[7] => i_io_sw[7].IN1
i_io_sw[8] => i_io_sw[8].IN1
i_io_sw[9] => i_io_sw[9].IN1
i_io_sw[10] => i_io_sw[10].IN1
i_io_sw[11] => i_io_sw[11].IN1
i_io_sw[12] => i_io_sw[12].IN1
i_io_sw[13] => i_io_sw[13].IN1
i_io_sw[14] => i_io_sw[14].IN1
i_io_sw[15] => i_io_sw[15].IN1
i_io_sw[16] => i_io_sw[16].IN1
i_io_sw[17] => i_io_sw[17].IN1
i_io_sw[18] => i_io_sw[18].IN1
i_io_sw[19] => i_io_sw[19].IN1
i_io_sw[20] => i_io_sw[20].IN1
i_io_sw[21] => i_io_sw[21].IN1
i_io_sw[22] => i_io_sw[22].IN1
i_io_sw[23] => i_io_sw[23].IN1
i_io_sw[24] => i_io_sw[24].IN1
i_io_sw[25] => i_io_sw[25].IN1
i_io_sw[26] => i_io_sw[26].IN1
i_io_sw[27] => i_io_sw[27].IN1
i_io_sw[28] => i_io_sw[28].IN1
i_io_sw[29] => i_io_sw[29].IN1
i_io_sw[30] => i_io_sw[30].IN1
i_io_sw[31] => i_io_sw[31].IN1
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => sw_en.IN1
addr[2] => btn_en.IN1
addr[2] => flag_en.IN1
addr[3] => sw_en.IN1
addr[3] => btn_en.IN1
addr[3] => flag_en.IN1
addr[4] => btn_en.IN1
addr[4] => sw_en.IN1
addr[4] => flag_en.IN1
addr[5] => flag_en.IN1
addr[5] => sw_en.IN1
addr[5] => btn_en.IN1
addr[6] => sw_en.IN1
addr[6] => btn_en.IN1
addr[6] => flag_en.IN1
addr[7] => sw_en.IN1
addr[7] => btn_en.IN1
addr[7] => flag_en.IN1
addr[8] => sw_en.IN1
addr[8] => btn_en.IN1
addr[8] => flag_en.IN1
addr[9] => sw_en.IN0
addr[9] => btn_en.IN0
addr[9] => flag_en.IN0
addr[10] => sw_en.IN1
addr[10] => btn_en.IN1
addr[10] => flag_en.IN1
addr[11] => sw_en.IN1
addr[11] => btn_en.IN1
addr[11] => flag_en.IN1
addr[12] => sw_en.IN1
addr[12] => btn_en.IN1
addr[12] => flag_en.IN1
addr[13] => sw_en.IN0
addr[13] => btn_en.IN0
addr[13] => flag_en.IN0
addr[14] => sw_en.IN1
addr[14] => btn_en.IN1
addr[14] => flag_en.IN1
addr[15] => sw_en.IN1
addr[15] => btn_en.IN1
addr[15] => flag_en.IN1
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
i_io_btn[0] => i_io_btn_in[0].IN1
i_io_btn[1] => i_io_btn_in[1].IN1
i_io_btn[2] => i_io_btn_in[2].IN1
i_io_btn[3] => i_io_btn_in[3].IN1
i_clk => i_clk.IN3
i_rst => i_rst.IN2
i_lsu_wren => comb.IN0
read_en => comb.IN1
o_ACK => o_ACK.IN2
input_buffer_out[0] <= mux_4to1:mux.y
input_buffer_out[1] <= mux_4to1:mux.y
input_buffer_out[2] <= mux_4to1:mux.y
input_buffer_out[3] <= mux_4to1:mux.y
input_buffer_out[4] <= mux_4to1:mux.y
input_buffer_out[5] <= mux_4to1:mux.y
input_buffer_out[6] <= mux_4to1:mux.y
input_buffer_out[7] <= mux_4to1:mux.y
input_buffer_out[8] <= mux_4to1:mux.y
input_buffer_out[9] <= mux_4to1:mux.y
input_buffer_out[10] <= mux_4to1:mux.y
input_buffer_out[11] <= mux_4to1:mux.y
input_buffer_out[12] <= mux_4to1:mux.y
input_buffer_out[13] <= mux_4to1:mux.y
input_buffer_out[14] <= mux_4to1:mux.y
input_buffer_out[15] <= mux_4to1:mux.y
input_buffer_out[16] <= mux_4to1:mux.y
input_buffer_out[17] <= mux_4to1:mux.y
input_buffer_out[18] <= mux_4to1:mux.y
input_buffer_out[19] <= mux_4to1:mux.y
input_buffer_out[20] <= mux_4to1:mux.y
input_buffer_out[21] <= mux_4to1:mux.y
input_buffer_out[22] <= mux_4to1:mux.y
input_buffer_out[23] <= mux_4to1:mux.y
input_buffer_out[24] <= mux_4to1:mux.y
input_buffer_out[25] <= mux_4to1:mux.y
input_buffer_out[26] <= mux_4to1:mux.y
input_buffer_out[27] <= mux_4to1:mux.y
input_buffer_out[28] <= mux_4to1:mux.y
input_buffer_out[29] <= mux_4to1:mux.y
input_buffer_out[30] <= mux_4to1:mux.y
input_buffer_out[31] <= mux_4to1:mux.y


|wrapper|singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:bottons_buf
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:swiches_buf
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|register:flag_buf
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
en => Q[31]~reg0.ENA
en => Q[30]~reg0.ENA
en => Q[29]~reg0.ENA
en => Q[28]~reg0.ENA
en => Q[27]~reg0.ENA
en => Q[26]~reg0.ENA
en => Q[25]~reg0.ENA
en => Q[24]~reg0.ENA
en => Q[23]~reg0.ENA
en => Q[22]~reg0.ENA
en => Q[21]~reg0.ENA
en => Q[20]~reg0.ENA
en => Q[19]~reg0.ENA
en => Q[18]~reg0.ENA
en => Q[17]~reg0.ENA
en => Q[16]~reg0.ENA
en => Q[15]~reg0.ENA
en => Q[14]~reg0.ENA
en => Q[13]~reg0.ENA
en => Q[12]~reg0.ENA
en => Q[11]~reg0.ENA
en => Q[10]~reg0.ENA
en => Q[9]~reg0.ENA
en => Q[8]~reg0.ENA
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|input_buffer:input_buff|mux_4to1:mux
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|decode_buf:sel_buf
i_lsu_addr[0] => ~NO_FANOUT~
i_lsu_addr[1] => ~NO_FANOUT~
i_lsu_addr[2] => ~NO_FANOUT~
i_lsu_addr[3] => ~NO_FANOUT~
i_lsu_addr[4] => ~NO_FANOUT~
i_lsu_addr[5] => ~NO_FANOUT~
i_lsu_addr[6] => ~NO_FANOUT~
i_lsu_addr[7] => ~NO_FANOUT~
i_lsu_addr[8] => output_buf_en.IN1
i_lsu_addr[9] => output_buf_en.IN1
i_lsu_addr[10] => output_buf_en.IN0
i_lsu_addr[11] => output_buf_en.IN1
i_lsu_addr[12] => output_buf_en.IN1
i_lsu_addr[13] => output_buf_en.IN0
i_lsu_addr[13] => sram_buf_en.IN1
i_lsu_addr[14] => output_buf_en.IN1
i_lsu_addr[14] => sram_buf_en.IN0
i_lsu_addr[15] => output_buf_en.IN1
i_lsu_addr[15] => sram_buf_en.IN1
i_lsu_addr[16] => ~NO_FANOUT~
i_lsu_addr[17] => ~NO_FANOUT~
i_lsu_addr[18] => ~NO_FANOUT~
i_lsu_addr[19] => ~NO_FANOUT~
i_lsu_addr[20] => ~NO_FANOUT~
i_lsu_addr[21] => ~NO_FANOUT~
i_lsu_addr[22] => ~NO_FANOUT~
i_lsu_addr[23] => ~NO_FANOUT~
i_lsu_addr[24] => ~NO_FANOUT~
i_lsu_addr[25] => ~NO_FANOUT~
i_lsu_addr[26] => ~NO_FANOUT~
i_lsu_addr[27] => ~NO_FANOUT~
i_lsu_addr[28] => ~NO_FANOUT~
i_lsu_addr[29] => ~NO_FANOUT~
i_lsu_addr[30] => ~NO_FANOUT~
i_lsu_addr[31] => ~NO_FANOUT~
i_lsu_wren => output_buf_en.IN1
i_lsu_wren => sram_buf_en.IN1
output_buf_en <= output_buf_en.DB_MAX_OUTPUT_PORT_TYPE
sram_buf_en <= sram_buf_en.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf
i_st_data[0] => D_byte[0].IN10
i_st_data[1] => D_byte[1].IN10
i_st_data[2] => D_byte[2].IN10
i_st_data[3] => D_byte[3].IN10
i_st_data[4] => D_byte[4].IN10
i_st_data[5] => D_byte[5].IN10
i_st_data[6] => D_byte[6].IN10
i_st_data[7] => D_byte[7].IN10
i_st_data[8] => D_word[8].IN5
i_st_data[9] => D_word[9].IN5
i_st_data[10] => D_word[10].IN5
i_st_data[11] => D_word[11].IN5
i_st_data[12] => D_word[12].IN5
i_st_data[13] => D_word[13].IN5
i_st_data[14] => D_word[14].IN5
i_st_data[15] => D_word[15].IN5
i_st_data[16] => D_word[16].IN5
i_st_data[17] => D_word[17].IN5
i_st_data[18] => D_word[18].IN5
i_st_data[19] => D_word[19].IN5
i_st_data[20] => D_word[20].IN5
i_st_data[21] => D_word[21].IN5
i_st_data[22] => D_word[22].IN5
i_st_data[23] => D_word[23].IN5
i_st_data[24] => D_word[24].IN5
i_st_data[25] => D_word[25].IN5
i_st_data[26] => D_word[26].IN5
i_st_data[27] => D_word[27].IN5
i_st_data[28] => D_word[28].IN5
i_st_data[29] => D_word[29].IN5
i_st_data[30] => D_word[30].IN5
i_st_data[31] => D_word[31].IN5
i_lsu_addr[0] => addr[0].IN5
i_lsu_addr[1] => addr[1].IN5
i_lsu_addr[2] => addr[2].IN1
i_lsu_addr[3] => red_sel.IN0
i_lsu_addr[3] => green_sel.IN0
i_lsu_addr[3] => hex1_sel.IN0
i_lsu_addr[3] => hex2_sel.IN0
i_lsu_addr[3] => lcd_sel.IN0
i_lsu_addr[4] => addr[4].IN2
i_lsu_addr[5] => addr[5].IN2
i_lsu_addr[6] => ~NO_FANOUT~
i_lsu_addr[7] => ~NO_FANOUT~
i_lsu_addr[8] => ~NO_FANOUT~
i_lsu_addr[9] => ~NO_FANOUT~
i_lsu_addr[10] => ~NO_FANOUT~
i_lsu_addr[11] => ~NO_FANOUT~
i_lsu_addr[12] => ~NO_FANOUT~
i_lsu_addr[13] => ~NO_FANOUT~
i_lsu_addr[14] => ~NO_FANOUT~
i_lsu_addr[15] => ~NO_FANOUT~
i_lsu_addr[16] => ~NO_FANOUT~
i_lsu_addr[17] => ~NO_FANOUT~
i_lsu_addr[18] => ~NO_FANOUT~
i_lsu_addr[19] => ~NO_FANOUT~
i_lsu_addr[20] => ~NO_FANOUT~
i_lsu_addr[21] => ~NO_FANOUT~
i_lsu_addr[22] => ~NO_FANOUT~
i_lsu_addr[23] => ~NO_FANOUT~
i_lsu_addr[24] => ~NO_FANOUT~
i_lsu_addr[25] => ~NO_FANOUT~
i_lsu_addr[26] => ~NO_FANOUT~
i_lsu_addr[27] => ~NO_FANOUT~
i_lsu_addr[28] => ~NO_FANOUT~
i_lsu_addr[29] => ~NO_FANOUT~
i_lsu_addr[30] => ~NO_FANOUT~
i_lsu_addr[31] => ~NO_FANOUT~
i_lsu_wren => red_reg_en.IN1
i_lsu_wren => green_reg_en.IN1
i_lsu_wren => hex1_reg_en.IN1
i_lsu_wren => hex2_reg_en.IN1
i_lsu_wren => lcd_reg_en.IN1
wb_sel => wb_sel.IN5
i_clk => i_clk.IN5
i_rst => i_rst.IN5
output_buf_en => red_reg_en.IN1
output_buf_en => green_reg_en.IN1
output_buf_en => hex1_reg_en.IN1
output_buf_en => hex2_reg_en.IN1
output_buf_en => lcd_reg_en.IN1
o_ld_data[0] <= mux_4to1:mux_io_ld.y
o_ld_data[1] <= mux_4to1:mux_io_ld.y
o_ld_data[2] <= mux_4to1:mux_io_ld.y
o_ld_data[3] <= mux_4to1:mux_io_ld.y
o_ld_data[4] <= mux_4to1:mux_io_ld.y
o_ld_data[5] <= mux_4to1:mux_io_ld.y
o_ld_data[6] <= mux_4to1:mux_io_ld.y
o_ld_data[7] <= mux_4to1:mux_io_ld.y
o_ld_data[8] <= mux_4to1:mux_io_ld.y
o_ld_data[9] <= mux_4to1:mux_io_ld.y
o_ld_data[10] <= mux_4to1:mux_io_ld.y
o_ld_data[11] <= mux_4to1:mux_io_ld.y
o_ld_data[12] <= mux_4to1:mux_io_ld.y
o_ld_data[13] <= mux_4to1:mux_io_ld.y
o_ld_data[14] <= mux_4to1:mux_io_ld.y
o_ld_data[15] <= mux_4to1:mux_io_ld.y
o_ld_data[16] <= mux_4to1:mux_io_ld.y
o_ld_data[17] <= mux_4to1:mux_io_ld.y
o_ld_data[18] <= mux_4to1:mux_io_ld.y
o_ld_data[19] <= mux_4to1:mux_io_ld.y
o_ld_data[20] <= mux_4to1:mux_io_ld.y
o_ld_data[21] <= mux_4to1:mux_io_ld.y
o_ld_data[22] <= mux_4to1:mux_io_ld.y
o_ld_data[23] <= mux_4to1:mux_io_ld.y
o_ld_data[24] <= mux_4to1:mux_io_ld.y
o_ld_data[25] <= mux_4to1:mux_io_ld.y
o_ld_data[26] <= mux_4to1:mux_io_ld.y
o_ld_data[27] <= mux_4to1:mux_io_ld.y
o_ld_data[28] <= mux_4to1:mux_io_ld.y
o_ld_data[29] <= mux_4to1:mux_io_ld.y
o_ld_data[30] <= mux_4to1:mux_io_ld.y
o_ld_data[31] <= mux_4to1:mux_io_ld.y
o_io_ledr[0] <= register_byte_word:red_reg.Q_store
o_io_ledr[1] <= register_byte_word:red_reg.Q_store
o_io_ledr[2] <= register_byte_word:red_reg.Q_store
o_io_ledr[3] <= register_byte_word:red_reg.Q_store
o_io_ledr[4] <= register_byte_word:red_reg.Q_store
o_io_ledr[5] <= register_byte_word:red_reg.Q_store
o_io_ledr[6] <= register_byte_word:red_reg.Q_store
o_io_ledr[7] <= register_byte_word:red_reg.Q_store
o_io_ledr[8] <= register_byte_word:red_reg.Q_store
o_io_ledr[9] <= register_byte_word:red_reg.Q_store
o_io_ledr[10] <= register_byte_word:red_reg.Q_store
o_io_ledr[11] <= register_byte_word:red_reg.Q_store
o_io_ledr[12] <= register_byte_word:red_reg.Q_store
o_io_ledr[13] <= register_byte_word:red_reg.Q_store
o_io_ledr[14] <= register_byte_word:red_reg.Q_store
o_io_ledr[15] <= register_byte_word:red_reg.Q_store
o_io_ledr[16] <= register_byte_word:red_reg.Q_store
o_io_ledr[17] <= register_byte_word:red_reg.Q_store
o_io_ledr[18] <= register_byte_word:red_reg.Q_store
o_io_ledr[19] <= register_byte_word:red_reg.Q_store
o_io_ledr[20] <= register_byte_word:red_reg.Q_store
o_io_ledr[21] <= register_byte_word:red_reg.Q_store
o_io_ledr[22] <= register_byte_word:red_reg.Q_store
o_io_ledr[23] <= register_byte_word:red_reg.Q_store
o_io_ledr[24] <= register_byte_word:red_reg.Q_store
o_io_ledr[25] <= register_byte_word:red_reg.Q_store
o_io_ledr[26] <= register_byte_word:red_reg.Q_store
o_io_ledr[27] <= register_byte_word:red_reg.Q_store
o_io_ledr[28] <= register_byte_word:red_reg.Q_store
o_io_ledr[29] <= register_byte_word:red_reg.Q_store
o_io_ledr[30] <= register_byte_word:red_reg.Q_store
o_io_ledr[31] <= register_byte_word:red_reg.Q_store
o_io_ledg[0] <= register_byte_word:green_reg.Q_store
o_io_ledg[1] <= register_byte_word:green_reg.Q_store
o_io_ledg[2] <= register_byte_word:green_reg.Q_store
o_io_ledg[3] <= register_byte_word:green_reg.Q_store
o_io_ledg[4] <= register_byte_word:green_reg.Q_store
o_io_ledg[5] <= register_byte_word:green_reg.Q_store
o_io_ledg[6] <= register_byte_word:green_reg.Q_store
o_io_ledg[7] <= register_byte_word:green_reg.Q_store
o_io_ledg[8] <= register_byte_word:green_reg.Q_store
o_io_ledg[9] <= register_byte_word:green_reg.Q_store
o_io_ledg[10] <= register_byte_word:green_reg.Q_store
o_io_ledg[11] <= register_byte_word:green_reg.Q_store
o_io_ledg[12] <= register_byte_word:green_reg.Q_store
o_io_ledg[13] <= register_byte_word:green_reg.Q_store
o_io_ledg[14] <= register_byte_word:green_reg.Q_store
o_io_ledg[15] <= register_byte_word:green_reg.Q_store
o_io_ledg[16] <= register_byte_word:green_reg.Q_store
o_io_ledg[17] <= register_byte_word:green_reg.Q_store
o_io_ledg[18] <= register_byte_word:green_reg.Q_store
o_io_ledg[19] <= register_byte_word:green_reg.Q_store
o_io_ledg[20] <= register_byte_word:green_reg.Q_store
o_io_ledg[21] <= register_byte_word:green_reg.Q_store
o_io_ledg[22] <= register_byte_word:green_reg.Q_store
o_io_ledg[23] <= register_byte_word:green_reg.Q_store
o_io_ledg[24] <= register_byte_word:green_reg.Q_store
o_io_ledg[25] <= register_byte_word:green_reg.Q_store
o_io_ledg[26] <= register_byte_word:green_reg.Q_store
o_io_ledg[27] <= register_byte_word:green_reg.Q_store
o_io_ledg[28] <= register_byte_word:green_reg.Q_store
o_io_ledg[29] <= register_byte_word:green_reg.Q_store
o_io_ledg[30] <= register_byte_word:green_reg.Q_store
o_io_ledg[31] <= register_byte_word:green_reg.Q_store
o_io_hex0[0] <= register_byte_word:hex1_reg.Q_store
o_io_hex0[1] <= register_byte_word:hex1_reg.Q_store
o_io_hex0[2] <= register_byte_word:hex1_reg.Q_store
o_io_hex0[3] <= register_byte_word:hex1_reg.Q_store
o_io_hex0[4] <= register_byte_word:hex1_reg.Q_store
o_io_hex0[5] <= register_byte_word:hex1_reg.Q_store
o_io_hex0[6] <= register_byte_word:hex1_reg.Q_store
o_io_hex1[0] <= register_byte_word:hex1_reg.Q_store
o_io_hex1[1] <= register_byte_word:hex1_reg.Q_store
o_io_hex1[2] <= register_byte_word:hex1_reg.Q_store
o_io_hex1[3] <= register_byte_word:hex1_reg.Q_store
o_io_hex1[4] <= register_byte_word:hex1_reg.Q_store
o_io_hex1[5] <= register_byte_word:hex1_reg.Q_store
o_io_hex1[6] <= register_byte_word:hex1_reg.Q_store
o_io_hex2[0] <= register_byte_word:hex1_reg.Q_store
o_io_hex2[1] <= register_byte_word:hex1_reg.Q_store
o_io_hex2[2] <= register_byte_word:hex1_reg.Q_store
o_io_hex2[3] <= register_byte_word:hex1_reg.Q_store
o_io_hex2[4] <= register_byte_word:hex1_reg.Q_store
o_io_hex2[5] <= register_byte_word:hex1_reg.Q_store
o_io_hex2[6] <= register_byte_word:hex1_reg.Q_store
o_io_hex3[0] <= register_byte_word:hex1_reg.Q_store
o_io_hex3[1] <= register_byte_word:hex1_reg.Q_store
o_io_hex3[2] <= register_byte_word:hex1_reg.Q_store
o_io_hex3[3] <= register_byte_word:hex1_reg.Q_store
o_io_hex3[4] <= register_byte_word:hex1_reg.Q_store
o_io_hex3[5] <= register_byte_word:hex1_reg.Q_store
o_io_hex3[6] <= register_byte_word:hex1_reg.Q_store
o_io_hex4[0] <= register_byte_word:hex2_reg.Q_store
o_io_hex4[1] <= register_byte_word:hex2_reg.Q_store
o_io_hex4[2] <= register_byte_word:hex2_reg.Q_store
o_io_hex4[3] <= register_byte_word:hex2_reg.Q_store
o_io_hex4[4] <= register_byte_word:hex2_reg.Q_store
o_io_hex4[5] <= register_byte_word:hex2_reg.Q_store
o_io_hex4[6] <= register_byte_word:hex2_reg.Q_store
o_io_hex5[0] <= register_byte_word:hex2_reg.Q_store
o_io_hex5[1] <= register_byte_word:hex2_reg.Q_store
o_io_hex5[2] <= register_byte_word:hex2_reg.Q_store
o_io_hex5[3] <= register_byte_word:hex2_reg.Q_store
o_io_hex5[4] <= register_byte_word:hex2_reg.Q_store
o_io_hex5[5] <= register_byte_word:hex2_reg.Q_store
o_io_hex5[6] <= register_byte_word:hex2_reg.Q_store
o_io_hex6[0] <= register_byte_word:hex2_reg.Q_store
o_io_hex6[1] <= register_byte_word:hex2_reg.Q_store
o_io_hex6[2] <= register_byte_word:hex2_reg.Q_store
o_io_hex6[3] <= register_byte_word:hex2_reg.Q_store
o_io_hex6[4] <= register_byte_word:hex2_reg.Q_store
o_io_hex6[5] <= register_byte_word:hex2_reg.Q_store
o_io_hex6[6] <= register_byte_word:hex2_reg.Q_store
o_io_hex7[0] <= register_byte_word:hex2_reg.Q_store
o_io_hex7[1] <= register_byte_word:hex2_reg.Q_store
o_io_hex7[2] <= register_byte_word:hex2_reg.Q_store
o_io_hex7[3] <= register_byte_word:hex2_reg.Q_store
o_io_hex7[4] <= register_byte_word:hex2_reg.Q_store
o_io_hex7[5] <= register_byte_word:hex2_reg.Q_store
o_io_hex7[6] <= register_byte_word:hex2_reg.Q_store
o_io_lcd[0] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[1] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[2] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[3] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[4] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[5] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[6] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[7] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[8] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[9] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[10] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[11] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[12] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[13] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[14] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[15] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[16] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[17] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[18] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[19] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[20] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[21] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[22] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[23] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[24] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[25] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[26] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[27] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[28] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[29] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[30] <= register_byte_word:lcd_reg.Q_store
o_io_lcd[31] <= register_byte_word:lcd_reg.Q_store


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|decoder_2to4:decode_stage
in[0] => Decoder0.IN1
in[1] => Decoder0.IN0
out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg
clk => clk.IN4
rst => rst.IN4
wb_sel => wb_sel.IN5
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
byte_sel[0] => byte_sel[0].IN2
byte_sel[1] => byte_sel[1].IN2
D_byte[0] => D_byte[0].IN4
D_byte[1] => D_byte[1].IN4
D_byte[2] => D_byte[2].IN4
D_byte[3] => D_byte[3].IN4
D_byte[4] => D_byte[4].IN4
D_byte[5] => D_byte[5].IN4
D_byte[6] => D_byte[6].IN4
D_byte[7] => D_byte[7].IN4
D_word[0] => D_word[0].IN1
D_word[1] => D_word[1].IN1
D_word[2] => D_word[2].IN1
D_word[3] => D_word[3].IN1
D_word[4] => D_word[4].IN1
D_word[5] => D_word[5].IN1
D_word[6] => D_word[6].IN1
D_word[7] => D_word[7].IN1
D_word[8] => D_word[8].IN1
D_word[9] => D_word[9].IN1
D_word[10] => D_word[10].IN1
D_word[11] => D_word[11].IN1
D_word[12] => D_word[12].IN1
D_word[13] => D_word[13].IN1
D_word[14] => D_word[14].IN1
D_word[15] => D_word[15].IN1
D_word[16] => D_word[16].IN1
D_word[17] => D_word[17].IN1
D_word[18] => D_word[18].IN1
D_word[19] => D_word[19].IN1
D_word[20] => D_word[20].IN1
D_word[21] => D_word[21].IN1
D_word[22] => D_word[22].IN1
D_word[23] => D_word[23].IN1
D_word[24] => D_word[24].IN1
D_word[25] => D_word[25].IN1
D_word[26] => D_word[26].IN1
D_word[27] => D_word[27].IN1
D_word[28] => D_word[28].IN1
D_word[29] => D_word[29].IN1
D_word[30] => D_word[30].IN1
D_word[31] => D_word[31].IN1
Q_load[0] <= mux_2to1:muxout_2to1.y
Q_load[1] <= mux_2to1:muxout_2to1.y
Q_load[2] <= mux_2to1:muxout_2to1.y
Q_load[3] <= mux_2to1:muxout_2to1.y
Q_load[4] <= mux_2to1:muxout_2to1.y
Q_load[5] <= mux_2to1:muxout_2to1.y
Q_load[6] <= mux_2to1:muxout_2to1.y
Q_load[7] <= mux_2to1:muxout_2to1.y
Q_load[8] <= mux_2to1:muxout_2to1.y
Q_load[9] <= mux_2to1:muxout_2to1.y
Q_load[10] <= mux_2to1:muxout_2to1.y
Q_load[11] <= mux_2to1:muxout_2to1.y
Q_load[12] <= mux_2to1:muxout_2to1.y
Q_load[13] <= mux_2to1:muxout_2to1.y
Q_load[14] <= mux_2to1:muxout_2to1.y
Q_load[15] <= mux_2to1:muxout_2to1.y
Q_load[16] <= mux_2to1:muxout_2to1.y
Q_load[17] <= mux_2to1:muxout_2to1.y
Q_load[18] <= mux_2to1:muxout_2to1.y
Q_load[19] <= mux_2to1:muxout_2to1.y
Q_load[20] <= mux_2to1:muxout_2to1.y
Q_load[21] <= mux_2to1:muxout_2to1.y
Q_load[22] <= mux_2to1:muxout_2to1.y
Q_load[23] <= mux_2to1:muxout_2to1.y
Q_load[24] <= mux_2to1:muxout_2to1.y
Q_load[25] <= mux_2to1:muxout_2to1.y
Q_load[26] <= mux_2to1:muxout_2to1.y
Q_load[27] <= mux_2to1:muxout_2to1.y
Q_load[28] <= mux_2to1:muxout_2to1.y
Q_load[29] <= mux_2to1:muxout_2to1.y
Q_load[30] <= mux_2to1:muxout_2to1.y
Q_load[31] <= mux_2to1:muxout_2to1.y
Q_store[0] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE
Q_store[1] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
Q_store[2] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
Q_store[3] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
Q_store[4] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
Q_store[5] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
Q_store[6] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
Q_store[7] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
Q_store[8] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
Q_store[9] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
Q_store[10] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
Q_store[11] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
Q_store[12] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
Q_store[13] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
Q_store[14] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
Q_store[15] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
Q_store[16] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
Q_store[17] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
Q_store[18] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
Q_store[19] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
Q_store[20] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
Q_store[21] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
Q_store[22] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
Q_store[23] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
Q_store[24] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
Q_store[25] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
Q_store[26] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
Q_store[27] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
Q_store[28] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
Q_store[29] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
Q_store[30] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
Q_store[31] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|decoder_2to4:byte_sel_decode
in[0] => Decoder0.IN1
in[1] => Decoder0.IN0
out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[0].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[1].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[2].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:mux_2[3].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[0].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[1].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[2].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|register_nor:reg8[3].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_4to1:muxout_4to1
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:red_reg|mux_2to1:muxout_2to1
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg
clk => clk.IN4
rst => rst.IN4
wb_sel => wb_sel.IN5
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
byte_sel[0] => byte_sel[0].IN2
byte_sel[1] => byte_sel[1].IN2
D_byte[0] => D_byte[0].IN4
D_byte[1] => D_byte[1].IN4
D_byte[2] => D_byte[2].IN4
D_byte[3] => D_byte[3].IN4
D_byte[4] => D_byte[4].IN4
D_byte[5] => D_byte[5].IN4
D_byte[6] => D_byte[6].IN4
D_byte[7] => D_byte[7].IN4
D_word[0] => D_word[0].IN1
D_word[1] => D_word[1].IN1
D_word[2] => D_word[2].IN1
D_word[3] => D_word[3].IN1
D_word[4] => D_word[4].IN1
D_word[5] => D_word[5].IN1
D_word[6] => D_word[6].IN1
D_word[7] => D_word[7].IN1
D_word[8] => D_word[8].IN1
D_word[9] => D_word[9].IN1
D_word[10] => D_word[10].IN1
D_word[11] => D_word[11].IN1
D_word[12] => D_word[12].IN1
D_word[13] => D_word[13].IN1
D_word[14] => D_word[14].IN1
D_word[15] => D_word[15].IN1
D_word[16] => D_word[16].IN1
D_word[17] => D_word[17].IN1
D_word[18] => D_word[18].IN1
D_word[19] => D_word[19].IN1
D_word[20] => D_word[20].IN1
D_word[21] => D_word[21].IN1
D_word[22] => D_word[22].IN1
D_word[23] => D_word[23].IN1
D_word[24] => D_word[24].IN1
D_word[25] => D_word[25].IN1
D_word[26] => D_word[26].IN1
D_word[27] => D_word[27].IN1
D_word[28] => D_word[28].IN1
D_word[29] => D_word[29].IN1
D_word[30] => D_word[30].IN1
D_word[31] => D_word[31].IN1
Q_load[0] <= mux_2to1:muxout_2to1.y
Q_load[1] <= mux_2to1:muxout_2to1.y
Q_load[2] <= mux_2to1:muxout_2to1.y
Q_load[3] <= mux_2to1:muxout_2to1.y
Q_load[4] <= mux_2to1:muxout_2to1.y
Q_load[5] <= mux_2to1:muxout_2to1.y
Q_load[6] <= mux_2to1:muxout_2to1.y
Q_load[7] <= mux_2to1:muxout_2to1.y
Q_load[8] <= mux_2to1:muxout_2to1.y
Q_load[9] <= mux_2to1:muxout_2to1.y
Q_load[10] <= mux_2to1:muxout_2to1.y
Q_load[11] <= mux_2to1:muxout_2to1.y
Q_load[12] <= mux_2to1:muxout_2to1.y
Q_load[13] <= mux_2to1:muxout_2to1.y
Q_load[14] <= mux_2to1:muxout_2to1.y
Q_load[15] <= mux_2to1:muxout_2to1.y
Q_load[16] <= mux_2to1:muxout_2to1.y
Q_load[17] <= mux_2to1:muxout_2to1.y
Q_load[18] <= mux_2to1:muxout_2to1.y
Q_load[19] <= mux_2to1:muxout_2to1.y
Q_load[20] <= mux_2to1:muxout_2to1.y
Q_load[21] <= mux_2to1:muxout_2to1.y
Q_load[22] <= mux_2to1:muxout_2to1.y
Q_load[23] <= mux_2to1:muxout_2to1.y
Q_load[24] <= mux_2to1:muxout_2to1.y
Q_load[25] <= mux_2to1:muxout_2to1.y
Q_load[26] <= mux_2to1:muxout_2to1.y
Q_load[27] <= mux_2to1:muxout_2to1.y
Q_load[28] <= mux_2to1:muxout_2to1.y
Q_load[29] <= mux_2to1:muxout_2to1.y
Q_load[30] <= mux_2to1:muxout_2to1.y
Q_load[31] <= mux_2to1:muxout_2to1.y
Q_store[0] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE
Q_store[1] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
Q_store[2] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
Q_store[3] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
Q_store[4] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
Q_store[5] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
Q_store[6] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
Q_store[7] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
Q_store[8] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
Q_store[9] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
Q_store[10] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
Q_store[11] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
Q_store[12] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
Q_store[13] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
Q_store[14] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
Q_store[15] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
Q_store[16] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
Q_store[17] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
Q_store[18] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
Q_store[19] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
Q_store[20] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
Q_store[21] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
Q_store[22] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
Q_store[23] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
Q_store[24] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
Q_store[25] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
Q_store[26] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
Q_store[27] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
Q_store[28] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
Q_store[29] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
Q_store[30] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
Q_store[31] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|decoder_2to4:byte_sel_decode
in[0] => Decoder0.IN1
in[1] => Decoder0.IN0
out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[0].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[1].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[2].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:mux_2[3].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[0].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[1].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[2].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|register_nor:reg8[3].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_4to1:muxout_4to1
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:green_reg|mux_2to1:muxout_2to1
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg
clk => clk.IN4
rst => rst.IN4
wb_sel => wb_sel.IN5
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
byte_sel[0] => byte_sel[0].IN2
byte_sel[1] => byte_sel[1].IN2
D_byte[0] => D_byte[0].IN4
D_byte[1] => D_byte[1].IN4
D_byte[2] => D_byte[2].IN4
D_byte[3] => D_byte[3].IN4
D_byte[4] => D_byte[4].IN4
D_byte[5] => D_byte[5].IN4
D_byte[6] => D_byte[6].IN4
D_byte[7] => D_byte[7].IN4
D_word[0] => D_word[0].IN1
D_word[1] => D_word[1].IN1
D_word[2] => D_word[2].IN1
D_word[3] => D_word[3].IN1
D_word[4] => D_word[4].IN1
D_word[5] => D_word[5].IN1
D_word[6] => D_word[6].IN1
D_word[7] => D_word[7].IN1
D_word[8] => D_word[8].IN1
D_word[9] => D_word[9].IN1
D_word[10] => D_word[10].IN1
D_word[11] => D_word[11].IN1
D_word[12] => D_word[12].IN1
D_word[13] => D_word[13].IN1
D_word[14] => D_word[14].IN1
D_word[15] => D_word[15].IN1
D_word[16] => D_word[16].IN1
D_word[17] => D_word[17].IN1
D_word[18] => D_word[18].IN1
D_word[19] => D_word[19].IN1
D_word[20] => D_word[20].IN1
D_word[21] => D_word[21].IN1
D_word[22] => D_word[22].IN1
D_word[23] => D_word[23].IN1
D_word[24] => D_word[24].IN1
D_word[25] => D_word[25].IN1
D_word[26] => D_word[26].IN1
D_word[27] => D_word[27].IN1
D_word[28] => D_word[28].IN1
D_word[29] => D_word[29].IN1
D_word[30] => D_word[30].IN1
D_word[31] => D_word[31].IN1
Q_load[0] <= mux_2to1:muxout_2to1.y
Q_load[1] <= mux_2to1:muxout_2to1.y
Q_load[2] <= mux_2to1:muxout_2to1.y
Q_load[3] <= mux_2to1:muxout_2to1.y
Q_load[4] <= mux_2to1:muxout_2to1.y
Q_load[5] <= mux_2to1:muxout_2to1.y
Q_load[6] <= mux_2to1:muxout_2to1.y
Q_load[7] <= mux_2to1:muxout_2to1.y
Q_load[8] <= mux_2to1:muxout_2to1.y
Q_load[9] <= mux_2to1:muxout_2to1.y
Q_load[10] <= mux_2to1:muxout_2to1.y
Q_load[11] <= mux_2to1:muxout_2to1.y
Q_load[12] <= mux_2to1:muxout_2to1.y
Q_load[13] <= mux_2to1:muxout_2to1.y
Q_load[14] <= mux_2to1:muxout_2to1.y
Q_load[15] <= mux_2to1:muxout_2to1.y
Q_load[16] <= mux_2to1:muxout_2to1.y
Q_load[17] <= mux_2to1:muxout_2to1.y
Q_load[18] <= mux_2to1:muxout_2to1.y
Q_load[19] <= mux_2to1:muxout_2to1.y
Q_load[20] <= mux_2to1:muxout_2to1.y
Q_load[21] <= mux_2to1:muxout_2to1.y
Q_load[22] <= mux_2to1:muxout_2to1.y
Q_load[23] <= mux_2to1:muxout_2to1.y
Q_load[24] <= mux_2to1:muxout_2to1.y
Q_load[25] <= mux_2to1:muxout_2to1.y
Q_load[26] <= mux_2to1:muxout_2to1.y
Q_load[27] <= mux_2to1:muxout_2to1.y
Q_load[28] <= mux_2to1:muxout_2to1.y
Q_load[29] <= mux_2to1:muxout_2to1.y
Q_load[30] <= mux_2to1:muxout_2to1.y
Q_load[31] <= mux_2to1:muxout_2to1.y
Q_store[0] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE
Q_store[1] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
Q_store[2] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
Q_store[3] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
Q_store[4] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
Q_store[5] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
Q_store[6] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
Q_store[7] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
Q_store[8] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
Q_store[9] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
Q_store[10] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
Q_store[11] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
Q_store[12] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
Q_store[13] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
Q_store[14] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
Q_store[15] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
Q_store[16] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
Q_store[17] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
Q_store[18] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
Q_store[19] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
Q_store[20] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
Q_store[21] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
Q_store[22] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
Q_store[23] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
Q_store[24] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
Q_store[25] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
Q_store[26] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
Q_store[27] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
Q_store[28] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
Q_store[29] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
Q_store[30] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
Q_store[31] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|decoder_2to4:byte_sel_decode
in[0] => Decoder0.IN1
in[1] => Decoder0.IN0
out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[0].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[1].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[2].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:mux_2[3].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[0].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[1].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[2].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|register_nor:reg8[3].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_4to1:muxout_4to1
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex1_reg|mux_2to1:muxout_2to1
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg
clk => clk.IN4
rst => rst.IN4
wb_sel => wb_sel.IN5
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
byte_sel[0] => byte_sel[0].IN2
byte_sel[1] => byte_sel[1].IN2
D_byte[0] => D_byte[0].IN4
D_byte[1] => D_byte[1].IN4
D_byte[2] => D_byte[2].IN4
D_byte[3] => D_byte[3].IN4
D_byte[4] => D_byte[4].IN4
D_byte[5] => D_byte[5].IN4
D_byte[6] => D_byte[6].IN4
D_byte[7] => D_byte[7].IN4
D_word[0] => D_word[0].IN1
D_word[1] => D_word[1].IN1
D_word[2] => D_word[2].IN1
D_word[3] => D_word[3].IN1
D_word[4] => D_word[4].IN1
D_word[5] => D_word[5].IN1
D_word[6] => D_word[6].IN1
D_word[7] => D_word[7].IN1
D_word[8] => D_word[8].IN1
D_word[9] => D_word[9].IN1
D_word[10] => D_word[10].IN1
D_word[11] => D_word[11].IN1
D_word[12] => D_word[12].IN1
D_word[13] => D_word[13].IN1
D_word[14] => D_word[14].IN1
D_word[15] => D_word[15].IN1
D_word[16] => D_word[16].IN1
D_word[17] => D_word[17].IN1
D_word[18] => D_word[18].IN1
D_word[19] => D_word[19].IN1
D_word[20] => D_word[20].IN1
D_word[21] => D_word[21].IN1
D_word[22] => D_word[22].IN1
D_word[23] => D_word[23].IN1
D_word[24] => D_word[24].IN1
D_word[25] => D_word[25].IN1
D_word[26] => D_word[26].IN1
D_word[27] => D_word[27].IN1
D_word[28] => D_word[28].IN1
D_word[29] => D_word[29].IN1
D_word[30] => D_word[30].IN1
D_word[31] => D_word[31].IN1
Q_load[0] <= mux_2to1:muxout_2to1.y
Q_load[1] <= mux_2to1:muxout_2to1.y
Q_load[2] <= mux_2to1:muxout_2to1.y
Q_load[3] <= mux_2to1:muxout_2to1.y
Q_load[4] <= mux_2to1:muxout_2to1.y
Q_load[5] <= mux_2to1:muxout_2to1.y
Q_load[6] <= mux_2to1:muxout_2to1.y
Q_load[7] <= mux_2to1:muxout_2to1.y
Q_load[8] <= mux_2to1:muxout_2to1.y
Q_load[9] <= mux_2to1:muxout_2to1.y
Q_load[10] <= mux_2to1:muxout_2to1.y
Q_load[11] <= mux_2to1:muxout_2to1.y
Q_load[12] <= mux_2to1:muxout_2to1.y
Q_load[13] <= mux_2to1:muxout_2to1.y
Q_load[14] <= mux_2to1:muxout_2to1.y
Q_load[15] <= mux_2to1:muxout_2to1.y
Q_load[16] <= mux_2to1:muxout_2to1.y
Q_load[17] <= mux_2to1:muxout_2to1.y
Q_load[18] <= mux_2to1:muxout_2to1.y
Q_load[19] <= mux_2to1:muxout_2to1.y
Q_load[20] <= mux_2to1:muxout_2to1.y
Q_load[21] <= mux_2to1:muxout_2to1.y
Q_load[22] <= mux_2to1:muxout_2to1.y
Q_load[23] <= mux_2to1:muxout_2to1.y
Q_load[24] <= mux_2to1:muxout_2to1.y
Q_load[25] <= mux_2to1:muxout_2to1.y
Q_load[26] <= mux_2to1:muxout_2to1.y
Q_load[27] <= mux_2to1:muxout_2to1.y
Q_load[28] <= mux_2to1:muxout_2to1.y
Q_load[29] <= mux_2to1:muxout_2to1.y
Q_load[30] <= mux_2to1:muxout_2to1.y
Q_load[31] <= mux_2to1:muxout_2to1.y
Q_store[0] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE
Q_store[1] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
Q_store[2] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
Q_store[3] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
Q_store[4] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
Q_store[5] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
Q_store[6] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
Q_store[7] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
Q_store[8] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
Q_store[9] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
Q_store[10] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
Q_store[11] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
Q_store[12] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
Q_store[13] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
Q_store[14] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
Q_store[15] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
Q_store[16] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
Q_store[17] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
Q_store[18] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
Q_store[19] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
Q_store[20] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
Q_store[21] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
Q_store[22] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
Q_store[23] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
Q_store[24] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
Q_store[25] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
Q_store[26] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
Q_store[27] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
Q_store[28] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
Q_store[29] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
Q_store[30] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
Q_store[31] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|decoder_2to4:byte_sel_decode
in[0] => Decoder0.IN1
in[1] => Decoder0.IN0
out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[0].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[1].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[2].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:mux_2[3].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[0].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[1].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[2].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|register_nor:reg8[3].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_4to1:muxout_4to1
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:hex2_reg|mux_2to1:muxout_2to1
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg
clk => clk.IN4
rst => rst.IN4
wb_sel => wb_sel.IN5
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
wr_en => reg_byte_en.IN1
byte_sel[0] => byte_sel[0].IN2
byte_sel[1] => byte_sel[1].IN2
D_byte[0] => D_byte[0].IN4
D_byte[1] => D_byte[1].IN4
D_byte[2] => D_byte[2].IN4
D_byte[3] => D_byte[3].IN4
D_byte[4] => D_byte[4].IN4
D_byte[5] => D_byte[5].IN4
D_byte[6] => D_byte[6].IN4
D_byte[7] => D_byte[7].IN4
D_word[0] => D_word[0].IN1
D_word[1] => D_word[1].IN1
D_word[2] => D_word[2].IN1
D_word[3] => D_word[3].IN1
D_word[4] => D_word[4].IN1
D_word[5] => D_word[5].IN1
D_word[6] => D_word[6].IN1
D_word[7] => D_word[7].IN1
D_word[8] => D_word[8].IN1
D_word[9] => D_word[9].IN1
D_word[10] => D_word[10].IN1
D_word[11] => D_word[11].IN1
D_word[12] => D_word[12].IN1
D_word[13] => D_word[13].IN1
D_word[14] => D_word[14].IN1
D_word[15] => D_word[15].IN1
D_word[16] => D_word[16].IN1
D_word[17] => D_word[17].IN1
D_word[18] => D_word[18].IN1
D_word[19] => D_word[19].IN1
D_word[20] => D_word[20].IN1
D_word[21] => D_word[21].IN1
D_word[22] => D_word[22].IN1
D_word[23] => D_word[23].IN1
D_word[24] => D_word[24].IN1
D_word[25] => D_word[25].IN1
D_word[26] => D_word[26].IN1
D_word[27] => D_word[27].IN1
D_word[28] => D_word[28].IN1
D_word[29] => D_word[29].IN1
D_word[30] => D_word[30].IN1
D_word[31] => D_word[31].IN1
Q_load[0] <= mux_2to1:muxout_2to1.y
Q_load[1] <= mux_2to1:muxout_2to1.y
Q_load[2] <= mux_2to1:muxout_2to1.y
Q_load[3] <= mux_2to1:muxout_2to1.y
Q_load[4] <= mux_2to1:muxout_2to1.y
Q_load[5] <= mux_2to1:muxout_2to1.y
Q_load[6] <= mux_2to1:muxout_2to1.y
Q_load[7] <= mux_2to1:muxout_2to1.y
Q_load[8] <= mux_2to1:muxout_2to1.y
Q_load[9] <= mux_2to1:muxout_2to1.y
Q_load[10] <= mux_2to1:muxout_2to1.y
Q_load[11] <= mux_2to1:muxout_2to1.y
Q_load[12] <= mux_2to1:muxout_2to1.y
Q_load[13] <= mux_2to1:muxout_2to1.y
Q_load[14] <= mux_2to1:muxout_2to1.y
Q_load[15] <= mux_2to1:muxout_2to1.y
Q_load[16] <= mux_2to1:muxout_2to1.y
Q_load[17] <= mux_2to1:muxout_2to1.y
Q_load[18] <= mux_2to1:muxout_2to1.y
Q_load[19] <= mux_2to1:muxout_2to1.y
Q_load[20] <= mux_2to1:muxout_2to1.y
Q_load[21] <= mux_2to1:muxout_2to1.y
Q_load[22] <= mux_2to1:muxout_2to1.y
Q_load[23] <= mux_2to1:muxout_2to1.y
Q_load[24] <= mux_2to1:muxout_2to1.y
Q_load[25] <= mux_2to1:muxout_2to1.y
Q_load[26] <= mux_2to1:muxout_2to1.y
Q_load[27] <= mux_2to1:muxout_2to1.y
Q_load[28] <= mux_2to1:muxout_2to1.y
Q_load[29] <= mux_2to1:muxout_2to1.y
Q_load[30] <= mux_2to1:muxout_2to1.y
Q_load[31] <= mux_2to1:muxout_2to1.y
Q_store[0] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE
Q_store[1] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
Q_store[2] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
Q_store[3] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
Q_store[4] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
Q_store[5] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
Q_store[6] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
Q_store[7] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
Q_store[8] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
Q_store[9] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
Q_store[10] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
Q_store[11] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
Q_store[12] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
Q_store[13] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
Q_store[14] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
Q_store[15] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
Q_store[16] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
Q_store[17] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
Q_store[18] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
Q_store[19] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
Q_store[20] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
Q_store[21] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
Q_store[22] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
Q_store[23] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
Q_store[24] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
Q_store[25] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
Q_store[26] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
Q_store[27] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
Q_store[28] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
Q_store[29] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
Q_store[30] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
Q_store[31] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|decoder_2to4:byte_sel_decode
in[0] => Decoder0.IN1
in[1] => Decoder0.IN0
out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[0].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[1].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[2].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:mux_2[3].Byte_sel
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[0].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[1].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[2].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|register_nor:reg8[3].Byte_sel
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
en => Q[7]~reg0.ENA
en => Q[6]~reg0.ENA
en => Q[5]~reg0.ENA
en => Q[4]~reg0.ENA
en => Q[3]~reg0.ENA
en => Q[2]~reg0.ENA
en => Q[1]~reg0.ENA
en => Q[0]~reg0.ENA
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_4to1:muxout_4to1
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|register_byte_word:lcd_reg|mux_2to1:muxout_2to1
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|mux_2to1:mux_hex
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
sel => Decoder0.IN0
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|output_buffer:output_buf|mux_4to1:mux_io_ld
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|LSU:lsu_block|sram_IS61WV25616_controller_32b_5lr:sram_buf
i_ADDR[0] => ~NO_FANOUT~
i_ADDR[1] => addr_d.DATAA
i_ADDR[2] => addr_d.DATAA
i_ADDR[3] => addr_d.DATAA
i_ADDR[4] => addr_d.DATAA
i_ADDR[5] => addr_d.DATAA
i_ADDR[6] => addr_d.DATAA
i_ADDR[7] => addr_d.DATAA
i_ADDR[8] => addr_d.DATAA
i_ADDR[9] => addr_d.DATAA
i_ADDR[10] => addr_d.DATAA
i_ADDR[11] => addr_d.DATAA
i_ADDR[12] => addr_d.DATAA
i_ADDR[13] => addr_d.DATAA
i_ADDR[14] => addr_d.DATAA
i_ADDR[15] => addr_d.DATAA
i_ADDR[16] => addr_d.DATAA
i_ADDR[17] => addr_d.DATAA
i_WDATA[0] => wdata_d.DATAB
i_WDATA[1] => wdata_d.DATAB
i_WDATA[2] => wdata_d.DATAB
i_WDATA[3] => wdata_d.DATAB
i_WDATA[4] => wdata_d.DATAB
i_WDATA[5] => wdata_d.DATAB
i_WDATA[6] => wdata_d.DATAB
i_WDATA[7] => wdata_d.DATAB
i_WDATA[8] => wdata_d.DATAB
i_WDATA[9] => wdata_d.DATAB
i_WDATA[10] => wdata_d.DATAB
i_WDATA[11] => wdata_d.DATAB
i_WDATA[12] => wdata_d.DATAB
i_WDATA[13] => wdata_d.DATAB
i_WDATA[14] => wdata_d.DATAB
i_WDATA[15] => wdata_d.DATAB
i_WDATA[16] => wdata_d.DATAB
i_WDATA[17] => wdata_d.DATAB
i_WDATA[18] => wdata_d.DATAB
i_WDATA[19] => wdata_d.DATAB
i_WDATA[20] => wdata_d.DATAB
i_WDATA[21] => wdata_d.DATAB
i_WDATA[22] => wdata_d.DATAB
i_WDATA[23] => wdata_d.DATAB
i_WDATA[24] => wdata_d.DATAB
i_WDATA[25] => wdata_d.DATAB
i_WDATA[26] => wdata_d.DATAB
i_WDATA[27] => wdata_d.DATAB
i_WDATA[28] => wdata_d.DATAB
i_WDATA[29] => wdata_d.DATAB
i_WDATA[30] => wdata_d.DATAB
i_WDATA[31] => wdata_d.DATAB
i_BMASK[0] => bmask_d.DATAA
i_BMASK[1] => bmask_d.DATAA
i_BMASK[2] => bmask_d.DATAA
i_BMASK[3] => bmask_d.DATAA
i_WREN => always0.IN0
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => wdata_d.OUTPUTSELECT
i_WREN => sram_state_d.DATAA
i_WREN => sram_state_d.DATAA
i_RDEN => always0.IN1
o_RDATA[0] <= rdata_q[0].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[1] <= rdata_q[1].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[2] <= rdata_q[2].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[3] <= rdata_q[3].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[4] <= rdata_q[4].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[5] <= rdata_q[5].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[6] <= rdata_q[6].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[7] <= rdata_q[7].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[8] <= rdata_q[8].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[9] <= rdata_q[9].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[10] <= rdata_q[10].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[11] <= rdata_q[11].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[12] <= rdata_q[12].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[13] <= rdata_q[13].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[14] <= rdata_q[14].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[15] <= rdata_q[15].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[16] <= rdata_q[16].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[17] <= rdata_q[17].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[18] <= rdata_q[18].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[19] <= rdata_q[19].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[20] <= rdata_q[20].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[21] <= rdata_q[21].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[22] <= rdata_q[22].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[23] <= rdata_q[23].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[24] <= rdata_q[24].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[25] <= rdata_q[25].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[26] <= rdata_q[26].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[27] <= rdata_q[27].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[28] <= rdata_q[28].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[29] <= rdata_q[29].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[30] <= rdata_q[30].DB_MAX_OUTPUT_PORT_TYPE
o_RDATA[31] <= rdata_q[31].DB_MAX_OUTPUT_PORT_TYPE
o_ACK <= o_ACK.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= addr_q[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= addr_q[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= addr_q[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= addr_q[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= addr_q[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= addr_q[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= addr_q[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= addr_q[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= addr_q[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= addr_q[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= addr_q[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= addr_q[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= addr_q[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= addr_q[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= addr_q[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= addr_q[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= addr_q[16].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= addr_q[17].DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_CE_N <= SRAM_CE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= <GND>
i_clk => bmask_q[0].CLK
i_clk => bmask_q[1].CLK
i_clk => bmask_q[2].CLK
i_clk => bmask_q[3].CLK
i_clk => rdata_q[0].CLK
i_clk => rdata_q[1].CLK
i_clk => rdata_q[2].CLK
i_clk => rdata_q[3].CLK
i_clk => rdata_q[4].CLK
i_clk => rdata_q[5].CLK
i_clk => rdata_q[6].CLK
i_clk => rdata_q[7].CLK
i_clk => rdata_q[8].CLK
i_clk => rdata_q[9].CLK
i_clk => rdata_q[10].CLK
i_clk => rdata_q[11].CLK
i_clk => rdata_q[12].CLK
i_clk => rdata_q[13].CLK
i_clk => rdata_q[14].CLK
i_clk => rdata_q[15].CLK
i_clk => rdata_q[16].CLK
i_clk => rdata_q[17].CLK
i_clk => rdata_q[18].CLK
i_clk => rdata_q[19].CLK
i_clk => rdata_q[20].CLK
i_clk => rdata_q[21].CLK
i_clk => rdata_q[22].CLK
i_clk => rdata_q[23].CLK
i_clk => rdata_q[24].CLK
i_clk => rdata_q[25].CLK
i_clk => rdata_q[26].CLK
i_clk => rdata_q[27].CLK
i_clk => rdata_q[28].CLK
i_clk => rdata_q[29].CLK
i_clk => rdata_q[30].CLK
i_clk => rdata_q[31].CLK
i_clk => wdata_q[0].CLK
i_clk => wdata_q[1].CLK
i_clk => wdata_q[2].CLK
i_clk => wdata_q[3].CLK
i_clk => wdata_q[4].CLK
i_clk => wdata_q[5].CLK
i_clk => wdata_q[6].CLK
i_clk => wdata_q[7].CLK
i_clk => wdata_q[8].CLK
i_clk => wdata_q[9].CLK
i_clk => wdata_q[10].CLK
i_clk => wdata_q[11].CLK
i_clk => wdata_q[12].CLK
i_clk => wdata_q[13].CLK
i_clk => wdata_q[14].CLK
i_clk => wdata_q[15].CLK
i_clk => wdata_q[16].CLK
i_clk => wdata_q[17].CLK
i_clk => wdata_q[18].CLK
i_clk => wdata_q[19].CLK
i_clk => wdata_q[20].CLK
i_clk => wdata_q[21].CLK
i_clk => wdata_q[22].CLK
i_clk => wdata_q[23].CLK
i_clk => wdata_q[24].CLK
i_clk => wdata_q[25].CLK
i_clk => wdata_q[26].CLK
i_clk => wdata_q[27].CLK
i_clk => wdata_q[28].CLK
i_clk => wdata_q[29].CLK
i_clk => wdata_q[30].CLK
i_clk => wdata_q[31].CLK
i_clk => addr_q[0].CLK
i_clk => addr_q[1].CLK
i_clk => addr_q[2].CLK
i_clk => addr_q[3].CLK
i_clk => addr_q[4].CLK
i_clk => addr_q[5].CLK
i_clk => addr_q[6].CLK
i_clk => addr_q[7].CLK
i_clk => addr_q[8].CLK
i_clk => addr_q[9].CLK
i_clk => addr_q[10].CLK
i_clk => addr_q[11].CLK
i_clk => addr_q[12].CLK
i_clk => addr_q[13].CLK
i_clk => addr_q[14].CLK
i_clk => addr_q[15].CLK
i_clk => addr_q[16].CLK
i_clk => addr_q[17].CLK
i_clk => sram_state_q~1.DATAIN
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => addr_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => wdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => rdata_q.OUTPUTSELECT
i_reset => bmask_q.OUTPUTSELECT
i_reset => bmask_q.OUTPUTSELECT
i_reset => bmask_q.OUTPUTSELECT
i_reset => bmask_q.OUTPUTSELECT
i_reset => sram_state_q.OUTPUTSELECT
i_reset => sram_state_q.OUTPUTSELECT
i_reset => sram_state_q.OUTPUTSELECT
i_reset => sram_state_q.OUTPUTSELECT
i_reset => sram_state_q.OUTPUTSELECT
i_reset => sram_state_q.OUTPUTSELECT
i_reset => sram_state_q.OUTPUTSELECT
i_reset => sram_state_q.OUTPUTSELECT


|wrapper|singlecycle:dut|LSU:lsu_block|out_mux:mux_out_data
ip[0] => ip[0].IN2
ip[1] => ip[1].IN2
ip[2] => ip[2].IN2
ip[3] => ip[3].IN2
ip[4] => ip[4].IN2
ip[5] => ip[5].IN2
ip[6] => ip[6].IN2
ip[7] => ip[7].IN2
ip[8] => ip[8].IN2
ip[9] => ip[9].IN2
ip[10] => ip[10].IN2
ip[11] => ip[11].IN2
ip[12] => ip[12].IN2
ip[13] => ip[13].IN2
ip[14] => ip[14].IN2
ip[15] => ip[15].IN2
ip[16] => ip[16].IN2
ip[17] => ip[17].IN2
ip[18] => ip[18].IN2
ip[19] => ip[19].IN2
ip[20] => ip[20].IN2
ip[21] => ip[21].IN2
ip[22] => ip[22].IN2
ip[23] => ip[23].IN2
ip[24] => ip[24].IN2
ip[25] => ip[25].IN2
ip[26] => ip[26].IN2
ip[27] => ip[27].IN2
ip[28] => ip[28].IN2
ip[29] => ip[29].IN2
ip[30] => ip[30].IN2
ip[31] => ip[31].IN2
op[0] => op[0].IN1
op[1] => op[1].IN1
op[2] => op[2].IN1
op[3] => op[3].IN1
op[4] => op[4].IN1
op[5] => op[5].IN1
op[6] => op[6].IN1
op[7] => op[7].IN1
op[8] => op[8].IN1
op[9] => op[9].IN1
op[10] => op[10].IN1
op[11] => op[11].IN1
op[12] => op[12].IN1
op[13] => op[13].IN1
op[14] => op[14].IN1
op[15] => op[15].IN1
op[16] => op[16].IN1
op[17] => op[17].IN1
op[18] => op[18].IN1
op[19] => op[19].IN1
op[20] => op[20].IN1
op[21] => op[21].IN1
op[22] => op[22].IN1
op[23] => op[23].IN1
op[24] => op[24].IN1
op[25] => op[25].IN1
op[26] => op[26].IN1
op[27] => op[27].IN1
op[28] => op[28].IN1
op[29] => op[29].IN1
op[30] => op[30].IN1
op[31] => op[31].IN1
sram[0] => sram[0].IN1
sram[1] => sram[1].IN1
sram[2] => sram[2].IN1
sram[3] => sram[3].IN1
sram[4] => sram[4].IN1
sram[5] => sram[5].IN1
sram[6] => sram[6].IN1
sram[7] => sram[7].IN1
sram[8] => sram[8].IN1
sram[9] => sram[9].IN1
sram[10] => sram[10].IN1
sram[11] => sram[11].IN1
sram[12] => sram[12].IN1
sram[13] => sram[13].IN1
sram[14] => sram[14].IN1
sram[15] => sram[15].IN1
sram[16] => sram[16].IN1
sram[17] => sram[17].IN1
sram[18] => sram[18].IN1
sram[19] => sram[19].IN1
sram[20] => sram[20].IN1
sram[21] => sram[21].IN1
sram[22] => sram[22].IN1
sram[23] => sram[23].IN1
sram[24] => sram[24].IN1
sram[25] => sram[25].IN1
sram[26] => sram[26].IN1
sram[27] => sram[27].IN1
sram[28] => sram[28].IN1
sram[29] => sram[29].IN1
sram[30] => sram[30].IN1
sram[31] => sram[31].IN1
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ip_en.IN1
addr[6] => op_en.IN1
addr[7] => ip_en.IN1
addr[7] => op_en.IN1
addr[8] => ip_en.IN1
addr[8] => op_en.IN1
addr[9] => ip_en.IN0
addr[9] => op_en.IN1
addr[10] => ip_en.IN1
addr[10] => op_en.IN0
addr[11] => ip_en.IN1
addr[11] => op_en.IN1
addr[12] => ip_en.IN1
addr[12] => op_en.IN1
addr[13] => ip_en.IN0
addr[13] => op_en.IN0
addr[13] => sram_en.IN1
addr[14] => ip_en.IN1
addr[14] => op_en.IN1
addr[14] => sram_en.IN0
addr[15] => ip_en.IN1
addr[15] => op_en.IN1
addr[15] => sram_en.IN1
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
o_ld_data[0] <= mux_4to1:mux_.y
o_ld_data[1] <= mux_4to1:mux_.y
o_ld_data[2] <= mux_4to1:mux_.y
o_ld_data[3] <= mux_4to1:mux_.y
o_ld_data[4] <= mux_4to1:mux_.y
o_ld_data[5] <= mux_4to1:mux_.y
o_ld_data[6] <= mux_4to1:mux_.y
o_ld_data[7] <= mux_4to1:mux_.y
o_ld_data[8] <= mux_4to1:mux_.y
o_ld_data[9] <= mux_4to1:mux_.y
o_ld_data[10] <= mux_4to1:mux_.y
o_ld_data[11] <= mux_4to1:mux_.y
o_ld_data[12] <= mux_4to1:mux_.y
o_ld_data[13] <= mux_4to1:mux_.y
o_ld_data[14] <= mux_4to1:mux_.y
o_ld_data[15] <= mux_4to1:mux_.y
o_ld_data[16] <= mux_4to1:mux_.y
o_ld_data[17] <= mux_4to1:mux_.y
o_ld_data[18] <= mux_4to1:mux_.y
o_ld_data[19] <= mux_4to1:mux_.y
o_ld_data[20] <= mux_4to1:mux_.y
o_ld_data[21] <= mux_4to1:mux_.y
o_ld_data[22] <= mux_4to1:mux_.y
o_ld_data[23] <= mux_4to1:mux_.y
o_ld_data[24] <= mux_4to1:mux_.y
o_ld_data[25] <= mux_4to1:mux_.y
o_ld_data[26] <= mux_4to1:mux_.y
o_ld_data[27] <= mux_4to1:mux_.y
o_ld_data[28] <= mux_4to1:mux_.y
o_ld_data[29] <= mux_4to1:mux_.y
o_ld_data[30] <= mux_4to1:mux_.y
o_ld_data[31] <= mux_4to1:mux_.y


|wrapper|singlecycle:dut|LSU:lsu_block|out_mux:mux_out_data|mux_4to1:mux_
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|wrapper|singlecycle:dut|mux_4to1:wb_block
d0[0] => Mux31.IN0
d0[1] => Mux30.IN0
d0[2] => Mux29.IN0
d0[3] => Mux28.IN0
d0[4] => Mux27.IN0
d0[5] => Mux26.IN0
d0[6] => Mux25.IN0
d0[7] => Mux24.IN0
d0[8] => Mux23.IN0
d0[9] => Mux22.IN0
d0[10] => Mux21.IN0
d0[11] => Mux20.IN0
d0[12] => Mux19.IN0
d0[13] => Mux18.IN0
d0[14] => Mux17.IN0
d0[15] => Mux16.IN0
d0[16] => Mux15.IN0
d0[17] => Mux14.IN0
d0[18] => Mux13.IN0
d0[19] => Mux12.IN0
d0[20] => Mux11.IN0
d0[21] => Mux10.IN0
d0[22] => Mux9.IN0
d0[23] => Mux8.IN0
d0[24] => Mux7.IN0
d0[25] => Mux6.IN0
d0[26] => Mux5.IN0
d0[27] => Mux4.IN0
d0[28] => Mux3.IN0
d0[29] => Mux2.IN0
d0[30] => Mux1.IN0
d0[31] => Mux0.IN0
d1[0] => Mux31.IN1
d1[1] => Mux30.IN1
d1[2] => Mux29.IN1
d1[3] => Mux28.IN1
d1[4] => Mux27.IN1
d1[5] => Mux26.IN1
d1[6] => Mux25.IN1
d1[7] => Mux24.IN1
d1[8] => Mux23.IN1
d1[9] => Mux22.IN1
d1[10] => Mux21.IN1
d1[11] => Mux20.IN1
d1[12] => Mux19.IN1
d1[13] => Mux18.IN1
d1[14] => Mux17.IN1
d1[15] => Mux16.IN1
d1[16] => Mux15.IN1
d1[17] => Mux14.IN1
d1[18] => Mux13.IN1
d1[19] => Mux12.IN1
d1[20] => Mux11.IN1
d1[21] => Mux10.IN1
d1[22] => Mux9.IN1
d1[23] => Mux8.IN1
d1[24] => Mux7.IN1
d1[25] => Mux6.IN1
d1[26] => Mux5.IN1
d1[27] => Mux4.IN1
d1[28] => Mux3.IN1
d1[29] => Mux2.IN1
d1[30] => Mux1.IN1
d1[31] => Mux0.IN1
d2[0] => Mux31.IN2
d2[1] => Mux30.IN2
d2[2] => Mux29.IN2
d2[3] => Mux28.IN2
d2[4] => Mux27.IN2
d2[5] => Mux26.IN2
d2[6] => Mux25.IN2
d2[7] => Mux24.IN2
d2[8] => Mux23.IN2
d2[9] => Mux22.IN2
d2[10] => Mux21.IN2
d2[11] => Mux20.IN2
d2[12] => Mux19.IN2
d2[13] => Mux18.IN2
d2[14] => Mux17.IN2
d2[15] => Mux16.IN2
d2[16] => Mux15.IN2
d2[17] => Mux14.IN2
d2[18] => Mux13.IN2
d2[19] => Mux12.IN2
d2[20] => Mux11.IN2
d2[21] => Mux10.IN2
d2[22] => Mux9.IN2
d2[23] => Mux8.IN2
d2[24] => Mux7.IN2
d2[25] => Mux6.IN2
d2[26] => Mux5.IN2
d2[27] => Mux4.IN2
d2[28] => Mux3.IN2
d2[29] => Mux2.IN2
d2[30] => Mux1.IN2
d2[31] => Mux0.IN2
d3[0] => Mux31.IN3
d3[1] => Mux30.IN3
d3[2] => Mux29.IN3
d3[3] => Mux28.IN3
d3[4] => Mux27.IN3
d3[5] => Mux26.IN3
d3[6] => Mux25.IN3
d3[7] => Mux24.IN3
d3[8] => Mux23.IN3
d3[9] => Mux22.IN3
d3[10] => Mux21.IN3
d3[11] => Mux20.IN3
d3[12] => Mux19.IN3
d3[13] => Mux18.IN3
d3[14] => Mux17.IN3
d3[15] => Mux16.IN3
d3[16] => Mux15.IN3
d3[17] => Mux14.IN3
d3[18] => Mux13.IN3
d3[19] => Mux12.IN3
d3[20] => Mux11.IN3
d3[21] => Mux10.IN3
d3[22] => Mux9.IN3
d3[23] => Mux8.IN3
d3[24] => Mux7.IN3
d3[25] => Mux6.IN3
d3[26] => Mux5.IN3
d3[27] => Mux4.IN3
d3[28] => Mux3.IN3
d3[29] => Mux2.IN3
d3[30] => Mux1.IN3
d3[31] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[0] => Mux16.IN5
sel[0] => Mux17.IN5
sel[0] => Mux18.IN5
sel[0] => Mux19.IN5
sel[0] => Mux20.IN5
sel[0] => Mux21.IN5
sel[0] => Mux22.IN5
sel[0] => Mux23.IN5
sel[0] => Mux24.IN5
sel[0] => Mux25.IN5
sel[0] => Mux26.IN5
sel[0] => Mux27.IN5
sel[0] => Mux28.IN5
sel[0] => Mux29.IN5
sel[0] => Mux30.IN5
sel[0] => Mux31.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
sel[1] => Mux16.IN4
sel[1] => Mux17.IN4
sel[1] => Mux18.IN4
sel[1] => Mux19.IN4
sel[1] => Mux20.IN4
sel[1] => Mux21.IN4
sel[1] => Mux22.IN4
sel[1] => Mux23.IN4
sel[1] => Mux24.IN4
sel[1] => Mux25.IN4
sel[1] => Mux26.IN4
sel[1] => Mux27.IN4
sel[1] => Mux28.IN4
sel[1] => Mux29.IN4
sel[1] => Mux30.IN4
sel[1] => Mux31.IN4
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


