0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/Justin/Lab5_Part1/Lab5_Part1.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/Justin/Lab5_Part1/Lab5_Part1.srcs/sim_1/new/tb_RCA_4bits.v,1510079971,verilog,,,,tb_RCA_4bits,,,,,,,,
C:/Users/Justin/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/RCA_4bits.v,1510080333,verilog,,,,RCA_4bits,,,,,,,,
C:/Users/Justin/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/full_adder.v,1510359028,verilog,,,,full_adder,,,,,,,,
C:/Users/Justin/Lab5_Part1/Lab5_Part1.srcs/sources_1/new/register_logic.v,1510004660,verilog,,,,register_logic,,,,,,,,
