module testbench();

timeunit 10ns;	// Half clock cycle at 50 MHz
			// This is the amount of time represented by #1 
timeprecision 1ns;
logic clk, rst;

// Toggle the clock
always begin : CLOCK_GENERATION
#1 clk = ~clk;
end


endmodule 