
---------- Begin Simulation Statistics ----------
final_tick                                36606919000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729072                       # Number of bytes of host memory used
host_op_rate                                   221977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   458.72                       # Real time elapsed on the host
host_tick_rate                               79802027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     101825782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036607                       # Number of seconds simulated
sim_ticks                                 36606919000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.996089                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                13859550                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             13860092                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1414659                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22500974                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                112                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              198                       # Number of indirect misses.
system.cpu.branchPred.lookups                28770348                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1205591                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  42675759                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 43453944                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1414407                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   17149435                       # Number of branches committed
system.cpu.commit.bw_lim_events               5544648                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        41067952                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100045641                       # Number of instructions committed
system.cpu.commit.committedOps              101871420                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     67219490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.515504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.490390                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     37430985     55.68%     55.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11802671     17.56%     73.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4621736      6.88%     80.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2362271      3.51%     83.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1645740      2.45%     86.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1123793      1.67%     87.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1634167      2.43%     90.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1053479      1.57%     91.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5544648      8.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     67219490                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               590401                       # Number of function calls committed.
system.cpu.commit.int_insts                  88952480                       # Number of committed integer instructions.
system.cpu.commit.loads                      26925371                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         64674654     63.49%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             133      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        26925371     26.43%     89.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10271125     10.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         101871420                       # Class of committed instruction
system.cpu.commit.refs                       37196496                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     101825782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.732138                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.732138                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              25166740                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   261                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             13348603                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              155473624                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 18137137                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  25217878                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1420528                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   859                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               3221649                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    28770348                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  21987763                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      49047951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                550834                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      159339215                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 2841560                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.392963                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           22695165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           15065253                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.176354                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           73163932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.209129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.080656                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 40442449     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5434943      7.43%     62.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3477575      4.75%     67.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3743491      5.12%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3221201      4.40%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1784252      2.44%     79.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1283048      1.75%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1712108      2.34%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12064865     16.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             73163932                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           49907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1899482                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 21484959                       # Number of branches executed
system.cpu.iew.exec_nop                         64106                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.831154                       # Inst execution rate
system.cpu.iew.exec_refs                     50296925                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11379429                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8551094                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36788871                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            192882                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             12631021                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           142953141                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38917496                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2563436                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             134065834                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 102322                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                809065                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1420528                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                975244                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        539396                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3553777                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        19413                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         5187                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1567313                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      9863498                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      2359894                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           5187                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1049123                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         850359                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 125754286                       # num instructions consuming a value
system.cpu.iew.wb_count                     126189012                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.614383                       # average fanout of values written-back
system.cpu.iew.wb_producers                  77261283                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.723568                       # insts written-back per cycle
system.cpu.iew.wb_sent                      126883648                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                182588478                       # number of integer regfile reads
system.cpu.int_regfile_writes                96309967                       # number of integer regfile writes
system.cpu.ipc                               1.365862                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.365862                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              85212247     62.37%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  158      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             39816198     29.14%     91.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11600514      8.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              136629273                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1672673                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012242                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  313277     18.73%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1316746     78.72%     97.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 42645      2.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              138301651                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          348178943                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    126188761                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         183956853                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  142888956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 136629273                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        41063237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             84380                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     30384189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      73163932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.867440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.034282                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27967002     38.23%     38.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10664058     14.58%     52.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10704331     14.63%     67.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7803870     10.67%     78.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7119599      9.73%     87.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3920287      5.36%     93.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2727978      3.73%     96.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1357212      1.86%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              899595      1.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        73163932                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.866167                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    285                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                585                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          251                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               478                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           7104184                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4360595                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36788871                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12631021                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                92386066                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                         73213839                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                11113428                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             110692464                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2890651                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 19794280                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2834215                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 53914                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             260175815                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              151096627                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           168411520                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  26553306                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                8422326                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1420528                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              14272707                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 57719022                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        205818400                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9683                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                202                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12927817                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             79                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              486                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    204591867                       # The number of ROB reads
system.cpu.rob.rob_writes                   291834604                       # The number of ROB writes
system.cpu.timesIdled                             456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      333                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        98625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230272                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1283471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          326                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2568220                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            326                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              44178                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        84972                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13653                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87462                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44178                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       361912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 361912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13863168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13863168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              131647                       # Request fanout histogram
system.membus.reqLayer0.occupancy           599264000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          708532250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            877210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       845792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          380                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          536250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           407531                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          407531                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           634                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       876576                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3851321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3852969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    130875328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              130940224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           98951                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5438208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1383700                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015371                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1383373     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    327      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1383700                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2045310000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1926164500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            952996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1153049                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1153101                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data             1153049                       # number of overall hits
system.l2.overall_hits::total                 1153101                       # number of overall hits
system.l2.demand_misses::.cpu.inst                582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             131058                       # number of demand (read+write) misses
system.l2.demand_misses::total                 131640                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               582                       # number of overall misses
system.l2.overall_misses::.cpu.data            131058                       # number of overall misses
system.l2.overall_misses::total                131640                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11848570500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11896061500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47491000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11848570500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11896061500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1284107                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1284741                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1284107                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1284741                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.102062                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102464                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.102062                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102464                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81599.656357                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90407.075493                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90368.136585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81599.656357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90407.075493                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90368.136585                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               84972                       # number of writebacks
system.l2.writebacks::total                     84972                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        131058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            131640                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       131058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           131640                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41671000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10537990500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10579661500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41671000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10537990500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10579661500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.102062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102464                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.102062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102464                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71599.656357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80407.075493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80368.136585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71599.656357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80407.075493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80368.136585                       # average overall mshr miss latency
system.l2.replacements                          98951                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       760820                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           760820                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       760820                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       760820                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          380                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              380                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          380                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          380                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            320069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                320069                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           87462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87462                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8055755500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8055755500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        407531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            407531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.214614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92105.777366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92105.777366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        87462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7181135500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7181135500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.214614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214614                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82105.777366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82105.777366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81599.656357                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81599.656357                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41671000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41671000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71599.656357                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71599.656357                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        832980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            832980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        43596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3792815000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3792815000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       876576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        876576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.049734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86999.151298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86999.151298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        43596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        43596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3356855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3356855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.049734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76999.151298                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76999.151298                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29036.124548                       # Cycle average of tags in use
system.l2.tags.total_refs                     2568212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131720                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.497510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.090724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       103.885401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28921.148423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.882603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.886112                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8632                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22501                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20677472                       # Number of tag accesses
system.l2.tags.data_accesses                 20677472                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          37248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8387712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8424960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5438208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5438208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          131058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        84972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1017513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         229129144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             230146656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1017513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1017513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      148556834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148556834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      148556834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1017513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        229129144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            378703490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     84972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    130969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001402447750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5036                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5036                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              340752                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              80074                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131640                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84972                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     89                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5301                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2684437750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  657755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5151019000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20406.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39156.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    69883                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31836                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131640                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   88398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.715361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.631284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.628689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85530     74.51%     74.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18564     16.17%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3918      3.41%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1668      1.45%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1762      1.54%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          651      0.57%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          708      0.62%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          295      0.26%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1688      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114784                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.120731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.586590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.646186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4909     97.48%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           28      0.56%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           93      1.85%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5036                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.868944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.826473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.225961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3155     62.65%     62.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              153      3.04%     65.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1153     22.90%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              418      8.30%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              127      2.52%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.54%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5036                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8419264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5436928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8424960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5438208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       229.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       148.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    230.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    148.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36548078500                       # Total gap between requests
system.mem_ctrls.avgGap                     168726.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8382016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5436928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1017512.563676828402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 228973544.591392666101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 148521868.229336649179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       131058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        84972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17702750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5133316250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 868330998500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30417.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39168.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10219025.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            408743580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            217252365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           467891340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          219333960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2889422640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8413998570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6971584800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19588227255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.096309                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18035921500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1222260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17348737500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            410814180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            218352915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           471382800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          224115480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2889422640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8432755560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6955789440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19602633015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.489835                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17994361250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1222260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17390297750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     21986894                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21986894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21986894                       # number of overall hits
system.cpu.icache.overall_hits::total        21986894                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          869                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            869                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          869                       # number of overall misses
system.cpu.icache.overall_misses::total           869                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62906999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62906999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62906999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62906999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21987763                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21987763                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21987763                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21987763                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72390.102417                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72390.102417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72390.102417                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72390.102417                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          455                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          380                       # number of writebacks
system.cpu.icache.writebacks::total               380                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          235                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          235                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          235                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          235                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          634                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          634                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          634                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          634                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49011999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49011999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49011999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49011999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77305.992114                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77305.992114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77305.992114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77305.992114                       # average overall mshr miss latency
system.cpu.icache.replacements                    380                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21986894                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21986894                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          869                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           869                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62906999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62906999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21987763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21987763                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72390.102417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72390.102417                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          235                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          235                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          634                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49011999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49011999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77305.992114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77305.992114                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.492382                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21987528                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               634                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34680.643533                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.492382                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990205                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990205                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          43976160                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         43976160                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     37649175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37649175                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37649294                       # number of overall hits
system.cpu.dcache.overall_hits::total        37649294                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2342744                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2342744                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2342747                       # number of overall misses
system.cpu.dcache.overall_misses::total       2342747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  66264493607                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  66264493607                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  66264493607                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  66264493607                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     39991919                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39991919                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39992041                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39992041                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058580                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058580                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058580                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058580                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28284.991278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28284.991278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28284.955058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28284.955058                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5060544                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6647                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            566913                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              92                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.926491                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    72.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       760820                       # number of writebacks
system.cpu.dcache.writebacks::total            760820                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1058632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1058632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1058632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1058632                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1284112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1284112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1284115                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1284115                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26461380114                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26461380114                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26461702114                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26461702114                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032109                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20606.754017                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20606.754017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20606.956631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20606.956631                       # average overall mshr miss latency
system.cpu.dcache.replacements                1283091                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28224342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28224342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1496488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1496488                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  30510925500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30510925500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29720830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29720830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.050351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20388.352930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20388.352930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       619915                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       619915                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       876573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       876573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14121069500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14121069500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029494                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16109.405035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16109.405035                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9424833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9424833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       846249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       846249                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  35753345609                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35753345609                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10271082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10271082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.082391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42249.202787                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42249.202787                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       438717                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       438717                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       407532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       407532                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12340095116                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12340095116                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30280.064181                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30280.064181                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.970894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38933489                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1284115                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.319316                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.970894                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997042                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          714                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          81268361                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         81268361                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36606919000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  36606919000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
