###################################################################################
##                                            __ _      _     _                  ##
##                                           / _(_)    | |   | |                 ##
##                __ _ _   _  ___  ___ _ __ | |_ _  ___| | __| |                 ##
##               / _` | | | |/ _ \/ _ \ '_ \|  _| |/ _ \ |/ _` |                 ##
##              | (_| | |_| |  __/  __/ | | | | | |  __/ | (_| |                 ##
##               \__, |\__,_|\___|\___|_| |_|_| |_|\___|_|\__,_|                 ##
##                  | |                                                          ##
##                  |_|                                                          ##
##                                                                               ##
##                                                                               ##
##              QueenField                                                       ##
##              Multi-Processor System on Chip                                   ##
##                                                                               ##
###################################################################################

###################################################################################
##                                                                               ##
## Copyright (c) 2022-2025 by the author(s)                                      ##
##                                                                               ##
## Permission is hereby granted, free of charge, to any person obtaining a copy  ##
## of this software and associated documentation files (the "Software"), to deal ##
## in the Software without restriction, including without limitation the rights  ##
## to use, copy, modify, merge, publish, distribute, sublicense, and/or sell     ##
## copies of the Software, and to permit persons to whom the Software is         ##
## furnished to do so, subject to the following conditions:                      ##
##                                                                               ##
## The above copyright notice and this permission notice shall be included in    ##
## all copies or substantial portions of the Software.                           ##
##                                                                               ##
## THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR    ##
## IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,      ##
## FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE   ##
## AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER        ##
## LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, ##
## OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN     ##
## THE SOFTWARE.                                                                 ##
##                                                                               ##
## ============================================================================= ##
## Author(s):                                                                    ##
##   Paco Reina Campo <pacoreinacampo@queenfield.tech>                           ##
##                                                                               ##
###################################################################################

verilog2vhdl code/classes/philosophers/ntm_philosophers.sv
verilog2vhdl code/classes/soldiers/ntm_soldiers.sv
verilog2vhdl code/classes/workers/ntm_workers.sv
verilog2vhdl code/computing/traditional_advanced_computer_architecture/traditional_multi_processor_system_on_chip/traditional_multi_processor_system_on_chip.sv
verilog2vhdl code/computing/traditional_advanced_computer_architecture/traditional_processing_unit/traditional_mimd.sv
verilog2vhdl code/computing/traditional_advanced_computer_architecture/traditional_processing_unit/traditional_misd.sv
verilog2vhdl code/computing/traditional_advanced_computer_architecture/traditional_processing_unit/traditional_simd.sv
verilog2vhdl code/computing/traditional_advanced_computer_architecture/traditional_processing_unit/traditional_sisd.sv
verilog2vhdl code/computing/traditional_advanced_computer_architecture/traditional_system_on_chip/traditional_bus_on_chip.sv
verilog2vhdl code/computing/traditional_advanced_computer_architecture/traditional_system_on_chip/traditional_network_on_chip.sv
verilog2vhdl code/computing/traditional_computer_architecture/traditional_harvard_architecture/traditional_pu_riscv.sv
verilog2vhdl code/computing/traditional_computer_architecture/traditional_harvard_architecture/traditional_pu_or1k.sv
verilog2vhdl code/computing/traditional_computer_architecture/traditional_von_neumann_architecture/traditional_pu_riscv.sv
verilog2vhdl code/computing/traditional_computer_architecture/traditional_von_neumann_architecture/traditional_pu_msp430.sv
verilog2vhdl code/computing/traditional_information/traditional_bit/traditional_bit.sv
verilog2vhdl code/computing/traditional_information/traditional_combinational_logic/traditional_arithmetic_circuits.sv
verilog2vhdl code/computing/traditional_information/traditional_combinational_logic/traditional_logic_circuits.sv
verilog2vhdl code/computing/traditional_information/traditional_finite_state_machine/traditional_finite_state_machine.sv
verilog2vhdl code/computing/traditional_information/traditional_logic_gate/traditional_and_gate.sv
verilog2vhdl code/computing/traditional_information/traditional_logic_gate/traditional_nand_gate.sv
verilog2vhdl code/computing/traditional_information/traditional_logic_gate/traditional_nor_gate.sv
verilog2vhdl code/computing/traditional_information/traditional_logic_gate/traditional_not_gate.sv
verilog2vhdl code/computing/traditional_information/traditional_logic_gate/traditional_or_gate.sv
verilog2vhdl code/computing/traditional_information/traditional_logic_gate/traditional_xnor_gate.sv
verilog2vhdl code/computing/traditional_information/traditional_logic_gate/traditional_xor_gate.sv
verilog2vhdl code/computing/traditional_information/traditional_logic_gate/traditional_yes_gate.sv
verilog2vhdl code/computing/traditional_information/traditional_pushdown_automaton/traditional_pushdown_automaton.sv
verilog2vhdl code/computing/traditional_neural_network/traditional_feedforward_neural_network/traditional_feedforward_neural_network.sv
verilog2vhdl code/computing/traditional_neural_network/traditional_long_short_term_memory_neural_network/traditional_long_short_term_memory_neural_network.sv
verilog2vhdl code/computing/traditional_neural_network/traditional_transformer_neural_network/traditional_transformer_neural_network.sv
verilog2vhdl code/computing/traditional_turing_machine/traditional_differentiable_neural_computer/traditional_feedforward_differentiable_neural_computer.sv
verilog2vhdl code/computing/traditional_turing_machine/traditional_differentiable_neural_computer/traditional_lstm_differentiable_neural_computer.sv
verilog2vhdl code/computing/traditional_turing_machine/traditional_differentiable_neural_computer/traditional_transformer_differentiable_neural_computer.sv
verilog2vhdl code/computing/traditional_turing_machine/traditional_neural_turing_machine/traditional_feedforward_neural_turing_machine.sv
verilog2vhdl code/computing/traditional_turing_machine/traditional_neural_turing_machine/traditional_lstm_neural_turing_machine.sv
verilog2vhdl code/computing/traditional_turing_machine/traditional_neural_turing_machine/traditional_transformer_neural_turing_machine.sv
verilog2vhdl code/pkg/classes/ntm_philosophers_pkg.sv
verilog2vhdl code/pkg/classes/ntm_soldiers_pkg.sv
verilog2vhdl code/pkg/classes/ntm_workers_pkg.sv
verilog2vhdl code/pkg/computing/traditional_state_pkg.sv
