Loading plugins phase: Elapsed time ==> 0s.406ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\diego\source\repos\teste_controlador.cydsn\teste_controlador.cyprj -d CY8C5888LTI-LP097 -s C:\Users\diego\source\repos\teste_controlador.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 12s.846ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  teste_controlador.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\source\repos\teste_controlador.cydsn\teste_controlador.cyprj -dcpsoc3 teste_controlador.v -verilog
======================================================================

======================================================================
Compiling:  teste_controlador.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\source\repos\teste_controlador.cydsn\teste_controlador.cyprj -dcpsoc3 teste_controlador.v -verilog
======================================================================

======================================================================
Compiling:  teste_controlador.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\source\repos\teste_controlador.cydsn\teste_controlador.cyprj -dcpsoc3 -verilog teste_controlador.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 03 15:06:27 2020


======================================================================
Compiling:  teste_controlador.v
Program  :   vpp
Options  :    -yv2 -q10 teste_controlador.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 03 15:06:27 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'teste_controlador.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  teste_controlador.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\source\repos\teste_controlador.cydsn\teste_controlador.cyprj -dcpsoc3 -verilog teste_controlador.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 03 15:06:27 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\diego\source\repos\teste_controlador.cydsn\codegentemp\teste_controlador.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\diego\source\repos\teste_controlador.cydsn\codegentemp\teste_controlador.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  teste_controlador.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\source\repos\teste_controlador.cydsn\teste_controlador.cyprj -dcpsoc3 -verilog teste_controlador.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 03 15:06:29 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\diego\source\repos\teste_controlador.cydsn\codegentemp\teste_controlador.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\diego\source\repos\teste_controlador.cydsn\codegentemp\teste_controlador.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BlocoPWM2:PWMUDB:km_run\
	\BlocoPWM2:PWMUDB:ctrl_cmpmode2_2\
	\BlocoPWM2:PWMUDB:ctrl_cmpmode2_1\
	\BlocoPWM2:PWMUDB:ctrl_cmpmode2_0\
	\BlocoPWM2:PWMUDB:ctrl_cmpmode1_2\
	\BlocoPWM2:PWMUDB:ctrl_cmpmode1_1\
	\BlocoPWM2:PWMUDB:ctrl_cmpmode1_0\
	\BlocoPWM2:PWMUDB:capt_rising\
	\BlocoPWM2:PWMUDB:capt_falling\
	\BlocoPWM2:PWMUDB:trig_rise\
	\BlocoPWM2:PWMUDB:trig_fall\
	\BlocoPWM2:PWMUDB:sc_kill\
	\BlocoPWM2:PWMUDB:min_kill\
	\BlocoPWM2:PWMUDB:km_tc\
	\BlocoPWM2:PWMUDB:db_tc\
	\BlocoPWM2:PWMUDB:dith_sel\
	\BlocoPWM2:PWMUDB:compare2\
	\BlocoPWM2:Net_101\
	Net_2015
	Net_2016
	\BlocoPWM2:PWMUDB:MODULE_1:b_31\
	\BlocoPWM2:PWMUDB:MODULE_1:b_30\
	\BlocoPWM2:PWMUDB:MODULE_1:b_29\
	\BlocoPWM2:PWMUDB:MODULE_1:b_28\
	\BlocoPWM2:PWMUDB:MODULE_1:b_27\
	\BlocoPWM2:PWMUDB:MODULE_1:b_26\
	\BlocoPWM2:PWMUDB:MODULE_1:b_25\
	\BlocoPWM2:PWMUDB:MODULE_1:b_24\
	\BlocoPWM2:PWMUDB:MODULE_1:b_23\
	\BlocoPWM2:PWMUDB:MODULE_1:b_22\
	\BlocoPWM2:PWMUDB:MODULE_1:b_21\
	\BlocoPWM2:PWMUDB:MODULE_1:b_20\
	\BlocoPWM2:PWMUDB:MODULE_1:b_19\
	\BlocoPWM2:PWMUDB:MODULE_1:b_18\
	\BlocoPWM2:PWMUDB:MODULE_1:b_17\
	\BlocoPWM2:PWMUDB:MODULE_1:b_16\
	\BlocoPWM2:PWMUDB:MODULE_1:b_15\
	\BlocoPWM2:PWMUDB:MODULE_1:b_14\
	\BlocoPWM2:PWMUDB:MODULE_1:b_13\
	\BlocoPWM2:PWMUDB:MODULE_1:b_12\
	\BlocoPWM2:PWMUDB:MODULE_1:b_11\
	\BlocoPWM2:PWMUDB:MODULE_1:b_10\
	\BlocoPWM2:PWMUDB:MODULE_1:b_9\
	\BlocoPWM2:PWMUDB:MODULE_1:b_8\
	\BlocoPWM2:PWMUDB:MODULE_1:b_7\
	\BlocoPWM2:PWMUDB:MODULE_1:b_6\
	\BlocoPWM2:PWMUDB:MODULE_1:b_5\
	\BlocoPWM2:PWMUDB:MODULE_1:b_4\
	\BlocoPWM2:PWMUDB:MODULE_1:b_3\
	\BlocoPWM2:PWMUDB:MODULE_1:b_2\
	\BlocoPWM2:PWMUDB:MODULE_1:b_1\
	\BlocoPWM2:PWMUDB:MODULE_1:b_0\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_31\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_30\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_29\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_28\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_27\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_26\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_25\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_24\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_31\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_30\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_29\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_28\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_27\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_26\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_25\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_24\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_23\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_22\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_21\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_20\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_19\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_18\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_17\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_16\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_15\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_14\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_13\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_12\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_11\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_10\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_9\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_8\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_7\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_6\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_5\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_4\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_3\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_2\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_1\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:b_0\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_31\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_30\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_29\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_28\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_27\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_26\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_25\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_24\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_23\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_22\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_21\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_20\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_19\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_18\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_17\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_16\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_15\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_14\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_13\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_12\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_11\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_10\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_9\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_8\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_7\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_6\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_5\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_4\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_3\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_2\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2017
	Net_2014
	\BlocoPWM2:Net_113\
	\BlocoPWM2:Net_107\
	\BlocoPWM2:Net_114\
	\QuadDec2:Net_1129\
	\QuadDec2:Cnt16:Net_82\
	\QuadDec2:Cnt16:Net_95\
	\QuadDec2:Cnt16:Net_91\
	\QuadDec2:Cnt16:Net_102\
	\QuadDec2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec2:Cnt16:CounterUDB:ctrl_cmod_0\
	\UART:BUART:reset_sr\
	Net_26
	Net_27
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_21
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\BlocoPWM1:PWMUDB:km_run\
	\BlocoPWM1:PWMUDB:ctrl_cmpmode2_2\
	\BlocoPWM1:PWMUDB:ctrl_cmpmode2_1\
	\BlocoPWM1:PWMUDB:ctrl_cmpmode2_0\
	\BlocoPWM1:PWMUDB:ctrl_cmpmode1_2\
	\BlocoPWM1:PWMUDB:ctrl_cmpmode1_1\
	\BlocoPWM1:PWMUDB:ctrl_cmpmode1_0\
	\BlocoPWM1:PWMUDB:capt_rising\
	\BlocoPWM1:PWMUDB:capt_falling\
	\BlocoPWM1:PWMUDB:trig_rise\
	\BlocoPWM1:PWMUDB:trig_fall\
	\BlocoPWM1:PWMUDB:sc_kill\
	\BlocoPWM1:PWMUDB:min_kill\
	\BlocoPWM1:PWMUDB:km_tc\
	\BlocoPWM1:PWMUDB:db_tc\
	\BlocoPWM1:PWMUDB:dith_sel\
	\BlocoPWM1:PWMUDB:compare2\
	\BlocoPWM1:Net_101\
	Net_2027
	Net_2028
	\BlocoPWM1:PWMUDB:MODULE_7:b_31\
	\BlocoPWM1:PWMUDB:MODULE_7:b_30\
	\BlocoPWM1:PWMUDB:MODULE_7:b_29\
	\BlocoPWM1:PWMUDB:MODULE_7:b_28\
	\BlocoPWM1:PWMUDB:MODULE_7:b_27\
	\BlocoPWM1:PWMUDB:MODULE_7:b_26\
	\BlocoPWM1:PWMUDB:MODULE_7:b_25\
	\BlocoPWM1:PWMUDB:MODULE_7:b_24\
	\BlocoPWM1:PWMUDB:MODULE_7:b_23\
	\BlocoPWM1:PWMUDB:MODULE_7:b_22\
	\BlocoPWM1:PWMUDB:MODULE_7:b_21\
	\BlocoPWM1:PWMUDB:MODULE_7:b_20\
	\BlocoPWM1:PWMUDB:MODULE_7:b_19\
	\BlocoPWM1:PWMUDB:MODULE_7:b_18\
	\BlocoPWM1:PWMUDB:MODULE_7:b_17\
	\BlocoPWM1:PWMUDB:MODULE_7:b_16\
	\BlocoPWM1:PWMUDB:MODULE_7:b_15\
	\BlocoPWM1:PWMUDB:MODULE_7:b_14\
	\BlocoPWM1:PWMUDB:MODULE_7:b_13\
	\BlocoPWM1:PWMUDB:MODULE_7:b_12\
	\BlocoPWM1:PWMUDB:MODULE_7:b_11\
	\BlocoPWM1:PWMUDB:MODULE_7:b_10\
	\BlocoPWM1:PWMUDB:MODULE_7:b_9\
	\BlocoPWM1:PWMUDB:MODULE_7:b_8\
	\BlocoPWM1:PWMUDB:MODULE_7:b_7\
	\BlocoPWM1:PWMUDB:MODULE_7:b_6\
	\BlocoPWM1:PWMUDB:MODULE_7:b_5\
	\BlocoPWM1:PWMUDB:MODULE_7:b_4\
	\BlocoPWM1:PWMUDB:MODULE_7:b_3\
	\BlocoPWM1:PWMUDB:MODULE_7:b_2\
	\BlocoPWM1:PWMUDB:MODULE_7:b_1\
	\BlocoPWM1:PWMUDB:MODULE_7:b_0\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_31\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_30\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_29\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_28\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_27\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_26\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_25\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_24\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_31\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_30\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_29\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_28\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_27\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_26\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_25\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_24\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_23\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_22\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_21\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_20\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_19\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_18\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_17\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_16\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_15\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_14\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_13\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_12\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_11\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_10\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_9\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_8\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_7\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_6\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_5\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_4\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_3\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_2\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_1\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:b_0\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_31\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_30\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_29\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_28\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_27\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_26\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_25\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_24\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_23\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_22\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_21\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_20\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_19\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_18\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_17\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_16\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_15\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_14\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_13\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_12\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_11\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_10\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_9\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_8\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_7\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_6\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_5\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_4\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_3\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_2\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2029
	Net_2026
	\BlocoPWM1:Net_113\
	\BlocoPWM1:Net_107\
	\BlocoPWM1:Net_114\
	\QuadDec1:Net_1129\
	\QuadDec1:Cnt16:Net_82\
	\QuadDec1:Cnt16:Net_95\
	\QuadDec1:Cnt16:Net_91\
	\QuadDec1:Cnt16:Net_102\
	\QuadDec1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec1:Cnt16:CounterUDB:ctrl_cmod_0\
	\BlocoPWM3:PWMUDB:km_run\
	\BlocoPWM3:PWMUDB:ctrl_cmpmode2_2\
	\BlocoPWM3:PWMUDB:ctrl_cmpmode2_1\
	\BlocoPWM3:PWMUDB:ctrl_cmpmode2_0\
	\BlocoPWM3:PWMUDB:ctrl_cmpmode1_2\
	\BlocoPWM3:PWMUDB:ctrl_cmpmode1_1\
	\BlocoPWM3:PWMUDB:ctrl_cmpmode1_0\
	\BlocoPWM3:PWMUDB:capt_rising\
	\BlocoPWM3:PWMUDB:capt_falling\
	\BlocoPWM3:PWMUDB:trig_rise\
	\BlocoPWM3:PWMUDB:trig_fall\
	\BlocoPWM3:PWMUDB:sc_kill\
	\BlocoPWM3:PWMUDB:min_kill\
	\BlocoPWM3:PWMUDB:km_tc\
	\BlocoPWM3:PWMUDB:db_tc\
	\BlocoPWM3:PWMUDB:dith_sel\
	\BlocoPWM3:PWMUDB:compare2\
	\BlocoPWM3:Net_101\
	Net_2038
	Net_2039
	\BlocoPWM3:PWMUDB:MODULE_8:b_31\
	\BlocoPWM3:PWMUDB:MODULE_8:b_30\
	\BlocoPWM3:PWMUDB:MODULE_8:b_29\
	\BlocoPWM3:PWMUDB:MODULE_8:b_28\
	\BlocoPWM3:PWMUDB:MODULE_8:b_27\
	\BlocoPWM3:PWMUDB:MODULE_8:b_26\
	\BlocoPWM3:PWMUDB:MODULE_8:b_25\
	\BlocoPWM3:PWMUDB:MODULE_8:b_24\
	\BlocoPWM3:PWMUDB:MODULE_8:b_23\
	\BlocoPWM3:PWMUDB:MODULE_8:b_22\
	\BlocoPWM3:PWMUDB:MODULE_8:b_21\
	\BlocoPWM3:PWMUDB:MODULE_8:b_20\
	\BlocoPWM3:PWMUDB:MODULE_8:b_19\
	\BlocoPWM3:PWMUDB:MODULE_8:b_18\
	\BlocoPWM3:PWMUDB:MODULE_8:b_17\
	\BlocoPWM3:PWMUDB:MODULE_8:b_16\
	\BlocoPWM3:PWMUDB:MODULE_8:b_15\
	\BlocoPWM3:PWMUDB:MODULE_8:b_14\
	\BlocoPWM3:PWMUDB:MODULE_8:b_13\
	\BlocoPWM3:PWMUDB:MODULE_8:b_12\
	\BlocoPWM3:PWMUDB:MODULE_8:b_11\
	\BlocoPWM3:PWMUDB:MODULE_8:b_10\
	\BlocoPWM3:PWMUDB:MODULE_8:b_9\
	\BlocoPWM3:PWMUDB:MODULE_8:b_8\
	\BlocoPWM3:PWMUDB:MODULE_8:b_7\
	\BlocoPWM3:PWMUDB:MODULE_8:b_6\
	\BlocoPWM3:PWMUDB:MODULE_8:b_5\
	\BlocoPWM3:PWMUDB:MODULE_8:b_4\
	\BlocoPWM3:PWMUDB:MODULE_8:b_3\
	\BlocoPWM3:PWMUDB:MODULE_8:b_2\
	\BlocoPWM3:PWMUDB:MODULE_8:b_1\
	\BlocoPWM3:PWMUDB:MODULE_8:b_0\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_31\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_30\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_29\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_28\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_27\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_26\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_25\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_24\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_31\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_30\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_29\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_28\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_27\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_26\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_25\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_24\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_23\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_22\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_21\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_20\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_19\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_18\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_17\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_16\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_15\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_14\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_13\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_12\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_11\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_10\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_9\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_8\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_7\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_6\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_5\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_4\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_3\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_2\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_1\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:b_0\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_31\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_30\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_29\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_28\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_27\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_26\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_25\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_24\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_23\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_22\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_21\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_20\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_19\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_18\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_17\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_16\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_15\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_14\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_13\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_12\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_11\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_10\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_9\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_8\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_7\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_6\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_5\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_4\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_3\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_2\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2040
	Net_2037
	\BlocoPWM3:Net_113\
	\BlocoPWM3:Net_107\
	\BlocoPWM3:Net_114\
	\QuadDec3:Net_1129\
	\QuadDec3:Cnt16:Net_82\
	\QuadDec3:Cnt16:Net_95\
	\QuadDec3:Cnt16:Net_91\
	\QuadDec3:Cnt16:Net_102\
	\QuadDec3:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec3:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec3:Cnt16:CounterUDB:ctrl_cmod_0\
	\TimerMotores:Net_260\
	Net_76
	\TimerMotores:Net_53\
	\TimerMotores:TimerUDB:ctrl_ten\
	\TimerMotores:TimerUDB:ctrl_cmode_0\
	\TimerMotores:TimerUDB:ctrl_tmode_1\
	\TimerMotores:TimerUDB:ctrl_tmode_0\
	\TimerMotores:TimerUDB:ctrl_ic_1\
	\TimerMotores:TimerUDB:ctrl_ic_0\
	Net_75
	\TimerMotores:Net_102\
	\TimerMotores:Net_266\
	\TimerCinematico:Net_260\
	Net_83
	\TimerCinematico:Net_53\
	\TimerCinematico:TimerUDB:ctrl_ten\
	\TimerCinematico:TimerUDB:ctrl_cmode_0\
	\TimerCinematico:TimerUDB:ctrl_tmode_1\
	\TimerCinematico:TimerUDB:ctrl_tmode_0\
	\TimerCinematico:TimerUDB:ctrl_ic_1\
	\TimerCinematico:TimerUDB:ctrl_ic_0\
	Net_82
	\TimerCinematico:Net_102\
	\TimerCinematico:Net_266\
	\CAN:Net_31\
	\CAN:Net_30\

    Synthesized names
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_31\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_30\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_29\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_28\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_27\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_26\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_25\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_24\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_23\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_22\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_21\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_20\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_19\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_18\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_17\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_16\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_15\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_14\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_13\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_12\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_11\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_10\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_9\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_8\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_7\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_6\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_5\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_4\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_3\
	\BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_2\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_31\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_30\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_29\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_28\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_27\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_26\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_25\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_24\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_23\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_22\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_21\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_20\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_19\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_18\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_17\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_16\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_15\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_14\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_13\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_12\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_11\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_10\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_9\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_8\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_7\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_6\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_5\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_4\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_3\
	\BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_2\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_31\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_30\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_29\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_28\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_27\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_26\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_25\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_24\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_23\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_22\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_21\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_20\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_19\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_18\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_17\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_16\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_15\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_14\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_13\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_12\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_11\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_10\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_9\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_8\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_7\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_6\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_5\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_4\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_3\
	\BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 479 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BlocoPWM2:PWMUDB:hwCapture\ to zero
Aliasing \BlocoPWM2:PWMUDB:trig_out\ to one
Aliasing Net_1 to zero
Aliasing \BlocoPWM2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BlocoPWM2:PWMUDB:ltch_kill_reg\\R\ to \BlocoPWM2:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BlocoPWM2:PWMUDB:min_kill_reg\\R\ to \BlocoPWM2:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BlocoPWM2:PWMUDB:final_kill\ to one
Aliasing \BlocoPWM2:PWMUDB:dith_count_1\\R\ to \BlocoPWM2:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BlocoPWM2:PWMUDB:dith_count_0\\R\ to \BlocoPWM2:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BlocoPWM2:PWMUDB:status_6\ to zero
Aliasing \BlocoPWM2:PWMUDB:status_4\ to zero
Aliasing \BlocoPWM2:PWMUDB:cmp2\ to zero
Aliasing \BlocoPWM2:PWMUDB:cmp1_status_reg\\R\ to \BlocoPWM2:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \BlocoPWM2:PWMUDB:cmp2_status_reg\\R\ to \BlocoPWM2:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \BlocoPWM2:PWMUDB:final_kill_reg\\R\ to \BlocoPWM2:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \BlocoPWM2:PWMUDB:cs_addr_0\ to \BlocoPWM2:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM2:PWMUDB:pwm1_i\ to zero
Aliasing \BlocoPWM2:PWMUDB:pwm2_i\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:underflow\ to \QuadDec2:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec2:Cnt16:CounterUDB:tc_i\ to \QuadDec2:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec2:bQuadDec:status_4\ to zero
Aliasing \QuadDec2:bQuadDec:status_5\ to zero
Aliasing \QuadDec2:bQuadDec:status_6\ to zero
Aliasing \QuadDec2:Net_1229\ to one
Aliasing tmpOE__qa2_net_0 to one
Aliasing tmpOE__qb2_net_0 to one
Aliasing tmpOE__pwm2_net_0 to one
Aliasing Net_24 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__dir2_net_0 to one
Aliasing Net_33 to one
Aliasing tmpOE__slp2_net_0 to one
Aliasing \BlocoPWM1:PWMUDB:hwCapture\ to zero
Aliasing \BlocoPWM1:PWMUDB:trig_out\ to one
Aliasing Net_34 to zero
Aliasing \BlocoPWM1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BlocoPWM1:PWMUDB:ltch_kill_reg\\R\ to \BlocoPWM1:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BlocoPWM1:PWMUDB:min_kill_reg\\R\ to \BlocoPWM1:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BlocoPWM1:PWMUDB:final_kill\ to one
Aliasing \BlocoPWM1:PWMUDB:dith_count_1\\R\ to \BlocoPWM1:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BlocoPWM1:PWMUDB:dith_count_0\\R\ to \BlocoPWM1:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BlocoPWM1:PWMUDB:status_6\ to zero
Aliasing \BlocoPWM1:PWMUDB:status_4\ to zero
Aliasing \BlocoPWM1:PWMUDB:cmp2\ to zero
Aliasing \BlocoPWM1:PWMUDB:cmp1_status_reg\\R\ to \BlocoPWM1:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \BlocoPWM1:PWMUDB:cmp2_status_reg\\R\ to \BlocoPWM1:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \BlocoPWM1:PWMUDB:final_kill_reg\\R\ to \BlocoPWM1:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \BlocoPWM1:PWMUDB:cs_addr_0\ to \BlocoPWM1:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM1:PWMUDB:pwm1_i\ to zero
Aliasing \BlocoPWM1:PWMUDB:pwm2_i\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec1:Cnt16:CounterUDB:underflow\ to \QuadDec1:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec1:Cnt16:CounterUDB:tc_i\ to \QuadDec1:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec1:bQuadDec:status_4\ to zero
Aliasing \QuadDec1:bQuadDec:status_5\ to zero
Aliasing \QuadDec1:bQuadDec:status_6\ to zero
Aliasing \QuadDec1:Net_1229\ to one
Aliasing tmpOE__qa1_net_0 to one
Aliasing tmpOE__qb1_net_0 to one
Aliasing tmpOE__pwm1_net_0 to one
Aliasing Net_51 to one
Aliasing tmpOE__slp1_net_0 to one
Aliasing \BlocoPWM3:PWMUDB:hwCapture\ to zero
Aliasing \BlocoPWM3:PWMUDB:trig_out\ to one
Aliasing Net_52 to zero
Aliasing \BlocoPWM3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BlocoPWM3:PWMUDB:ltch_kill_reg\\R\ to \BlocoPWM3:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BlocoPWM3:PWMUDB:min_kill_reg\\R\ to \BlocoPWM3:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BlocoPWM3:PWMUDB:final_kill\ to one
Aliasing \BlocoPWM3:PWMUDB:dith_count_1\\R\ to \BlocoPWM3:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BlocoPWM3:PWMUDB:dith_count_0\\R\ to \BlocoPWM3:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BlocoPWM3:PWMUDB:status_6\ to zero
Aliasing \BlocoPWM3:PWMUDB:status_4\ to zero
Aliasing \BlocoPWM3:PWMUDB:cmp2\ to zero
Aliasing \BlocoPWM3:PWMUDB:cmp1_status_reg\\R\ to \BlocoPWM3:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \BlocoPWM3:PWMUDB:cmp2_status_reg\\R\ to \BlocoPWM3:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \BlocoPWM3:PWMUDB:final_kill_reg\\R\ to \BlocoPWM3:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \BlocoPWM3:PWMUDB:cs_addr_0\ to \BlocoPWM3:PWMUDB:runmode_enable\\R\
Aliasing \BlocoPWM3:PWMUDB:pwm1_i\ to zero
Aliasing \BlocoPWM3:PWMUDB:pwm2_i\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:underflow\ to \QuadDec3:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec3:Cnt16:CounterUDB:tc_i\ to \QuadDec3:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec3:bQuadDec:status_4\ to zero
Aliasing \QuadDec3:bQuadDec:status_5\ to zero
Aliasing \QuadDec3:bQuadDec:status_6\ to zero
Aliasing \QuadDec3:Net_1229\ to one
Aliasing tmpOE__qa3_net_0 to one
Aliasing tmpOE__qb3_net_0 to one
Aliasing tmpOE__pwm3_net_0 to one
Aliasing tmpOE__dir3_net_0 to one
Aliasing Net_69 to one
Aliasing tmpOE__slp3_net_0 to one
Aliasing Net_70 to zero
Aliasing \TimerMotores:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \TimerMotores:TimerUDB:trigger_enable\ to one
Aliasing \TimerMotores:TimerUDB:status_6\ to zero
Aliasing \TimerMotores:TimerUDB:status_5\ to zero
Aliasing \TimerMotores:TimerUDB:status_4\ to zero
Aliasing \TimerMotores:TimerUDB:status_0\ to \TimerMotores:TimerUDB:tc_i\
Aliasing tmpOE__led_net_0 to one
Aliasing Net_658 to zero
Aliasing \TimerCinematico:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \TimerCinematico:TimerUDB:trigger_enable\ to one
Aliasing \TimerCinematico:TimerUDB:status_6\ to zero
Aliasing \TimerCinematico:TimerUDB:status_5\ to zero
Aliasing \TimerCinematico:TimerUDB:status_4\ to zero
Aliasing \TimerCinematico:TimerUDB:status_0\ to \TimerCinematico:TimerUDB:tc_i\
Aliasing tmpOE__dir1_net_0 to one
Aliasing tmpOE__CANRX_net_0 to one
Aliasing tmpOE__CANTX_net_0 to one
Aliasing \BlocoPWM2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \BlocoPWM2:PWMUDB:prevCapture\\D\ to zero
Aliasing \BlocoPWM2:PWMUDB:trig_last\\D\ to zero
Aliasing \BlocoPWM2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \BlocoPWM2:PWMUDB:prevCompare1\\D\ to \BlocoPWM2:PWMUDB:pwm_temp\
Aliasing \BlocoPWM2:PWMUDB:tc_i_reg\\D\ to \BlocoPWM2:PWMUDB:status_2\
Aliasing \QuadDec2:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec2:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \BlocoPWM1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \BlocoPWM1:PWMUDB:prevCapture\\D\ to zero
Aliasing \BlocoPWM1:PWMUDB:trig_last\\D\ to zero
Aliasing \BlocoPWM1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \BlocoPWM1:PWMUDB:prevCompare1\\D\ to \BlocoPWM1:PWMUDB:pwm_temp\
Aliasing \BlocoPWM1:PWMUDB:tc_i_reg\\D\ to \BlocoPWM1:PWMUDB:status_2\
Aliasing \QuadDec1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \BlocoPWM3:PWMUDB:min_kill_reg\\D\ to one
Aliasing \BlocoPWM3:PWMUDB:prevCapture\\D\ to zero
Aliasing \BlocoPWM3:PWMUDB:trig_last\\D\ to zero
Aliasing \BlocoPWM3:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \BlocoPWM3:PWMUDB:prevCompare1\\D\ to \BlocoPWM3:PWMUDB:pwm_temp\
Aliasing \BlocoPWM3:PWMUDB:tc_i_reg\\D\ to \BlocoPWM3:PWMUDB:status_2\
Aliasing \QuadDec3:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec3:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \TimerMotores:TimerUDB:capture_last\\D\ to zero
Aliasing \TimerMotores:TimerUDB:hwEnable_reg\\D\ to \TimerMotores:TimerUDB:run_mode\
Aliasing \TimerMotores:TimerUDB:capture_out_reg_i\\D\ to \TimerMotores:TimerUDB:capt_fifo_load_int\
Aliasing \TimerCinematico:TimerUDB:capture_last\\D\ to zero
Aliasing \TimerCinematico:TimerUDB:hwEnable_reg\\D\ to \TimerCinematico:TimerUDB:run_mode\
Aliasing \TimerCinematico:TimerUDB:capture_out_reg_i\\D\ to \TimerCinematico:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \BlocoPWM2:PWMUDB:ctrl_enable\[16] = \BlocoPWM2:PWMUDB:control_7\[8]
Removing Lhs of wire \BlocoPWM2:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:hwEnable\[27] = \BlocoPWM2:PWMUDB:control_7\[8]
Removing Lhs of wire \BlocoPWM2:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \BlocoPWM2:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_1[34] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:final_enable\[36] = \BlocoPWM2:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \BlocoPWM2:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_1\[337]
Removing Lhs of wire \BlocoPWM2:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_0\[338]
Removing Lhs of wire \BlocoPWM2:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \BlocoPWM2:PWMUDB:status_5\[60] = \BlocoPWM2:PWMUDB:final_kill_reg\[74]
Removing Lhs of wire \BlocoPWM2:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \BlocoPWM2:PWMUDB:status_3\[62] = \BlocoPWM2:PWMUDB:fifo_full\[81]
Removing Rhs of wire \BlocoPWM2:PWMUDB:status_1\[64] = \BlocoPWM2:PWMUDB:cmp2_status_reg\[73]
Removing Rhs of wire \BlocoPWM2:PWMUDB:status_0\[65] = \BlocoPWM2:PWMUDB:cmp1_status_reg\[72]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cmp2_status\[70] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cmp2\[71] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cmp1_status_reg\\R\[75] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cmp1_status_reg\\S\[76] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cmp2_status_reg\\R\[77] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cmp2_status_reg\\S\[78] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:final_kill_reg\\R\[79] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:final_kill_reg\\S\[80] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cs_addr_2\[82] = \BlocoPWM2:PWMUDB:tc_i\[38]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cs_addr_1\[83] = \BlocoPWM2:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cs_addr_0\[84] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:compare1\[165] = \BlocoPWM2:PWMUDB:cmp1_less\[136]
Removing Lhs of wire \BlocoPWM2:PWMUDB:pwm1_i\[170] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:pwm2_i\[172] = zero[7]
Removing Rhs of wire \BlocoPWM2:Net_96\[175] = \BlocoPWM2:PWMUDB:pwm_i_reg\[167]
Removing Lhs of wire \BlocoPWM2:PWMUDB:pwm_temp\[178] = \BlocoPWM2:PWMUDB:cmp1\[68]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_23\[219] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_22\[220] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_21\[221] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_20\[222] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_19\[223] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_18\[224] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_17\[225] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_16\[226] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_15\[227] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_14\[228] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_13\[229] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_12\[230] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_11\[231] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_10\[232] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_9\[233] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_8\[234] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_7\[235] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_6\[236] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_5\[237] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_4\[238] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_3\[239] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_2\[240] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_1\[241] = \BlocoPWM2:PWMUDB:MODIN1_1\[242]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODIN1_1\[242] = \BlocoPWM2:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:a_0\[243] = \BlocoPWM2:PWMUDB:MODIN1_0\[244]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODIN1_0\[244] = \BlocoPWM2:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[376] = one[4]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[377] = one[4]
Removing Rhs of wire Net_339[378] = \BlocoPWM2:Net_96\[175]
Removing Rhs of wire \QuadDec2:Net_1275\[388] = \QuadDec2:Cnt16:Net_49\[389]
Removing Rhs of wire \QuadDec2:Net_1275\[388] = \QuadDec2:Cnt16:CounterUDB:tc_reg_i\[445]
Removing Lhs of wire \QuadDec2:Cnt16:Net_89\[391] = \QuadDec2:Net_1251\[392]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_1\[401] = zero[7]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_0\[402] = zero[7]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:ctrl_enable\[414] = \QuadDec2:Cnt16:CounterUDB:control_7\[406]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:capt_rising\[416] = zero[7]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:capt_falling\[417] = \QuadDec2:Cnt16:CounterUDB:prevCapture\[415]
Removing Rhs of wire \QuadDec2:Net_1260\[421] = \QuadDec2:bQuadDec:state_2\[559]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:final_enable\[423] = \QuadDec2:Cnt16:CounterUDB:control_7\[406]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:counter_enable\[424] = \QuadDec2:Cnt16:CounterUDB:control_7\[406]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_0\[425] = \QuadDec2:Cnt16:CounterUDB:cmp_out_status\[426]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_1\[427] = \QuadDec2:Cnt16:CounterUDB:per_zero\[428]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_2\[429] = \QuadDec2:Cnt16:CounterUDB:overflow_status\[430]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_3\[431] = \QuadDec2:Cnt16:CounterUDB:underflow_status\[432]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:status_4\[433] = \QuadDec2:Cnt16:CounterUDB:hwCapture\[419]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_5\[434] = \QuadDec2:Cnt16:CounterUDB:fifo_full\[435]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_6\[436] = \QuadDec2:Cnt16:CounterUDB:fifo_nempty\[437]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:overflow\[439] = \QuadDec2:Cnt16:CounterUDB:per_FF\[440]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:underflow\[441] = \QuadDec2:Cnt16:CounterUDB:status_1\[427]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:tc_i\[444] = \QuadDec2:Cnt16:CounterUDB:reload_tc\[422]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:cmp_out_i\[446] = \QuadDec2:Cnt16:CounterUDB:cmp_equal\[447]
Removing Rhs of wire \QuadDec2:Net_1264\[450] = \QuadDec2:Cnt16:CounterUDB:cmp_out_reg_i\[449]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:dp_dir\[454] = \QuadDec2:Net_1251\[392]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:cs_addr_2\[455] = \QuadDec2:Net_1251\[392]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:cs_addr_1\[456] = \QuadDec2:Cnt16:CounterUDB:count_enable\[453]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:cs_addr_0\[457] = \QuadDec2:Cnt16:CounterUDB:reload\[420]
Removing Lhs of wire \QuadDec2:Net_1290\[534] = \QuadDec2:Net_1275\[388]
Removing Lhs of wire \QuadDec2:bQuadDec:index_filt\[557] = \QuadDec2:Net_1232\[558]
Removing Lhs of wire \QuadDec2:Net_1232\[558] = one[4]
Removing Rhs of wire \QuadDec2:bQuadDec:error\[560] = \QuadDec2:bQuadDec:state_3\[561]
Removing Lhs of wire \QuadDec2:bQuadDec:status_0\[564] = \QuadDec2:Net_530\[565]
Removing Lhs of wire \QuadDec2:bQuadDec:status_1\[566] = \QuadDec2:Net_611\[567]
Removing Lhs of wire \QuadDec2:bQuadDec:status_2\[568] = \QuadDec2:Net_1260\[421]
Removing Lhs of wire \QuadDec2:bQuadDec:status_3\[569] = \QuadDec2:bQuadDec:error\[560]
Removing Lhs of wire \QuadDec2:bQuadDec:status_4\[570] = zero[7]
Removing Lhs of wire \QuadDec2:bQuadDec:status_5\[571] = zero[7]
Removing Lhs of wire \QuadDec2:bQuadDec:status_6\[572] = zero[7]
Removing Lhs of wire \QuadDec2:Net_1229\[576] = one[4]
Removing Lhs of wire \QuadDec2:Net_1272\[577] = \QuadDec2:Net_1264\[450]
Removing Lhs of wire tmpOE__qa2_net_0[580] = one[4]
Removing Lhs of wire tmpOE__qb2_net_0[585] = one[4]
Removing Lhs of wire tmpOE__pwm2_net_0[591] = one[4]
Removing Lhs of wire \UART:Net_61\[598] = \UART:Net_9\[597]
Removing Lhs of wire Net_24[602] = zero[7]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[603] = zero[7]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[604] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[605] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[606] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[607] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[608] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[609] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[610] = zero[7]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[622] = \UART:BUART:tx_bitclk_dp\[658]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[668] = \UART:BUART:tx_counter_dp\[659]
Removing Lhs of wire \UART:BUART:tx_status_6\[669] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[670] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[671] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[673] = \UART:BUART:tx_fifo_empty\[636]
Removing Lhs of wire \UART:BUART:tx_status_3\[675] = \UART:BUART:tx_fifo_notfull\[635]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[735] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[743] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[754]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[745] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[755]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[746] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[771]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[747] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[785]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[748] = \UART:BUART:sRX:s23Poll:MODIN2_1\[749]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[749] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[750] = \UART:BUART:sRX:s23Poll:MODIN2_0\[751]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[751] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[757] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[758] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[759] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[760] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[761] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[762] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[763] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[764] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[765] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[766] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[767] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[768] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[773] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[774] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[775] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[776] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[777] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[778] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[779] = \UART:BUART:pollcount_1\[741]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[780] = \UART:BUART:pollcount_0\[744]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[781] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[782] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_1\[789] = zero[7]
Removing Rhs of wire \UART:BUART:rx_status_2\[790] = \UART:BUART:rx_parity_error_status\[791]
Removing Rhs of wire \UART:BUART:rx_status_3\[792] = \UART:BUART:rx_stop_bit_error\[793]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[803] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[852]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[807] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[874]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[808] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[809] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[810] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[811] = \UART:BUART:sRX:MODIN5_6\[812]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[812] = \UART:BUART:rx_count_6\[730]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[813] = \UART:BUART:sRX:MODIN5_5\[814]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[814] = \UART:BUART:rx_count_5\[731]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[815] = \UART:BUART:sRX:MODIN5_4\[816]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[816] = \UART:BUART:rx_count_4\[732]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[817] = \UART:BUART:sRX:MODIN5_3\[818]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[818] = \UART:BUART:rx_count_3\[733]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[819] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[820] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[821] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[822] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[823] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[824] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[825] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[826] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[827] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[828] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[829] = \UART:BUART:rx_count_6\[730]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[830] = \UART:BUART:rx_count_5\[731]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[831] = \UART:BUART:rx_count_4\[732]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[832] = \UART:BUART:rx_count_3\[733]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[833] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[834] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[835] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[836] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[837] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[838] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[839] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[854] = \UART:BUART:rx_postpoll\[689]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[855] = \UART:BUART:rx_parity_bit\[806]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[856] = \UART:BUART:rx_postpoll\[689]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[857] = \UART:BUART:rx_parity_bit\[806]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[858] = \UART:BUART:rx_postpoll\[689]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[859] = \UART:BUART:rx_parity_bit\[806]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[861] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[862] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[860]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[863] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[860]
Removing Lhs of wire tmpOE__Rx_1_net_0[885] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[890] = one[4]
Removing Lhs of wire tmpOE__dir2_net_0[896] = one[4]
Removing Lhs of wire Net_33[901] = one[4]
Removing Lhs of wire tmpOE__slp2_net_0[903] = one[4]
Removing Lhs of wire \BlocoPWM1:PWMUDB:ctrl_enable\[921] = \BlocoPWM1:PWMUDB:control_7\[913]
Removing Lhs of wire \BlocoPWM1:PWMUDB:hwCapture\[931] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:hwEnable\[932] = \BlocoPWM1:PWMUDB:control_7\[913]
Removing Lhs of wire \BlocoPWM1:PWMUDB:trig_out\[936] = one[4]
Removing Lhs of wire \BlocoPWM1:PWMUDB:runmode_enable\\R\[938] = zero[7]
Removing Lhs of wire Net_34[939] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:runmode_enable\\S\[940] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:final_enable\[941] = \BlocoPWM1:PWMUDB:runmode_enable\[937]
Removing Lhs of wire \BlocoPWM1:PWMUDB:ltch_kill_reg\\R\[945] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:ltch_kill_reg\\S\[946] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:min_kill_reg\\R\[947] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:min_kill_reg\\S\[948] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:final_kill\[951] = one[4]
Removing Lhs of wire \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_1\[955] = \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_1\[1242]
Removing Lhs of wire \BlocoPWM1:PWMUDB:add_vi_vv_MODGEN_7_0\[957] = \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_0\[1243]
Removing Lhs of wire \BlocoPWM1:PWMUDB:dith_count_1\\R\[958] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:dith_count_1\\S\[959] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:dith_count_0\\R\[960] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:dith_count_0\\S\[961] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:status_6\[964] = zero[7]
Removing Rhs of wire \BlocoPWM1:PWMUDB:status_5\[965] = \BlocoPWM1:PWMUDB:final_kill_reg\[979]
Removing Lhs of wire \BlocoPWM1:PWMUDB:status_4\[966] = zero[7]
Removing Rhs of wire \BlocoPWM1:PWMUDB:status_3\[967] = \BlocoPWM1:PWMUDB:fifo_full\[986]
Removing Rhs of wire \BlocoPWM1:PWMUDB:status_1\[969] = \BlocoPWM1:PWMUDB:cmp2_status_reg\[978]
Removing Rhs of wire \BlocoPWM1:PWMUDB:status_0\[970] = \BlocoPWM1:PWMUDB:cmp1_status_reg\[977]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cmp2_status\[975] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cmp2\[976] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cmp1_status_reg\\R\[980] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cmp1_status_reg\\S\[981] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cmp2_status_reg\\R\[982] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cmp2_status_reg\\S\[983] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:final_kill_reg\\R\[984] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:final_kill_reg\\S\[985] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cs_addr_2\[987] = \BlocoPWM1:PWMUDB:tc_i\[943]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cs_addr_1\[988] = \BlocoPWM1:PWMUDB:runmode_enable\[937]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cs_addr_0\[989] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:compare1\[1070] = \BlocoPWM1:PWMUDB:cmp1_less\[1041]
Removing Lhs of wire \BlocoPWM1:PWMUDB:pwm1_i\[1075] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:pwm2_i\[1077] = zero[7]
Removing Rhs of wire \BlocoPWM1:Net_96\[1080] = \BlocoPWM1:PWMUDB:pwm_i_reg\[1072]
Removing Lhs of wire \BlocoPWM1:PWMUDB:pwm_temp\[1083] = \BlocoPWM1:PWMUDB:cmp1\[973]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_23\[1124] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_22\[1125] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_21\[1126] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_20\[1127] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_19\[1128] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_18\[1129] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_17\[1130] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_16\[1131] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_15\[1132] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_14\[1133] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_13\[1134] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_12\[1135] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_11\[1136] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_10\[1137] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_9\[1138] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_8\[1139] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_7\[1140] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_6\[1141] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_5\[1142] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_4\[1143] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_3\[1144] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_2\[1145] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_1\[1146] = \BlocoPWM1:PWMUDB:MODIN6_1\[1147]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODIN6_1\[1147] = \BlocoPWM1:PWMUDB:dith_count_1\[954]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:a_0\[1148] = \BlocoPWM1:PWMUDB:MODIN6_0\[1149]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODIN6_0\[1149] = \BlocoPWM1:PWMUDB:dith_count_0\[956]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1281] = one[4]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1282] = one[4]
Removing Rhs of wire Net_315[1283] = \BlocoPWM1:Net_96\[1080]
Removing Rhs of wire \QuadDec1:Net_1275\[1293] = \QuadDec1:Cnt16:Net_49\[1294]
Removing Rhs of wire \QuadDec1:Net_1275\[1293] = \QuadDec1:Cnt16:CounterUDB:tc_reg_i\[1350]
Removing Lhs of wire \QuadDec1:Cnt16:Net_89\[1296] = \QuadDec1:Net_1251\[1297]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_1\[1306] = zero[7]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_0\[1307] = zero[7]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:ctrl_enable\[1319] = \QuadDec1:Cnt16:CounterUDB:control_7\[1311]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:capt_rising\[1321] = zero[7]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:capt_falling\[1322] = \QuadDec1:Cnt16:CounterUDB:prevCapture\[1320]
Removing Rhs of wire \QuadDec1:Net_1260\[1326] = \QuadDec1:bQuadDec:state_2\[1464]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:final_enable\[1328] = \QuadDec1:Cnt16:CounterUDB:control_7\[1311]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:counter_enable\[1329] = \QuadDec1:Cnt16:CounterUDB:control_7\[1311]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_0\[1330] = \QuadDec1:Cnt16:CounterUDB:cmp_out_status\[1331]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_1\[1332] = \QuadDec1:Cnt16:CounterUDB:per_zero\[1333]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_2\[1334] = \QuadDec1:Cnt16:CounterUDB:overflow_status\[1335]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_3\[1336] = \QuadDec1:Cnt16:CounterUDB:underflow_status\[1337]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:status_4\[1338] = \QuadDec1:Cnt16:CounterUDB:hwCapture\[1324]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_5\[1339] = \QuadDec1:Cnt16:CounterUDB:fifo_full\[1340]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_6\[1341] = \QuadDec1:Cnt16:CounterUDB:fifo_nempty\[1342]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:overflow\[1344] = \QuadDec1:Cnt16:CounterUDB:per_FF\[1345]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:underflow\[1346] = \QuadDec1:Cnt16:CounterUDB:status_1\[1332]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:tc_i\[1349] = \QuadDec1:Cnt16:CounterUDB:reload_tc\[1327]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:cmp_out_i\[1351] = \QuadDec1:Cnt16:CounterUDB:cmp_equal\[1352]
Removing Rhs of wire \QuadDec1:Net_1264\[1355] = \QuadDec1:Cnt16:CounterUDB:cmp_out_reg_i\[1354]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:dp_dir\[1359] = \QuadDec1:Net_1251\[1297]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:cs_addr_2\[1360] = \QuadDec1:Net_1251\[1297]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:cs_addr_1\[1361] = \QuadDec1:Cnt16:CounterUDB:count_enable\[1358]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:cs_addr_0\[1362] = \QuadDec1:Cnt16:CounterUDB:reload\[1325]
Removing Lhs of wire \QuadDec1:Net_1290\[1439] = \QuadDec1:Net_1275\[1293]
Removing Lhs of wire \QuadDec1:bQuadDec:index_filt\[1462] = \QuadDec1:Net_1232\[1463]
Removing Lhs of wire \QuadDec1:Net_1232\[1463] = one[4]
Removing Rhs of wire \QuadDec1:bQuadDec:error\[1465] = \QuadDec1:bQuadDec:state_3\[1466]
Removing Lhs of wire \QuadDec1:bQuadDec:status_0\[1469] = \QuadDec1:Net_530\[1470]
Removing Lhs of wire \QuadDec1:bQuadDec:status_1\[1471] = \QuadDec1:Net_611\[1472]
Removing Lhs of wire \QuadDec1:bQuadDec:status_2\[1473] = \QuadDec1:Net_1260\[1326]
Removing Lhs of wire \QuadDec1:bQuadDec:status_3\[1474] = \QuadDec1:bQuadDec:error\[1465]
Removing Lhs of wire \QuadDec1:bQuadDec:status_4\[1475] = zero[7]
Removing Lhs of wire \QuadDec1:bQuadDec:status_5\[1476] = zero[7]
Removing Lhs of wire \QuadDec1:bQuadDec:status_6\[1477] = zero[7]
Removing Lhs of wire \QuadDec1:Net_1229\[1481] = one[4]
Removing Lhs of wire \QuadDec1:Net_1272\[1482] = \QuadDec1:Net_1264\[1355]
Removing Lhs of wire tmpOE__qa1_net_0[1485] = one[4]
Removing Lhs of wire tmpOE__qb1_net_0[1490] = one[4]
Removing Lhs of wire tmpOE__pwm1_net_0[1495] = one[4]
Removing Lhs of wire Net_51[1500] = one[4]
Removing Lhs of wire tmpOE__slp1_net_0[1502] = one[4]
Removing Lhs of wire \BlocoPWM3:PWMUDB:ctrl_enable\[1520] = \BlocoPWM3:PWMUDB:control_7\[1512]
Removing Lhs of wire \BlocoPWM3:PWMUDB:hwCapture\[1530] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:hwEnable\[1531] = \BlocoPWM3:PWMUDB:control_7\[1512]
Removing Lhs of wire \BlocoPWM3:PWMUDB:trig_out\[1535] = one[4]
Removing Lhs of wire \BlocoPWM3:PWMUDB:runmode_enable\\R\[1537] = zero[7]
Removing Lhs of wire Net_52[1538] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:runmode_enable\\S\[1539] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:final_enable\[1540] = \BlocoPWM3:PWMUDB:runmode_enable\[1536]
Removing Lhs of wire \BlocoPWM3:PWMUDB:ltch_kill_reg\\R\[1544] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:ltch_kill_reg\\S\[1545] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:min_kill_reg\\R\[1546] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:min_kill_reg\\S\[1547] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:final_kill\[1550] = one[4]
Removing Lhs of wire \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_1\[1554] = \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_1\[1841]
Removing Lhs of wire \BlocoPWM3:PWMUDB:add_vi_vv_MODGEN_8_0\[1556] = \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_0\[1842]
Removing Lhs of wire \BlocoPWM3:PWMUDB:dith_count_1\\R\[1557] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:dith_count_1\\S\[1558] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:dith_count_0\\R\[1559] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:dith_count_0\\S\[1560] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:status_6\[1563] = zero[7]
Removing Rhs of wire \BlocoPWM3:PWMUDB:status_5\[1564] = \BlocoPWM3:PWMUDB:final_kill_reg\[1578]
Removing Lhs of wire \BlocoPWM3:PWMUDB:status_4\[1565] = zero[7]
Removing Rhs of wire \BlocoPWM3:PWMUDB:status_3\[1566] = \BlocoPWM3:PWMUDB:fifo_full\[1585]
Removing Rhs of wire \BlocoPWM3:PWMUDB:status_1\[1568] = \BlocoPWM3:PWMUDB:cmp2_status_reg\[1577]
Removing Rhs of wire \BlocoPWM3:PWMUDB:status_0\[1569] = \BlocoPWM3:PWMUDB:cmp1_status_reg\[1576]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cmp2_status\[1574] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cmp2\[1575] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cmp1_status_reg\\R\[1579] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cmp1_status_reg\\S\[1580] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cmp2_status_reg\\R\[1581] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cmp2_status_reg\\S\[1582] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:final_kill_reg\\R\[1583] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:final_kill_reg\\S\[1584] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cs_addr_2\[1586] = \BlocoPWM3:PWMUDB:tc_i\[1542]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cs_addr_1\[1587] = \BlocoPWM3:PWMUDB:runmode_enable\[1536]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cs_addr_0\[1588] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:compare1\[1669] = \BlocoPWM3:PWMUDB:cmp1_less\[1640]
Removing Lhs of wire \BlocoPWM3:PWMUDB:pwm1_i\[1674] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:pwm2_i\[1676] = zero[7]
Removing Rhs of wire \BlocoPWM3:Net_96\[1679] = \BlocoPWM3:PWMUDB:pwm_i_reg\[1671]
Removing Lhs of wire \BlocoPWM3:PWMUDB:pwm_temp\[1682] = \BlocoPWM3:PWMUDB:cmp1\[1572]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_23\[1723] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_22\[1724] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_21\[1725] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_20\[1726] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_19\[1727] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_18\[1728] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_17\[1729] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_16\[1730] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_15\[1731] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_14\[1732] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_13\[1733] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_12\[1734] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_11\[1735] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_10\[1736] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_9\[1737] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_8\[1738] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_7\[1739] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_6\[1740] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_5\[1741] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_4\[1742] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_3\[1743] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_2\[1744] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_1\[1745] = \BlocoPWM3:PWMUDB:MODIN7_1\[1746]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODIN7_1\[1746] = \BlocoPWM3:PWMUDB:dith_count_1\[1553]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:a_0\[1747] = \BlocoPWM3:PWMUDB:MODIN7_0\[1748]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODIN7_0\[1748] = \BlocoPWM3:PWMUDB:dith_count_0\[1555]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1880] = one[4]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1881] = one[4]
Removing Rhs of wire Net_398[1882] = \BlocoPWM3:Net_96\[1679]
Removing Rhs of wire \QuadDec3:Net_1275\[1892] = \QuadDec3:Cnt16:Net_49\[1893]
Removing Rhs of wire \QuadDec3:Net_1275\[1892] = \QuadDec3:Cnt16:CounterUDB:tc_reg_i\[1949]
Removing Lhs of wire \QuadDec3:Cnt16:Net_89\[1895] = \QuadDec3:Net_1251\[1896]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_1\[1905] = zero[7]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_0\[1906] = zero[7]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:ctrl_enable\[1918] = \QuadDec3:Cnt16:CounterUDB:control_7\[1910]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:capt_rising\[1920] = zero[7]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:capt_falling\[1921] = \QuadDec3:Cnt16:CounterUDB:prevCapture\[1919]
Removing Rhs of wire \QuadDec3:Net_1260\[1925] = \QuadDec3:bQuadDec:state_2\[2063]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:final_enable\[1927] = \QuadDec3:Cnt16:CounterUDB:control_7\[1910]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:counter_enable\[1928] = \QuadDec3:Cnt16:CounterUDB:control_7\[1910]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_0\[1929] = \QuadDec3:Cnt16:CounterUDB:cmp_out_status\[1930]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_1\[1931] = \QuadDec3:Cnt16:CounterUDB:per_zero\[1932]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_2\[1933] = \QuadDec3:Cnt16:CounterUDB:overflow_status\[1934]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_3\[1935] = \QuadDec3:Cnt16:CounterUDB:underflow_status\[1936]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:status_4\[1937] = \QuadDec3:Cnt16:CounterUDB:hwCapture\[1923]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_5\[1938] = \QuadDec3:Cnt16:CounterUDB:fifo_full\[1939]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_6\[1940] = \QuadDec3:Cnt16:CounterUDB:fifo_nempty\[1941]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:overflow\[1943] = \QuadDec3:Cnt16:CounterUDB:per_FF\[1944]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:underflow\[1945] = \QuadDec3:Cnt16:CounterUDB:status_1\[1931]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:tc_i\[1948] = \QuadDec3:Cnt16:CounterUDB:reload_tc\[1926]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:cmp_out_i\[1950] = \QuadDec3:Cnt16:CounterUDB:cmp_equal\[1951]
Removing Rhs of wire \QuadDec3:Net_1264\[1954] = \QuadDec3:Cnt16:CounterUDB:cmp_out_reg_i\[1953]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:dp_dir\[1958] = \QuadDec3:Net_1251\[1896]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:cs_addr_2\[1959] = \QuadDec3:Net_1251\[1896]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:cs_addr_1\[1960] = \QuadDec3:Cnt16:CounterUDB:count_enable\[1957]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:cs_addr_0\[1961] = \QuadDec3:Cnt16:CounterUDB:reload\[1924]
Removing Lhs of wire \QuadDec3:Net_1290\[2038] = \QuadDec3:Net_1275\[1892]
Removing Lhs of wire \QuadDec3:bQuadDec:index_filt\[2061] = \QuadDec3:Net_1232\[2062]
Removing Lhs of wire \QuadDec3:Net_1232\[2062] = one[4]
Removing Rhs of wire \QuadDec3:bQuadDec:error\[2064] = \QuadDec3:bQuadDec:state_3\[2065]
Removing Lhs of wire \QuadDec3:bQuadDec:status_0\[2068] = \QuadDec3:Net_530\[2069]
Removing Lhs of wire \QuadDec3:bQuadDec:status_1\[2070] = \QuadDec3:Net_611\[2071]
Removing Lhs of wire \QuadDec3:bQuadDec:status_2\[2072] = \QuadDec3:Net_1260\[1925]
Removing Lhs of wire \QuadDec3:bQuadDec:status_3\[2073] = \QuadDec3:bQuadDec:error\[2064]
Removing Lhs of wire \QuadDec3:bQuadDec:status_4\[2074] = zero[7]
Removing Lhs of wire \QuadDec3:bQuadDec:status_5\[2075] = zero[7]
Removing Lhs of wire \QuadDec3:bQuadDec:status_6\[2076] = zero[7]
Removing Lhs of wire \QuadDec3:Net_1229\[2080] = one[4]
Removing Lhs of wire \QuadDec3:Net_1272\[2081] = \QuadDec3:Net_1264\[1954]
Removing Lhs of wire tmpOE__qa3_net_0[2084] = one[4]
Removing Lhs of wire tmpOE__qb3_net_0[2089] = one[4]
Removing Lhs of wire tmpOE__pwm3_net_0[2094] = one[4]
Removing Lhs of wire tmpOE__dir3_net_0[2100] = one[4]
Removing Lhs of wire Net_69[2105] = one[4]
Removing Lhs of wire tmpOE__slp3_net_0[2107] = one[4]
Removing Lhs of wire Net_70[2112] = zero[7]
Removing Rhs of wire Net_71[2114] = \TimerMotores:Net_55\[2115]
Removing Lhs of wire \TimerMotores:TimerUDB:ctrl_enable\[2132] = \TimerMotores:TimerUDB:control_7\[2124]
Removing Lhs of wire \TimerMotores:TimerUDB:ctrl_cmode_1\[2134] = zero[7]
Removing Rhs of wire \TimerMotores:TimerUDB:timer_enable\[2143] = \TimerMotores:TimerUDB:runmode_enable\[2155]
Removing Rhs of wire \TimerMotores:TimerUDB:run_mode\[2144] = \TimerMotores:TimerUDB:hwEnable\[2145]
Removing Lhs of wire \TimerMotores:TimerUDB:run_mode\[2144] = \TimerMotores:TimerUDB:control_7\[2124]
Removing Lhs of wire \TimerMotores:TimerUDB:trigger_enable\[2147] = one[4]
Removing Lhs of wire \TimerMotores:TimerUDB:tc_i\[2149] = \TimerMotores:TimerUDB:status_tc\[2146]
Removing Lhs of wire \TimerMotores:TimerUDB:capt_fifo_load_int\[2154] = \TimerMotores:TimerUDB:capt_fifo_load\[2142]
Removing Lhs of wire \TimerMotores:TimerUDB:status_6\[2157] = zero[7]
Removing Lhs of wire \TimerMotores:TimerUDB:status_5\[2158] = zero[7]
Removing Lhs of wire \TimerMotores:TimerUDB:status_4\[2159] = zero[7]
Removing Lhs of wire \TimerMotores:TimerUDB:status_0\[2160] = \TimerMotores:TimerUDB:status_tc\[2146]
Removing Lhs of wire \TimerMotores:TimerUDB:status_1\[2161] = \TimerMotores:TimerUDB:capt_fifo_load\[2142]
Removing Rhs of wire \TimerMotores:TimerUDB:status_2\[2162] = \TimerMotores:TimerUDB:fifo_full\[2163]
Removing Rhs of wire \TimerMotores:TimerUDB:status_3\[2164] = \TimerMotores:TimerUDB:fifo_nempty\[2165]
Removing Lhs of wire \TimerMotores:TimerUDB:cs_addr_2\[2167] = zero[7]
Removing Lhs of wire \TimerMotores:TimerUDB:cs_addr_1\[2168] = \TimerMotores:TimerUDB:trig_reg\[2156]
Removing Lhs of wire \TimerMotores:TimerUDB:cs_addr_0\[2169] = \TimerMotores:TimerUDB:per_zero\[2148]
Removing Lhs of wire tmpOE__led_net_0[2204] = one[4]
Removing Lhs of wire Net_658[2210] = zero[7]
Removing Rhs of wire Net_78[2212] = \TimerCinematico:Net_55\[2213]
Removing Lhs of wire \TimerCinematico:TimerUDB:ctrl_enable\[2229] = \TimerCinematico:TimerUDB:control_7\[2221]
Removing Lhs of wire \TimerCinematico:TimerUDB:ctrl_cmode_1\[2231] = zero[7]
Removing Rhs of wire \TimerCinematico:TimerUDB:timer_enable\[2240] = \TimerCinematico:TimerUDB:runmode_enable\[2252]
Removing Rhs of wire \TimerCinematico:TimerUDB:run_mode\[2241] = \TimerCinematico:TimerUDB:hwEnable\[2242]
Removing Lhs of wire \TimerCinematico:TimerUDB:run_mode\[2241] = \TimerCinematico:TimerUDB:control_7\[2221]
Removing Lhs of wire \TimerCinematico:TimerUDB:trigger_enable\[2244] = one[4]
Removing Lhs of wire \TimerCinematico:TimerUDB:tc_i\[2246] = \TimerCinematico:TimerUDB:status_tc\[2243]
Removing Lhs of wire \TimerCinematico:TimerUDB:capt_fifo_load_int\[2251] = \TimerCinematico:TimerUDB:capt_fifo_load\[2239]
Removing Lhs of wire \TimerCinematico:TimerUDB:status_6\[2254] = zero[7]
Removing Lhs of wire \TimerCinematico:TimerUDB:status_5\[2255] = zero[7]
Removing Lhs of wire \TimerCinematico:TimerUDB:status_4\[2256] = zero[7]
Removing Lhs of wire \TimerCinematico:TimerUDB:status_0\[2257] = \TimerCinematico:TimerUDB:status_tc\[2243]
Removing Lhs of wire \TimerCinematico:TimerUDB:status_1\[2258] = \TimerCinematico:TimerUDB:capt_fifo_load\[2239]
Removing Rhs of wire \TimerCinematico:TimerUDB:status_2\[2259] = \TimerCinematico:TimerUDB:fifo_full\[2260]
Removing Rhs of wire \TimerCinematico:TimerUDB:status_3\[2261] = \TimerCinematico:TimerUDB:fifo_nempty\[2262]
Removing Lhs of wire \TimerCinematico:TimerUDB:cs_addr_2\[2264] = zero[7]
Removing Lhs of wire \TimerCinematico:TimerUDB:cs_addr_1\[2265] = \TimerCinematico:TimerUDB:trig_reg\[2253]
Removing Lhs of wire \TimerCinematico:TimerUDB:cs_addr_0\[2266] = \TimerCinematico:TimerUDB:per_zero\[2245]
Removing Lhs of wire tmpOE__dir1_net_0[2301] = one[4]
Removing Lhs of wire tmpOE__CANRX_net_0[2307] = one[4]
Removing Lhs of wire tmpOE__CANTX_net_0[2313] = one[4]
Removing Lhs of wire \BlocoPWM2:PWMUDB:min_kill_reg\\D\[2327] = one[4]
Removing Lhs of wire \BlocoPWM2:PWMUDB:prevCapture\\D\[2328] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:trig_last\\D\[2329] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:ltch_kill_reg\\D\[2332] = one[4]
Removing Lhs of wire \BlocoPWM2:PWMUDB:prevCompare1\\D\[2335] = \BlocoPWM2:PWMUDB:cmp1\[68]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cmp1_status_reg\\D\[2336] = \BlocoPWM2:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \BlocoPWM2:PWMUDB:cmp2_status_reg\\D\[2337] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:pwm_i_reg\\D\[2339] = \BlocoPWM2:PWMUDB:pwm_i\[168]
Removing Lhs of wire \BlocoPWM2:PWMUDB:pwm1_i_reg\\D\[2340] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:pwm2_i_reg\\D\[2341] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:tc_i_reg\\D\[2342] = \BlocoPWM2:PWMUDB:status_2\[63]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:prevCapture\\D\[2344] = zero[7]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:overflow_reg_i\\D\[2345] = \QuadDec2:Cnt16:CounterUDB:overflow\[439]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:underflow_reg_i\\D\[2346] = \QuadDec2:Cnt16:CounterUDB:status_1\[427]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:tc_reg_i\\D\[2347] = \QuadDec2:Cnt16:CounterUDB:reload_tc\[422]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:prevCompare\\D\[2348] = \QuadDec2:Cnt16:CounterUDB:cmp_out_i\[446]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2349] = \QuadDec2:Cnt16:CounterUDB:cmp_out_i\[446]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:count_stored_i\\D\[2350] = \QuadDec2:Net_1203\[452]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2358] = zero[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2373] = \UART:BUART:rx_bitclk_pre\[724]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2382] = \UART:BUART:rx_parity_error_pre\[801]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2383] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:min_kill_reg\\D\[2387] = one[4]
Removing Lhs of wire \BlocoPWM1:PWMUDB:prevCapture\\D\[2388] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:trig_last\\D\[2389] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:ltch_kill_reg\\D\[2392] = one[4]
Removing Lhs of wire \BlocoPWM1:PWMUDB:prevCompare1\\D\[2395] = \BlocoPWM1:PWMUDB:cmp1\[973]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cmp1_status_reg\\D\[2396] = \BlocoPWM1:PWMUDB:cmp1_status\[974]
Removing Lhs of wire \BlocoPWM1:PWMUDB:cmp2_status_reg\\D\[2397] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:pwm_i_reg\\D\[2399] = \BlocoPWM1:PWMUDB:pwm_i\[1073]
Removing Lhs of wire \BlocoPWM1:PWMUDB:pwm1_i_reg\\D\[2400] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:pwm2_i_reg\\D\[2401] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:tc_i_reg\\D\[2402] = \BlocoPWM1:PWMUDB:status_2\[968]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:prevCapture\\D\[2404] = zero[7]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:overflow_reg_i\\D\[2405] = \QuadDec1:Cnt16:CounterUDB:overflow\[1344]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:underflow_reg_i\\D\[2406] = \QuadDec1:Cnt16:CounterUDB:status_1\[1332]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:tc_reg_i\\D\[2407] = \QuadDec1:Cnt16:CounterUDB:reload_tc\[1327]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:prevCompare\\D\[2408] = \QuadDec1:Cnt16:CounterUDB:cmp_out_i\[1351]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2409] = \QuadDec1:Cnt16:CounterUDB:cmp_out_i\[1351]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:count_stored_i\\D\[2410] = \QuadDec1:Net_1203\[1357]
Removing Lhs of wire \BlocoPWM3:PWMUDB:min_kill_reg\\D\[2418] = one[4]
Removing Lhs of wire \BlocoPWM3:PWMUDB:prevCapture\\D\[2419] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:trig_last\\D\[2420] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:ltch_kill_reg\\D\[2423] = one[4]
Removing Lhs of wire \BlocoPWM3:PWMUDB:prevCompare1\\D\[2426] = \BlocoPWM3:PWMUDB:cmp1\[1572]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cmp1_status_reg\\D\[2427] = \BlocoPWM3:PWMUDB:cmp1_status\[1573]
Removing Lhs of wire \BlocoPWM3:PWMUDB:cmp2_status_reg\\D\[2428] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:pwm_i_reg\\D\[2430] = \BlocoPWM3:PWMUDB:pwm_i\[1672]
Removing Lhs of wire \BlocoPWM3:PWMUDB:pwm1_i_reg\\D\[2431] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:pwm2_i_reg\\D\[2432] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:tc_i_reg\\D\[2433] = \BlocoPWM3:PWMUDB:status_2\[1567]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:prevCapture\\D\[2435] = zero[7]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:overflow_reg_i\\D\[2436] = \QuadDec3:Cnt16:CounterUDB:overflow\[1943]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:underflow_reg_i\\D\[2437] = \QuadDec3:Cnt16:CounterUDB:status_1\[1931]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:tc_reg_i\\D\[2438] = \QuadDec3:Cnt16:CounterUDB:reload_tc\[1926]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:prevCompare\\D\[2439] = \QuadDec3:Cnt16:CounterUDB:cmp_out_i\[1950]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2440] = \QuadDec3:Cnt16:CounterUDB:cmp_out_i\[1950]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:count_stored_i\\D\[2441] = \QuadDec3:Net_1203\[1956]
Removing Lhs of wire \TimerMotores:TimerUDB:capture_last\\D\[2449] = zero[7]
Removing Lhs of wire \TimerMotores:TimerUDB:tc_reg_i\\D\[2450] = \TimerMotores:TimerUDB:status_tc\[2146]
Removing Lhs of wire \TimerMotores:TimerUDB:hwEnable_reg\\D\[2451] = \TimerMotores:TimerUDB:control_7\[2124]
Removing Lhs of wire \TimerMotores:TimerUDB:capture_out_reg_i\\D\[2452] = \TimerMotores:TimerUDB:capt_fifo_load\[2142]
Removing Lhs of wire \TimerCinematico:TimerUDB:capture_last\\D\[2453] = zero[7]
Removing Lhs of wire \TimerCinematico:TimerUDB:tc_reg_i\\D\[2454] = \TimerCinematico:TimerUDB:status_tc\[2243]
Removing Lhs of wire \TimerCinematico:TimerUDB:hwEnable_reg\\D\[2455] = \TimerCinematico:TimerUDB:control_7\[2221]
Removing Lhs of wire \TimerCinematico:TimerUDB:capture_out_reg_i\\D\[2456] = \TimerCinematico:TimerUDB:capt_fifo_load\[2239]

------------------------------------------------------
Aliased 0 equations, 553 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:cmp1\' (cost = 0):
\BlocoPWM2:PWMUDB:cmp1\ <= (\BlocoPWM2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BlocoPWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \BlocoPWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BlocoPWM2:PWMUDB:dith_count_1\ and \BlocoPWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec2:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec2:Cnt16:CounterUDB:status_1\
	OR \QuadDec2:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec2:bQuadDec:A_j\' (cost = 1):
\QuadDec2:bQuadDec:A_j\ <= ((\QuadDec2:bQuadDec:quad_A_delayed_0\ and \QuadDec2:bQuadDec:quad_A_delayed_1\ and \QuadDec2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec2:bQuadDec:A_k\' (cost = 3):
\QuadDec2:bQuadDec:A_k\ <= ((not \QuadDec2:bQuadDec:quad_A_delayed_0\ and not \QuadDec2:bQuadDec:quad_A_delayed_1\ and not \QuadDec2:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec2:bQuadDec:B_j\' (cost = 1):
\QuadDec2:bQuadDec:B_j\ <= ((\QuadDec2:bQuadDec:quad_B_delayed_0\ and \QuadDec2:bQuadDec:quad_B_delayed_1\ and \QuadDec2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec2:bQuadDec:B_k\' (cost = 3):
\QuadDec2:bQuadDec:B_k\ <= ((not \QuadDec2:bQuadDec:quad_B_delayed_0\ and not \QuadDec2:bQuadDec:quad_B_delayed_1\ and not \QuadDec2:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec2:Net_1151\' (cost = 0):
\QuadDec2:Net_1151\ <= (not \QuadDec2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec2:Net_1287\' (cost = 0):
\QuadDec2:Net_1287\ <= (not \QuadDec2:Net_1264\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:cmp1\' (cost = 0):
\BlocoPWM1:PWMUDB:cmp1\ <= (\BlocoPWM1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BlocoPWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \BlocoPWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BlocoPWM1:PWMUDB:dith_count_1\ and \BlocoPWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec1:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec1:Cnt16:CounterUDB:status_1\
	OR \QuadDec1:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec1:bQuadDec:A_j\' (cost = 1):
\QuadDec1:bQuadDec:A_j\ <= ((\QuadDec1:bQuadDec:quad_A_delayed_0\ and \QuadDec1:bQuadDec:quad_A_delayed_1\ and \QuadDec1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec1:bQuadDec:A_k\' (cost = 3):
\QuadDec1:bQuadDec:A_k\ <= ((not \QuadDec1:bQuadDec:quad_A_delayed_0\ and not \QuadDec1:bQuadDec:quad_A_delayed_1\ and not \QuadDec1:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec1:bQuadDec:B_j\' (cost = 1):
\QuadDec1:bQuadDec:B_j\ <= ((\QuadDec1:bQuadDec:quad_B_delayed_0\ and \QuadDec1:bQuadDec:quad_B_delayed_1\ and \QuadDec1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec1:bQuadDec:B_k\' (cost = 3):
\QuadDec1:bQuadDec:B_k\ <= ((not \QuadDec1:bQuadDec:quad_B_delayed_0\ and not \QuadDec1:bQuadDec:quad_B_delayed_1\ and not \QuadDec1:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec1:Net_1151\' (cost = 0):
\QuadDec1:Net_1151\ <= (not \QuadDec1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec1:Net_1287\' (cost = 0):
\QuadDec1:Net_1287\ <= (not \QuadDec1:Net_1264\);

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:cmp1\' (cost = 0):
\BlocoPWM3:PWMUDB:cmp1\ <= (\BlocoPWM3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BlocoPWM3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \BlocoPWM3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BlocoPWM3:PWMUDB:dith_count_1\ and \BlocoPWM3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\QuadDec3:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec3:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec3:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec3:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec3:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec3:Cnt16:CounterUDB:status_1\
	OR \QuadDec3:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec3:bQuadDec:A_j\' (cost = 1):
\QuadDec3:bQuadDec:A_j\ <= ((\QuadDec3:bQuadDec:quad_A_delayed_0\ and \QuadDec3:bQuadDec:quad_A_delayed_1\ and \QuadDec3:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec3:bQuadDec:A_k\' (cost = 3):
\QuadDec3:bQuadDec:A_k\ <= ((not \QuadDec3:bQuadDec:quad_A_delayed_0\ and not \QuadDec3:bQuadDec:quad_A_delayed_1\ and not \QuadDec3:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec3:bQuadDec:B_j\' (cost = 1):
\QuadDec3:bQuadDec:B_j\ <= ((\QuadDec3:bQuadDec:quad_B_delayed_0\ and \QuadDec3:bQuadDec:quad_B_delayed_1\ and \QuadDec3:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec3:bQuadDec:B_k\' (cost = 3):
\QuadDec3:bQuadDec:B_k\ <= ((not \QuadDec3:bQuadDec:quad_B_delayed_0\ and not \QuadDec3:bQuadDec:quad_B_delayed_1\ and not \QuadDec3:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec3:Net_1151\' (cost = 0):
\QuadDec3:Net_1151\ <= (not \QuadDec3:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec3:Net_1287\' (cost = 0):
\QuadDec3:Net_1287\ <= (not \QuadDec3:Net_1264\);

Note:  Expanding virtual equation for '\TimerMotores:TimerUDB:fifo_load_polarized\' (cost = 0):
\TimerMotores:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TimerMotores:TimerUDB:timer_enable\' (cost = 0):
\TimerMotores:TimerUDB:timer_enable\ <= (\TimerMotores:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\TimerCinematico:TimerUDB:fifo_load_polarized\' (cost = 0):
\TimerCinematico:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\TimerCinematico:TimerUDB:timer_enable\' (cost = 0):
\TimerCinematico:TimerUDB:timer_enable\ <= (\TimerCinematico:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \BlocoPWM2:PWMUDB:dith_count_0\ and \BlocoPWM2:PWMUDB:dith_count_1\)
	OR (not \BlocoPWM2:PWMUDB:dith_count_1\ and \BlocoPWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec2:Net_1248\' (cost = 2):
\QuadDec2:Net_1248\ <= ((not \QuadDec2:Net_1264\ and \QuadDec2:Net_1275\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \BlocoPWM1:PWMUDB:dith_count_0\ and \BlocoPWM1:PWMUDB:dith_count_1\)
	OR (not \BlocoPWM1:PWMUDB:dith_count_1\ and \BlocoPWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec1:Net_1248\' (cost = 2):
\QuadDec1:Net_1248\ <= ((not \QuadDec1:Net_1264\ and \QuadDec1:Net_1275\));

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \BlocoPWM3:PWMUDB:dith_count_0\ and \BlocoPWM3:PWMUDB:dith_count_1\)
	OR (not \BlocoPWM3:PWMUDB:dith_count_1\ and \BlocoPWM3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec3:Net_1248\' (cost = 2):
\QuadDec3:Net_1248\ <= ((not \QuadDec3:Net_1264\ and \QuadDec3:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_25 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_25 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_25 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_25 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_25 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 136 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BlocoPWM2:PWMUDB:final_capture\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \BlocoPWM1:PWMUDB:final_capture\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \BlocoPWM3:PWMUDB:final_capture\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \TimerMotores:TimerUDB:capt_fifo_load\ to zero
Aliasing \TimerCinematico:TimerUDB:capt_fifo_load\ to zero
Aliasing \BlocoPWM2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \BlocoPWM1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \BlocoPWM3:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \BlocoPWM2:PWMUDB:final_capture\[86] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[347] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[357] = zero[7]
Removing Lhs of wire \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[367] = zero[7]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:hwCapture\[419] = zero[7]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[688] = \UART:BUART:rx_bitclk\[736]
Removing Lhs of wire \UART:BUART:rx_status_0\[787] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_6\[796] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:final_capture\[991] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1252] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1262] = zero[7]
Removing Lhs of wire \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1272] = zero[7]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:hwCapture\[1324] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:final_capture\[1590] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1851] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1861] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1871] = zero[7]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:hwCapture\[1923] = zero[7]
Removing Lhs of wire \TimerMotores:TimerUDB:capt_fifo_load\[2142] = zero[7]
Removing Lhs of wire \TimerMotores:TimerUDB:trig_reg\[2156] = \TimerMotores:TimerUDB:control_7\[2124]
Removing Lhs of wire \TimerCinematico:TimerUDB:capt_fifo_load\[2239] = zero[7]
Removing Lhs of wire \TimerCinematico:TimerUDB:trig_reg\[2253] = \TimerCinematico:TimerUDB:control_7\[2221]
Removing Lhs of wire \BlocoPWM2:PWMUDB:runmode_enable\\D\[2330] = \BlocoPWM2:PWMUDB:control_7\[8]
Removing Lhs of wire \BlocoPWM2:PWMUDB:final_kill_reg\\D\[2338] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2365] = \UART:BUART:tx_ctrl_mark_last\[679]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2377] = zero[7]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2378] = zero[7]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2380] = zero[7]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2381] = \UART:BUART:rx_markspace_pre\[800]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2386] = \UART:BUART:rx_parity_bit\[806]
Removing Lhs of wire \BlocoPWM1:PWMUDB:runmode_enable\\D\[2390] = \BlocoPWM1:PWMUDB:control_7\[913]
Removing Lhs of wire \BlocoPWM1:PWMUDB:final_kill_reg\\D\[2398] = zero[7]
Removing Lhs of wire \BlocoPWM3:PWMUDB:runmode_enable\\D\[2421] = \BlocoPWM3:PWMUDB:control_7\[1512]
Removing Lhs of wire \BlocoPWM3:PWMUDB:final_kill_reg\\D\[2429] = zero[7]

------------------------------------------------------
Aliased 0 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_25 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_25 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\source\repos\teste_controlador.cydsn\teste_controlador.cyprj -dcpsoc3 teste_controlador.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.236ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Sunday, 03 May 2020 15:06:30
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\diego\source\repos\teste_controlador.cydsn\teste_controlador.cyprj -d CY8C5888LTI-LP097 teste_controlador.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BlocoPWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BlocoPWM1:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BlocoPWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \BlocoPWM2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BlocoPWM3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec3:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \TimerMotores:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TimerMotores:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \TimerCinematico:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \TimerCinematico:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock CAN_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock_1'. Fanout=4, Signal=Net_667
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=12, Signal=Net_32
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \BlocoPWM2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \BlocoPWM1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \BlocoPWM3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec3:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec3:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec3:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \TimerMotores:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \TimerMotores:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \TimerCinematico:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \TimerCinematico:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec3:Net_1264\, Duplicate of \QuadDec3:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec3:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec3:Net_1264\ (fanout=2)

    Removing \QuadDec1:Net_1264\, Duplicate of \QuadDec1:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec1:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec1:Net_1264\ (fanout=2)

    Removing \QuadDec2:Net_1264\, Duplicate of \QuadDec2:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec2:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec2:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = qa2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qa2(0)__PA ,
            fb => Net_14 ,
            pad => qa2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = qb2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qb2(0)__PA ,
            fb => Net_15 ,
            pad => qb2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pwm2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm2(0)__PA ,
            pin_input => Net_339 ,
            pad => pwm2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_25 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_20 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dir2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dir2(0)__PA ,
            pad => dir2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = slp2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => slp2(0)__PA ,
            pin_input => __ONE__ ,
            pad => slp2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = qa1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qa1(0)__PA ,
            fb => Net_47 ,
            pad => qa1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = qb1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qb1(0)__PA ,
            fb => Net_48 ,
            pad => qb1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pwm1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm1(0)__PA ,
            pin_input => Net_315 ,
            pad => pwm1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = slp1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => slp1(0)__PA ,
            pin_input => __ONE__ ,
            pad => slp1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = qa3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qa3(0)__PA ,
            fb => Net_65 ,
            pad => qa3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = qb3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => qb3(0)__PA ,
            fb => Net_66 ,
            pad => qb3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pwm3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm3(0)__PA ,
            pin_input => Net_398 ,
            pad => pwm3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dir3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dir3(0)__PA ,
            pad => dir3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = slp3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => slp3(0)__PA ,
            pin_input => __ONE__ ,
            pad => slp3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => led(0)__PA ,
            pad => led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dir1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dir1(0)__PA ,
            pad => dir1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CANRX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CANRX(0)__PA ,
            fb => Net_11 ,
            pad => CANRX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CANTX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CANTX(0)__PA ,
            pin_input => Net_12 ,
            pad => CANTX(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\BlocoPWM2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM2:PWMUDB:runmode_enable\ * \BlocoPWM2:PWMUDB:tc_i\
        );
        Output = \BlocoPWM2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec2:Net_1260\ * !\QuadDec2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec2:Net_1203\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1275\ * \QuadDec2:Net_1251\ * 
              !\QuadDec2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1275\ * !\QuadDec2:Net_1251\ * 
              !\QuadDec2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec2:Net_611\ (fanout=1)

    MacroCell: Name=Net_20, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_20 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_25 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\BlocoPWM1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM1:PWMUDB:runmode_enable\ * \BlocoPWM1:PWMUDB:tc_i\
        );
        Output = \BlocoPWM1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec1:Net_1260\ * !\QuadDec1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec1:Net_1203\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1275\ * \QuadDec1:Net_1251\ * 
              !\QuadDec1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1275\ * !\QuadDec1:Net_1251\ * 
              !\QuadDec1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec1:Net_611\ (fanout=1)

    MacroCell: Name=\BlocoPWM3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM3:PWMUDB:runmode_enable\ * \BlocoPWM3:PWMUDB:tc_i\
        );
        Output = \BlocoPWM3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec3:Net_1260\ * !\QuadDec3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec3:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec3:Net_1203\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec3:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1275\ * \QuadDec3:Net_1251\ * 
              !\QuadDec3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec3:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec3:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1275\ * !\QuadDec3:Net_1251\ * 
              !\QuadDec3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec3:Net_611\ (fanout=1)

    MacroCell: Name=\TimerMotores:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerMotores:TimerUDB:control_7\ * 
              \TimerMotores:TimerUDB:per_zero\
        );
        Output = \TimerMotores:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\TimerCinematico:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerCinematico:TimerUDB:control_7\ * 
              \TimerCinematico:TimerUDB:per_zero\
        );
        Output = \TimerCinematico:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \QuadDec2:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec2:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec2:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_15
        );
        Output = \QuadDec2:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec2:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec2:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_47
        );
        Output = \QuadDec1:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec1:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec1:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48
        );
        Output = \QuadDec1:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec1:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec1:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_65
        );
        Output = \QuadDec3:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec3:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec3:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_66
        );
        Output = \QuadDec3:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec3:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec3:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\BlocoPWM2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM2:PWMUDB:control_7\
        );
        Output = \BlocoPWM2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\BlocoPWM2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM2:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\BlocoPWM2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BlocoPWM2:PWMUDB:prevCompare1\ * \BlocoPWM2:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_339, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM2:PWMUDB:runmode_enable\ * 
              \BlocoPWM2:PWMUDB:cmp1_less\
        );
        Output = Net_339 (fanout=1)

    MacroCell: Name=\QuadDec2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              !\QuadDec2:bQuadDec:quad_A_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:quad_A_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\
            + \QuadDec2:Net_1251_split\
        );
        Output = \QuadDec2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec2:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec2:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1203\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:Net_1203\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec2:bQuadDec:quad_A_filt\
            + \QuadDec2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec2:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec2:bQuadDec:quad_B_filt\
            + \QuadDec2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec2:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:error\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:error\ * \QuadDec2:bQuadDec:state_1\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              !\QuadDec2:bQuadDec:error\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_25
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_25 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_25 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_25
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_25 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_25 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_25
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\BlocoPWM1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM1:PWMUDB:control_7\
        );
        Output = \BlocoPWM1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\BlocoPWM1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM1:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\BlocoPWM1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BlocoPWM1:PWMUDB:prevCompare1\ * \BlocoPWM1:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_315, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM1:PWMUDB:runmode_enable\ * 
              \BlocoPWM1:PWMUDB:cmp1_less\
        );
        Output = Net_315 (fanout=1)

    MacroCell: Name=\QuadDec1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              !\QuadDec1:bQuadDec:quad_A_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:quad_A_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\
            + \QuadDec1:Net_1251_split\
        );
        Output = \QuadDec1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec1:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec1:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1203\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:Net_1203\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec1:bQuadDec:quad_A_filt\
            + \QuadDec1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec1:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec1:bQuadDec:quad_B_filt\
            + \QuadDec1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec1:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:error\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:error\ * \QuadDec1:bQuadDec:state_1\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              !\QuadDec1:bQuadDec:error\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\BlocoPWM3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM3:PWMUDB:control_7\
        );
        Output = \BlocoPWM3:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\BlocoPWM3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM3:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\BlocoPWM3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BlocoPWM3:PWMUDB:prevCompare1\ * \BlocoPWM3:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_398, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM3:PWMUDB:runmode_enable\ * 
              \BlocoPWM3:PWMUDB:cmp1_less\
        );
        Output = Net_398 (fanout=1)

    MacroCell: Name=\QuadDec3:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              !\QuadDec3:bQuadDec:quad_A_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:quad_A_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\
            + \QuadDec3:Net_1251_split\
        );
        Output = \QuadDec3:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec3:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec3:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec3:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1203\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec3:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:Net_1203\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec3:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec3:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec3:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec3:bQuadDec:quad_A_filt\
            + \QuadDec3:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec3:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec3:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec3:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec3:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec3:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec3:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec3:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec3:bQuadDec:quad_B_filt\
            + \QuadDec3:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec3:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec3:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec3:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec3:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:error\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec3:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec3:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:error\ * \QuadDec3:bQuadDec:state_1\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec3:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              !\QuadDec3:bQuadDec:error\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:state_0\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\BlocoPWM2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \BlocoPWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \BlocoPWM2:PWMUDB:runmode_enable\ ,
            chain_out => \BlocoPWM2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BlocoPWM2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BlocoPWM2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \BlocoPWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \BlocoPWM2:PWMUDB:runmode_enable\ ,
            cl0_comb => \BlocoPWM2:PWMUDB:cmp1_less\ ,
            z0_comb => \BlocoPWM2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \BlocoPWM2:PWMUDB:status_3\ ,
            chain_in => \BlocoPWM2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BlocoPWM2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \QuadDec2:Net_1251\ ,
            cs_addr_1 => \QuadDec2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \QuadDec2:Net_1251\ ,
            cs_addr_1 => \QuadDec2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec2:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BlocoPWM1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \BlocoPWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \BlocoPWM1:PWMUDB:runmode_enable\ ,
            chain_out => \BlocoPWM1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BlocoPWM1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BlocoPWM1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \BlocoPWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \BlocoPWM1:PWMUDB:runmode_enable\ ,
            cl0_comb => \BlocoPWM1:PWMUDB:cmp1_less\ ,
            z0_comb => \BlocoPWM1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \BlocoPWM1:PWMUDB:status_3\ ,
            chain_in => \BlocoPWM1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BlocoPWM1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \QuadDec1:Net_1251\ ,
            cs_addr_1 => \QuadDec1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \QuadDec1:Net_1251\ ,
            cs_addr_1 => \QuadDec1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec1:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\BlocoPWM3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \BlocoPWM3:PWMUDB:tc_i\ ,
            cs_addr_1 => \BlocoPWM3:PWMUDB:runmode_enable\ ,
            chain_out => \BlocoPWM3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BlocoPWM3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BlocoPWM3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \BlocoPWM3:PWMUDB:tc_i\ ,
            cs_addr_1 => \BlocoPWM3:PWMUDB:runmode_enable\ ,
            cl0_comb => \BlocoPWM3:PWMUDB:cmp1_less\ ,
            z0_comb => \BlocoPWM3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \BlocoPWM3:PWMUDB:status_3\ ,
            chain_in => \BlocoPWM3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BlocoPWM3:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \QuadDec3:Net_1251\ ,
            cs_addr_1 => \QuadDec3:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec3:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_2 => \QuadDec3:Net_1251\ ,
            cs_addr_1 => \QuadDec3:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec3:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec3:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec3:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec3:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec3:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec3:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\TimerMotores:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_667 ,
            cs_addr_1 => \TimerMotores:TimerUDB:control_7\ ,
            cs_addr_0 => \TimerMotores:TimerUDB:per_zero\ ,
            z0_comb => \TimerMotores:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TimerMotores:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TimerMotores:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\TimerCinematico:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_667 ,
            cs_addr_1 => \TimerCinematico:TimerUDB:control_7\ ,
            cs_addr_0 => \TimerCinematico:TimerUDB:per_zero\ ,
            z0_comb => \TimerCinematico:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \TimerCinematico:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \TimerCinematico:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\BlocoPWM2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_32 ,
            status_3 => \BlocoPWM2:PWMUDB:status_3\ ,
            status_2 => \BlocoPWM2:PWMUDB:status_2\ ,
            status_0 => \BlocoPWM2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec2:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec2:Net_1260\ ,
            clock => Net_32 ,
            status_6 => \QuadDec2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec2:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_32 ,
            status_3 => \QuadDec2:bQuadDec:error\ ,
            status_2 => \QuadDec2:Net_1260\ ,
            status_1 => \QuadDec2:Net_611\ ,
            status_0 => \QuadDec2:Net_530\ ,
            interrupt => Net_17 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BlocoPWM1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_32 ,
            status_3 => \BlocoPWM1:PWMUDB:status_3\ ,
            status_2 => \BlocoPWM1:PWMUDB:status_2\ ,
            status_0 => \BlocoPWM1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec1:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec1:Net_1260\ ,
            clock => Net_32 ,
            status_6 => \QuadDec1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec1:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_32 ,
            status_3 => \QuadDec1:bQuadDec:error\ ,
            status_2 => \QuadDec1:Net_1260\ ,
            status_1 => \QuadDec1:Net_611\ ,
            status_0 => \QuadDec1:Net_530\ ,
            interrupt => Net_50 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BlocoPWM3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_32 ,
            status_3 => \BlocoPWM3:PWMUDB:status_3\ ,
            status_2 => \BlocoPWM3:PWMUDB:status_2\ ,
            status_0 => \BlocoPWM3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec3:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec3:Net_1260\ ,
            clock => Net_32 ,
            status_6 => \QuadDec3:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec3:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec3:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec3:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec3:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec3:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec3:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_32 ,
            status_3 => \QuadDec3:bQuadDec:error\ ,
            status_2 => \QuadDec3:Net_1260\ ,
            status_1 => \QuadDec3:Net_611\ ,
            status_0 => \QuadDec3:Net_530\ ,
            interrupt => Net_68 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TimerMotores:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_667 ,
            status_3 => \TimerMotores:TimerUDB:status_3\ ,
            status_2 => \TimerMotores:TimerUDB:status_2\ ,
            status_0 => \TimerMotores:TimerUDB:status_tc\ ,
            interrupt => Net_71 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TimerCinematico:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_667 ,
            status_3 => \TimerCinematico:TimerUDB:status_3\ ,
            status_2 => \TimerCinematico:TimerUDB:status_2\ ,
            status_0 => \TimerCinematico:TimerUDB:status_tc\ ,
            interrupt => Net_78 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\BlocoPWM2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \BlocoPWM2:PWMUDB:control_7\ ,
            control_6 => \BlocoPWM2:PWMUDB:control_6\ ,
            control_5 => \BlocoPWM2:PWMUDB:control_5\ ,
            control_4 => \BlocoPWM2:PWMUDB:control_4\ ,
            control_3 => \BlocoPWM2:PWMUDB:control_3\ ,
            control_2 => \BlocoPWM2:PWMUDB:control_2\ ,
            control_1 => \BlocoPWM2:PWMUDB:control_1\ ,
            control_0 => \BlocoPWM2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \QuadDec2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\BlocoPWM1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \BlocoPWM1:PWMUDB:control_7\ ,
            control_6 => \BlocoPWM1:PWMUDB:control_6\ ,
            control_5 => \BlocoPWM1:PWMUDB:control_5\ ,
            control_4 => \BlocoPWM1:PWMUDB:control_4\ ,
            control_3 => \BlocoPWM1:PWMUDB:control_3\ ,
            control_2 => \BlocoPWM1:PWMUDB:control_2\ ,
            control_1 => \BlocoPWM1:PWMUDB:control_1\ ,
            control_0 => \BlocoPWM1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \QuadDec1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\BlocoPWM3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \BlocoPWM3:PWMUDB:control_7\ ,
            control_6 => \BlocoPWM3:PWMUDB:control_6\ ,
            control_5 => \BlocoPWM3:PWMUDB:control_5\ ,
            control_4 => \BlocoPWM3:PWMUDB:control_4\ ,
            control_3 => \BlocoPWM3:PWMUDB:control_3\ ,
            control_2 => \BlocoPWM3:PWMUDB:control_2\ ,
            control_1 => \BlocoPWM3:PWMUDB:control_1\ ,
            control_0 => \BlocoPWM3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_32 ,
            control_7 => \QuadDec3:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec3:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec3:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec3:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec3:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec3:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec3:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec3:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TimerMotores:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_667 ,
            control_7 => \TimerMotores:TimerUDB:control_7\ ,
            control_6 => \TimerMotores:TimerUDB:control_6\ ,
            control_5 => \TimerMotores:TimerUDB:control_5\ ,
            control_4 => \TimerMotores:TimerUDB:control_4\ ,
            control_3 => \TimerMotores:TimerUDB:control_3\ ,
            control_2 => \TimerMotores:TimerUDB:control_2\ ,
            control_1 => \TimerMotores:TimerUDB:control_1\ ,
            control_0 => \TimerMotores:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TimerCinematico:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_667 ,
            control_7 => \TimerCinematico:TimerUDB:control_7\ ,
            control_6 => \TimerCinematico:TimerUDB:control_6\ ,
            control_5 => \TimerCinematico:TimerUDB:control_5\ ,
            control_4 => \TimerCinematico:TimerUDB:control_4\ ,
            control_3 => \TimerCinematico:TimerUDB:control_3\ ,
            control_2 => \TimerCinematico:TimerUDB:control_2\ ,
            control_1 => \TimerCinematico:TimerUDB:control_1\ ,
            control_0 => \TimerCinematico:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\QuadDec2:isr\
        PORT MAP (
            interrupt => Net_17 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec1:isr\
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec3:isr\
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_timer_motores
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_timer_cinematico
        PORT MAP (
            interrupt => Net_78 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_2055 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   23 :   25 :   48 : 47.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  123 :   69 :  192 : 64.06 %
  Unique P-terms              :  211 :  173 :  384 : 54.95 %
  Total P-terms               :  226 :      :      :        
  Datapath Cells              :   17 :    7 :   24 : 70.83 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    StatusI Registers         :   13 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    8 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.265ms
Tech Mapping phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : CANRX(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CANTX(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : dir1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : dir2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : dir3(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : led(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : pwm1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : pwm2(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : pwm3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : qa1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : qa2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : qa3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : qb1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : qb2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : qb3(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : slp1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : slp2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : slp3(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.64
                   Pterms :            4.72
               Macrocells :            2.62
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       9.63 :       5.13
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_25
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_25 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_25 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_25 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_25
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_25 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_25 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_25
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BlocoPWM1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \BlocoPWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \BlocoPWM1:PWMUDB:runmode_enable\ ,
        cl0_comb => \BlocoPWM1:PWMUDB:cmp1_less\ ,
        z0_comb => \BlocoPWM1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \BlocoPWM1:PWMUDB:status_3\ ,
        chain_in => \BlocoPWM1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BlocoPWM1:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\BlocoPWM1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BlocoPWM1:PWMUDB:prevCompare1\ * \BlocoPWM1:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec3:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              !\QuadDec3:bQuadDec:error\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\BlocoPWM1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_32 ,
        status_3 => \BlocoPWM1:PWMUDB:status_3\ ,
        status_2 => \BlocoPWM1:PWMUDB:status_2\ ,
        status_0 => \BlocoPWM1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \QuadDec3:Net_1251\ ,
        cs_addr_1 => \QuadDec3:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec3:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Net_1203\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:Net_1203\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_398, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM3:PWMUDB:runmode_enable\ * 
              \BlocoPWM3:PWMUDB:cmp1_less\
        );
        Output = Net_398 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BlocoPWM3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM3:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\BlocoPWM3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BlocoPWM3:PWMUDB:prevCompare1\ * \BlocoPWM3:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BlocoPWM3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM3:PWMUDB:runmode_enable\ * \BlocoPWM3:PWMUDB:tc_i\
        );
        Output = \BlocoPWM3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BlocoPWM3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \BlocoPWM3:PWMUDB:tc_i\ ,
        cs_addr_1 => \BlocoPWM3:PWMUDB:runmode_enable\ ,
        cl0_comb => \BlocoPWM3:PWMUDB:cmp1_less\ ,
        z0_comb => \BlocoPWM3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \BlocoPWM3:PWMUDB:status_3\ ,
        chain_in => \BlocoPWM3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BlocoPWM3:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\BlocoPWM3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_32 ,
        status_3 => \BlocoPWM3:PWMUDB:status_3\ ,
        status_2 => \BlocoPWM3:PWMUDB:status_2\ ,
        status_0 => \BlocoPWM3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec1:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec3:Net_1251\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              !\QuadDec3:bQuadDec:quad_A_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:quad_A_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\
            + \QuadDec3:Net_1251_split\
        );
        Output = \QuadDec3:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec1:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec1:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec1:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec1:bQuadDec:quad_B_filt\
            + \QuadDec1:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec1:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec1:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec1:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_66
        );
        Output = \QuadDec3:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec1:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_20, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_20 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BlocoPWM1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM1:PWMUDB:runmode_enable\ * \BlocoPWM1:PWMUDB:tc_i\
        );
        Output = \BlocoPWM1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:error\ * \QuadDec1:bQuadDec:state_1\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec1:Net_1251\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              !\QuadDec1:bQuadDec:quad_A_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:quad_A_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\
            + \QuadDec1:Net_1251_split\
        );
        Output = \QuadDec1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\BlocoPWM1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \BlocoPWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \BlocoPWM1:PWMUDB:runmode_enable\ ,
        chain_out => \BlocoPWM1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BlocoPWM1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_315, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM1:PWMUDB:runmode_enable\ * 
              \BlocoPWM1:PWMUDB:cmp1_less\
        );
        Output = Net_315 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\TimerCinematico:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerCinematico:TimerUDB:control_7\ * 
              \TimerCinematico:TimerUDB:per_zero\
        );
        Output = \TimerCinematico:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec1:Net_1260\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:error\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BlocoPWM1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM1:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TimerCinematico:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_667 ,
        cs_addr_1 => \TimerCinematico:TimerUDB:control_7\ ,
        cs_addr_0 => \TimerCinematico:TimerUDB:per_zero\ ,
        z0_comb => \TimerCinematico:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TimerCinematico:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TimerCinematico:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\TimerCinematico:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_667 ,
        status_3 => \TimerCinematico:TimerUDB:status_3\ ,
        status_2 => \TimerCinematico:TimerUDB:status_2\ ,
        status_0 => \TimerCinematico:TimerUDB:status_tc\ ,
        interrupt => Net_78 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TimerCinematico:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_667 ,
        control_7 => \TimerCinematico:TimerUDB:control_7\ ,
        control_6 => \TimerCinematico:TimerUDB:control_6\ ,
        control_5 => \TimerCinematico:TimerUDB:control_5\ ,
        control_4 => \TimerCinematico:TimerUDB:control_4\ ,
        control_3 => \TimerCinematico:TimerUDB:control_3\ ,
        control_2 => \TimerCinematico:TimerUDB:control_2\ ,
        control_1 => \TimerCinematico:TimerUDB:control_1\ ,
        control_0 => \TimerCinematico:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Net_530\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1275\ * \QuadDec3:Net_1251\ * 
              !\QuadDec3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec3:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:Net_1260\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:error\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec3:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:error\ * \QuadDec3:bQuadDec:state_1\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \QuadDec3:Net_1251\ ,
        cs_addr_1 => \QuadDec3:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec3:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec3:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec3:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec3:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec3:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec3:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec3:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec3:Net_1260\ ,
        clock => Net_32 ,
        status_6 => \QuadDec3:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec3:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec3:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec3:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec3:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec3:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec3:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \QuadDec3:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec3:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec3:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec3:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec3:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec3:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec3:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec3:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec3:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec3:Net_1203\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1203\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Net_611\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1275\ * !\QuadDec3:Net_1251\ * 
              !\QuadDec3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec3:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BlocoPWM3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM3:PWMUDB:control_7\
        );
        Output = \BlocoPWM3:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BlocoPWM3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \BlocoPWM3:PWMUDB:tc_i\ ,
        cs_addr_1 => \BlocoPWM3:PWMUDB:runmode_enable\ ,
        chain_out => \BlocoPWM3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BlocoPWM3:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\QuadDec3:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_32 ,
        status_3 => \QuadDec3:bQuadDec:error\ ,
        status_2 => \QuadDec3:Net_1260\ ,
        status_1 => \QuadDec3:Net_611\ ,
        status_0 => \QuadDec3:Net_530\ ,
        interrupt => Net_68 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BlocoPWM3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \BlocoPWM3:PWMUDB:control_7\ ,
        control_6 => \BlocoPWM3:PWMUDB:control_6\ ,
        control_5 => \BlocoPWM3:PWMUDB:control_5\ ,
        control_4 => \BlocoPWM3:PWMUDB:control_4\ ,
        control_3 => \BlocoPWM3:PWMUDB:control_3\ ,
        control_2 => \BlocoPWM3:PWMUDB:control_2\ ,
        control_1 => \BlocoPWM3:PWMUDB:control_1\ ,
        control_0 => \BlocoPWM3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec3:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec3:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec3:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec3:bQuadDec:quad_B_filt\
            + \QuadDec3:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec3:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec3:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec3:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec3:Net_1260\ * !\QuadDec3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_65
        );
        Output = \QuadDec3:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec3:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec3:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1203\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec2:Net_1203\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:Net_1275\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec3:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec3:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\QuadDec2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \QuadDec2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1275\ * \QuadDec1:Net_1251\ * 
              !\QuadDec1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec1:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec1:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec1:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec1:bQuadDec:quad_A_filt\
            + \QuadDec1:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec1:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec1:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec1:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec1:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1275\ * !\QuadDec1:Net_1251\ * 
              !\QuadDec1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              !\QuadDec1:bQuadDec:error\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_32 ,
        status_3 => \QuadDec1:bQuadDec:error\ ,
        status_2 => \QuadDec1:Net_1260\ ,
        status_1 => \QuadDec1:Net_611\ ,
        status_0 => \QuadDec1:Net_530\ ,
        interrupt => Net_50 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BlocoPWM1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \BlocoPWM1:PWMUDB:control_7\ ,
        control_6 => \BlocoPWM1:PWMUDB:control_6\ ,
        control_5 => \BlocoPWM1:PWMUDB:control_5\ ,
        control_4 => \BlocoPWM1:PWMUDB:control_4\ ,
        control_3 => \BlocoPWM1:PWMUDB:control_3\ ,
        control_2 => \BlocoPWM1:PWMUDB:control_2\ ,
        control_1 => \BlocoPWM1:PWMUDB:control_1\ ,
        control_0 => \BlocoPWM1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec1:Net_1260\ * !\QuadDec1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec1:Net_1203\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1203\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec1:Net_1275\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec1:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec1:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec1:Net_1203\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:Net_1203\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \QuadDec1:Net_1251\ ,
        cs_addr_1 => \QuadDec1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec1:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec1:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec1:Net_1260\ ,
        clock => Net_32 ,
        status_6 => \QuadDec1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec1:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \QuadDec1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec1:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:error\ * \QuadDec2:bQuadDec:state_1\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\BlocoPWM2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM2:PWMUDB:control_7\
        );
        Output = \BlocoPWM2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \QuadDec2:Net_1251\ ,
        cs_addr_1 => \QuadDec2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\BlocoPWM2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_32 ,
        control_7 => \BlocoPWM2:PWMUDB:control_7\ ,
        control_6 => \BlocoPWM2:PWMUDB:control_6\ ,
        control_5 => \BlocoPWM2:PWMUDB:control_5\ ,
        control_4 => \BlocoPWM2:PWMUDB:control_4\ ,
        control_3 => \BlocoPWM2:PWMUDB:control_3\ ,
        control_2 => \BlocoPWM2:PWMUDB:control_2\ ,
        control_1 => \BlocoPWM2:PWMUDB:control_1\ ,
        control_0 => \BlocoPWM2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\BlocoPWM2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM2:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_339, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM2:PWMUDB:runmode_enable\ * 
              \BlocoPWM2:PWMUDB:cmp1_less\
        );
        Output = Net_339 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\BlocoPWM2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BlocoPWM2:PWMUDB:prevCompare1\ * \BlocoPWM2:PWMUDB:cmp1_less\
        );
        Output = \BlocoPWM2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BlocoPWM1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM1:PWMUDB:control_7\
        );
        Output = \BlocoPWM1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BlocoPWM2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BlocoPWM2:PWMUDB:runmode_enable\ * \BlocoPWM2:PWMUDB:tc_i\
        );
        Output = \BlocoPWM2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BlocoPWM2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \BlocoPWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \BlocoPWM2:PWMUDB:runmode_enable\ ,
        cl0_comb => \BlocoPWM2:PWMUDB:cmp1_less\ ,
        z0_comb => \BlocoPWM2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \BlocoPWM2:PWMUDB:status_3\ ,
        chain_in => \BlocoPWM2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BlocoPWM2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\BlocoPWM2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_32 ,
        status_3 => \BlocoPWM2:PWMUDB:status_3\ ,
        status_2 => \BlocoPWM2:PWMUDB:status_2\ ,
        status_0 => \BlocoPWM2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              !\QuadDec2:bQuadDec:error\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec3:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec3:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_48
        );
        Output = \QuadDec1:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec3:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec3:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec3:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec3:bQuadDec:quad_A_filt\
            + \QuadDec3:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec3:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec3:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec3:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec3:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec2:Net_1203\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:Net_1203\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec1:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_47
        );
        Output = \QuadDec1:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\TimerMotores:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TimerMotores:TimerUDB:control_7\ * 
              \TimerMotores:TimerUDB:per_zero\
        );
        Output = \TimerMotores:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\TimerMotores:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_667 ,
        cs_addr_1 => \TimerMotores:TimerUDB:control_7\ ,
        cs_addr_0 => \TimerMotores:TimerUDB:per_zero\ ,
        z0_comb => \TimerMotores:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \TimerMotores:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \TimerMotores:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TimerMotores:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_667 ,
        control_7 => \TimerMotores:TimerUDB:control_7\ ,
        control_6 => \TimerMotores:TimerUDB:control_6\ ,
        control_5 => \TimerMotores:TimerUDB:control_5\ ,
        control_4 => \TimerMotores:TimerUDB:control_4\ ,
        control_3 => \TimerMotores:TimerUDB:control_3\ ,
        control_2 => \TimerMotores:TimerUDB:control_2\ ,
        control_1 => \TimerMotores:TimerUDB:control_1\ ,
        control_0 => \TimerMotores:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \QuadDec1:Net_1251\ ,
        cs_addr_1 => \QuadDec1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\TimerMotores:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_667 ,
        status_3 => \TimerMotores:TimerUDB:status_3\ ,
        status_2 => \TimerMotores:TimerUDB:status_2\ ,
        status_0 => \TimerMotores:TimerUDB:status_tc\ ,
        interrupt => Net_71 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Net_1251\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              !\QuadDec2:bQuadDec:quad_A_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:quad_A_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\
            + \QuadDec2:Net_1251_split\
        );
        Output = \QuadDec2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec2:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec2:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec2:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec2:bQuadDec:quad_A_filt\
            + \QuadDec2:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec2:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec2:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec2:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec2:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec2:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \QuadDec2:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec2:Net_1260\ * !\QuadDec2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:Net_1260\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:error\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec2:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \QuadDec2:Net_1251\ ,
        cs_addr_1 => \QuadDec2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec2:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_15
        );
        Output = \QuadDec2:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec2:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec2:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec2:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec2:bQuadDec:quad_B_filt\
            + \QuadDec2:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec2:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec2:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec2:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec2:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec2:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BlocoPWM2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_2 => \BlocoPWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \BlocoPWM2:PWMUDB:runmode_enable\ ,
        chain_out => \BlocoPWM2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BlocoPWM2:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\QuadDec2:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec2:Net_1260\ ,
        clock => Net_32 ,
        status_6 => \QuadDec2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec2:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Net_1275\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec2:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec2:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec2:Net_530\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1275\ * \QuadDec2:Net_1251\ * 
              !\QuadDec2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec2:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec2:Net_611\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1275\ * !\QuadDec2:Net_1251\ * 
              !\QuadDec2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec2:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_32 ,
        status_3 => \QuadDec2:bQuadDec:error\ ,
        status_2 => \QuadDec2:Net_1260\ ,
        status_1 => \QuadDec2:Net_611\ ,
        status_0 => \QuadDec2:Net_530\ ,
        interrupt => Net_17 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec1:isr\
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec2:isr\
        PORT MAP (
            interrupt => Net_17 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\QuadDec3:isr\
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_timer_cinematico
        PORT MAP (
            interrupt => Net_78 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_timer_motores
        PORT MAP (
            interrupt => Net_71 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_2055 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = dir2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dir2(0)__PA ,
        pad => dir2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pwm2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm2(0)__PA ,
        pin_input => Net_339 ,
        pad => pwm2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = slp2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => slp2(0)__PA ,
        pin_input => __ONE__ ,
        pad => slp2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = qa2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qa2(0)__PA ,
        fb => Net_14 ,
        pad => qa2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = qb2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qb2(0)__PA ,
        fb => Net_15 ,
        pad => qb2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = CANTX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CANTX(0)__PA ,
        pin_input => Net_12 ,
        pad => CANTX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CANRX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CANRX(0)__PA ,
        fb => Net_11 ,
        pad => CANRX(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => led(0)__PA ,
        pad => led(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = qa3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qa3(0)__PA ,
        fb => Net_65 ,
        pad => qa3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = qb3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qb3(0)__PA ,
        fb => Net_66 ,
        pad => qb3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = slp3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => slp3(0)__PA ,
        pin_input => __ONE__ ,
        pad => slp3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = pwm3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm3(0)__PA ,
        pin_input => Net_398 ,
        pad => pwm3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = dir3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dir3(0)__PA ,
        pad => dir3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = qa1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qa1(0)__PA ,
        fb => Net_47 ,
        pad => qa1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = qb1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => qb1(0)__PA ,
        fb => Net_48 ,
        pad => qb1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = dir1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dir1(0)__PA ,
        pad => dir1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pwm1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm1(0)__PA ,
        pin_input => Net_315 ,
        pad => pwm1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_25 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_20 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = slp1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => slp1(0)__PA ,
        pin_input => __ONE__ ,
        pad => slp1(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_2054 ,
            interrupt => Net_2055 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_667 ,
            dclk_0 => Net_667_local ,
            dclk_glb_1 => Net_32 ,
            dclk_1 => Net_32_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+------------
   0 |   1 |     * |      NONE |         CMOS_OUT |  dir2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  pwm2(0) | In(Net_339)
     |   3 |     * |      NONE |         CMOS_OUT |  slp2(0) | In(__ONE__)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |   qa2(0) | FB(Net_14)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   qb2(0) | FB(Net_15)
-----+-----+-------+-----------+------------------+----------+------------
   1 |   5 |     * |      NONE |         CMOS_OUT | CANTX(0) | In(Net_12)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | CANRX(0) | FB(Net_11)
-----+-----+-------+-----------+------------------+----------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |   led(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |   qa3(0) | FB(Net_65)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   qb3(0) | FB(Net_66)
     |   5 |     * |      NONE |         CMOS_OUT |  slp3(0) | In(__ONE__)
     |   6 |     * |      NONE |         CMOS_OUT |  pwm3(0) | In(Net_398)
     |   7 |     * |      NONE |         CMOS_OUT |  dir3(0) | 
-----+-----+-------+-----------+------------------+----------+------------
   3 |   3 |     * |      NONE |     HI_Z_DIGITAL |   qa1(0) | FB(Net_47)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |   qb1(0) | FB(Net_48)
     |   6 |     * |      NONE |         CMOS_OUT |  dir1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |  pwm1(0) | In(Net_315)
-----+-----+-------+-----------+------------------+----------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |  Rx_1(0) | FB(Net_25)
     |   7 |     * |      NONE |         CMOS_OUT |  Tx_1(0) | In(Net_20)
-----+-----+-------+-----------+------------------+----------+------------
  15 |   0 |     * |      NONE |         CMOS_OUT |  slp1(0) | In(__ONE__)
--------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.203ms
Digital Placement phase: Elapsed time ==> 3s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "teste_controlador_r.vh2" --pcf-path "teste_controlador.pco" --des-name "teste_controlador" --dsf-path "teste_controlador.dsf" --sdc-path "teste_controlador.sdc" --lib-path "teste_controlador_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in teste_controlador_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.609ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.941ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.941ms
API generation phase: Elapsed time ==> 2s.296ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
