{"Louis Christodoulides": [0, ["Keynote: Wireless networks... what does the future have in store?", ["Louis Christodoulides"], "https://doi.org/10.1145/782814.782815", 0, "ics", 2003]], "Roni Rosner": [0, ["Selecting long atomic traces for high coverage", ["Roni Rosner", "Micha Moffie", "Yiannakis Sazeides", "Ronny Ronen"], "https://doi.org/10.1145/782814.782818", 10, "ics", 2003]], "Micha Moffie": [0, ["Selecting long atomic traces for high coverage", ["Roni Rosner", "Micha Moffie", "Yiannakis Sazeides", "Ronny Ronen"], "https://doi.org/10.1145/782814.782818", 10, "ics", 2003]], "Yiannakis Sazeides": [0, ["Selecting long atomic traces for high coverage", ["Roni Rosner", "Micha Moffie", "Yiannakis Sazeides", "Ronny Ronen"], "https://doi.org/10.1145/782814.782818", 10, "ics", 2003]], "Ronny Ronen": [0, ["Selecting long atomic traces for high coverage", ["Roni Rosner", "Micha Moffie", "Yiannakis Sazeides", "Ronny Ronen"], "https://doi.org/10.1145/782814.782818", 10, "ics", 2003]], "Haitham Akkary": [0, ["Recycling waste: exploiting wrong-path execution to improve branch prediction", ["Haitham Akkary", "Srikanth T. Srinivasan", "Konrad Lai"], "https://doi.org/10.1145/782814.782819", 10, "ics", 2003]], "Srikanth T. Srinivasan": [0, ["Recycling waste: exploiting wrong-path execution to improve branch prediction", ["Haitham Akkary", "Srikanth T. Srinivasan", "Konrad Lai"], "https://doi.org/10.1145/782814.782819", 10, "ics", 2003]], "Konrad Lai": [0, ["Recycling waste: exploiting wrong-path execution to improve branch prediction", ["Haitham Akkary", "Srikanth T. Srinivasan", "Konrad Lai"], "https://doi.org/10.1145/782814.782819", 10, "ics", 2003]], "Paul Racunas": [0, ["Partitioned first-level cache design for clustered microarchitectures", ["Paul Racunas", "Yale N. Patt"], "https://doi.org/10.1145/782814.782820", 10, "ics", 2003]], "Yale N. Patt": [0, ["Partitioned first-level cache design for clustered microarchitectures", ["Paul Racunas", "Yale N. Patt"], "https://doi.org/10.1145/782814.782820", 10, "ics", 2003]], "Anasua Bhowmik": [0, ["A fast approximate interprocedural analysis for speculative multithreading compilers", ["Anasua Bhowmik", "Manoj Franklin"], "https://doi.org/10.1145/782814.782822", 10, "ics", 2003]], "Manoj Franklin": [0, ["A fast approximate interprocedural analysis for speculative multithreading compilers", ["Anasua Bhowmik", "Manoj Franklin"], "https://doi.org/10.1145/782814.782822", 10, "ics", 2003]], "Xiaogang Li": [0, ["Compiler support for efficient processing of XML datasets", ["Xiaogang Li", "Renato Ferreira", "Gagan Agrawal"], "https://doi.org/10.1145/782814.782823", 11, "ics", 2003]], "Renato Ferreira": [0, ["Compiler support for efficient processing of XML datasets", ["Xiaogang Li", "Renato Ferreira", "Gagan Agrawal"], "https://doi.org/10.1145/782814.782823", 11, "ics", 2003]], "Gagan Agrawal": [0, ["Compiler support for efficient processing of XML datasets", ["Xiaogang Li", "Renato Ferreira", "Gagan Agrawal"], "https://doi.org/10.1145/782814.782823", 11, "ics", 2003]], "Steven Carroll": [0, ["A framework for incremental extensible compiler construction", ["Steven Carroll", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/782814.782824", 10, "ics", 2003]], "Constantine D. Polychronopoulos": [0, ["A framework for incremental extensible compiler construction", ["Steven Carroll", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/782814.782824", 10, "ics", 2003]], "Parry Husbands": [0, ["A performance analysis of the Berkeley UPC compiler", ["Parry Husbands", "Costin Iancu", "Katherine A. Yelick"], "https://doi.org/10.1145/782814.782825", 11, "ics", 2003]], "Costin Iancu": [0, ["A performance analysis of the Berkeley UPC compiler", ["Parry Husbands", "Costin Iancu", "Katherine A. Yelick"], "https://doi.org/10.1145/782814.782825", 11, "ics", 2003]], "Katherine A. Yelick": [0, ["A performance analysis of the Berkeley UPC compiler", ["Parry Husbands", "Costin Iancu", "Katherine A. Yelick"], "https://doi.org/10.1145/782814.782825", 11, "ics", 2003]], "James E. Smith": [0, ["Keynote: Is there anything more to learn about high performance processors?", ["James E. Smith"], "https://doi.org/10.1145/782814.782816", 0, "ics", 2003]], "Wei Zhang": [0, ["A compiler approach for reducing data cache energy", ["Wei Zhang", "Mustafa Karakoy", "Mahmut T. Kandemir", "Guangyu Chen"], "https://doi.org/10.1145/782814.782828", 10, "ics", 2003]], "Mustafa Karakoy": [0, ["A compiler approach for reducing data cache energy", ["Wei Zhang", "Mustafa Karakoy", "Mahmut T. Kandemir", "Guangyu Chen"], "https://doi.org/10.1145/782814.782828", 10, "ics", 2003]], "Mahmut T. Kandemir": [0, ["A compiler approach for reducing data cache energy", ["Wei Zhang", "Mustafa Karakoy", "Mahmut T. Kandemir", "Guangyu Chen"], "https://doi.org/10.1145/782814.782828", 10, "ics", 2003]], "Guangyu Chen": [0, ["A compiler approach for reducing data cache energy", ["Wei Zhang", "Mustafa Karakoy", "Mahmut T. Kandemir", "Guangyu Chen"], "https://doi.org/10.1145/782814.782828", 10, "ics", 2003]], "Enrique V. Carrera": [0, ["Conserving disk energy in network servers", ["Enrique V. Carrera", "Eduardo Pinheiro", "Ricardo Bianchini"], "https://doi.org/10.1145/782814.782829", 12, "ics", 2003]], "Eduardo Pinheiro": [0, ["Conserving disk energy in network servers", ["Enrique V. Carrera", "Eduardo Pinheiro", "Ricardo Bianchini"], "https://doi.org/10.1145/782814.782829", 12, "ics", 2003]], "Ricardo Bianchini": [0, ["Conserving disk energy in network servers", ["Enrique V. Carrera", "Eduardo Pinheiro", "Ricardo Bianchini"], "https://doi.org/10.1145/782814.782829", 12, "ics", 2003]], "Li Shang": [0, ["PowerHerd: dynamic satisfaction of peak power constraints in interconnection networks", ["Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/782814.782830", 11, "ics", 2003]], "Li-Shiuan Peh": [0, ["PowerHerd: dynamic satisfaction of peak power constraints in interconnection networks", ["Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/782814.782830", 11, "ics", 2003]], "Niraj K. Jha": [0, ["PowerHerd: dynamic satisfaction of peak power constraints in interconnection networks", ["Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/782814.782830", 11, "ics", 2003]], "Jayanth Srinivasan": [0, ["Predictive dynamic thermal management for multimedia applications", ["Jayanth Srinivasan", "Sarita V. Adve"], "https://doi.org/10.1145/782814.782831", 12, "ics", 2003]], "Sarita V. Adve": [0, ["Predictive dynamic thermal management for multimedia applications", ["Jayanth Srinivasan", "Sarita V. Adve"], "https://doi.org/10.1145/782814.782831", 12, "ics", 2003]], "Julita Corbalan": [0, ["Evaluation of the memory page migration influence in the system performance: the case of the SGI O2000", ["Julita Corbalan", "Xavier Martorell", "Jesus Labarta"], "https://doi.org/10.1145/782814.782833", 9, "ics", 2003]], "Xavier Martorell": [0, ["Evaluation of the memory page migration influence in the system performance: the case of the SGI O2000", ["Julita Corbalan", "Xavier Martorell", "Jesus Labarta"], "https://doi.org/10.1145/782814.782833", 9, "ics", 2003]], "Jesus Labarta": [0, ["Evaluation of the memory page migration influence in the system performance: the case of the SGI O2000", ["Julita Corbalan", "Xavier Martorell", "Jesus Labarta"], "https://doi.org/10.1145/782814.782833", 9, "ics", 2003]], "Francesco Quaglia": [0, ["Modeling and optimization of non-blocking checkpointing for optimistic simulation on myrinet clusters", ["Francesco Quaglia", "Andrea Santoro"], "https://doi.org/10.1145/782814.782834", 10, "ics", 2003]], "Andrea Santoro": [0, ["Modeling and optimization of non-blocking checkpointing for optimistic simulation on myrinet clusters", ["Francesco Quaglia", "Andrea Santoro"], "https://doi.org/10.1145/782814.782834", 10, "ics", 2003]], "Nathan R. Fredrickson": [0, ["Performance characteristics of openMP constructs, and application benchmarks on a large symmetric multiprocessor", ["Nathan R. Fredrickson", "Ahmad Afsahi", "Ying Qian"], "https://doi.org/10.1145/782814.782835", 10, "ics", 2003]], "Ahmad Afsahi": [0, ["Performance characteristics of openMP constructs, and application benchmarks on a large symmetric multiprocessor", ["Nathan R. Fredrickson", "Ahmad Afsahi", "Ying Qian"], "https://doi.org/10.1145/782814.782835", 10, "ics", 2003]], "Ying Qian": [0, ["Performance characteristics of openMP constructs, and application benchmarks on a large symmetric multiprocessor", ["Nathan R. Fredrickson", "Ahmad Afsahi", "Ying Qian"], "https://doi.org/10.1145/782814.782835", 10, "ics", 2003]], "Calin Cascaval": [0, ["Estimating cache misses and locality using stack distances", ["Calin Cascaval", "David A. Padua"], "https://doi.org/10.1145/782814.782836", 10, "ics", 2003]], "David A. Padua": [0, ["Estimating cache misses and locality using stack distances", ["Calin Cascaval", "David A. Padua"], "https://doi.org/10.1145/782814.782836", 10, "ics", 2003]], "G. Edward Suh": [4.7297218225272886e-11, ["AEGIS: architecture for tamper-evident and tamper-resistant processing", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/782814.782838", 12, "ics", 2003]], "Dwaine E. Clarke": [0, ["AEGIS: architecture for tamper-evident and tamper-resistant processing", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/782814.782838", 12, "ics", 2003]], "Blaise Gassend": [0, ["AEGIS: architecture for tamper-evident and tamper-resistant processing", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/782814.782838", 12, "ics", 2003]], "Marten van Dijk": [0, ["AEGIS: architecture for tamper-evident and tamper-resistant processing", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/782814.782838", 12, "ics", 2003]], "Srinivas Devadas": [0, ["AEGIS: architecture for tamper-evident and tamper-resistant processing", ["G. Edward Suh", "Dwaine E. Clarke", "Blaise Gassend", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/782814.782838", 12, "ics", 2003]], "Nam Sung Kim": [0.9872660338878632, ["Reducing register ports using delayed write-back queues and operand pre-fetch", ["Nam Sung Kim", "Trevor N. Mudge"], "https://doi.org/10.1145/782814.782839", 11, "ics", 2003]], "Trevor N. Mudge": [0, ["Reducing register ports using delayed write-back queues and operand pre-fetch", ["Nam Sung Kim", "Trevor N. Mudge"], "https://doi.org/10.1145/782814.782839", 11, "ics", 2003]], "Weihaw Chuang": [0, ["Predicate prediction for efficient out-of-order execution", ["Weihaw Chuang", "Brad Calder"], "https://doi.org/10.1145/782814.782840", 10, "ics", 2003]], "Brad Calder": [0, ["Predicate prediction for efficient out-of-order execution", ["Weihaw Chuang", "Brad Calder"], "https://doi.org/10.1145/782814.782840", 10, "ics", 2003]], "Manuel Arenaz": [0, ["A GSA-based compiler infrastructure to extract parallelism from complex loops", ["Manuel Arenaz", "Juan Tourino", "Ramon Doallo"], "https://doi.org/10.1145/782814.782842", 12, "ics", 2003]], "Juan Tourino": [0, ["A GSA-based compiler infrastructure to extract parallelism from complex loops", ["Manuel Arenaz", "Juan Tourino", "Ramon Doallo"], "https://doi.org/10.1145/782814.782842", 12, "ics", 2003]], "Ramon Doallo": [0, ["A GSA-based compiler infrastructure to extract parallelism from complex loops", ["Manuel Arenaz", "Juan Tourino", "Ramon Doallo"], "https://doi.org/10.1145/782814.782842", 12, "ics", 2003]], "Kleanthis Psarris": [0, ["The impact of data dependence analysis on compilation and program parallelization", ["Kleanthis Psarris", "Konstantinos Kyriakopoulos"], "https://doi.org/10.1145/782814.782843", 10, "ics", 2003]], "Konstantinos Kyriakopoulos": [0, ["The impact of data dependence analysis on compilation and program parallelization", ["Kleanthis Psarris", "Konstantinos Kyriakopoulos"], "https://doi.org/10.1145/782814.782843", 10, "ics", 2003]], "Liu Yang": [0.0007905658276285976, ["Inter-procedural stacked register allocation for itanium\u00ae like architecture", ["Liu Yang", "Sun Chan", "Guang R. Gao", "Roy Ju", "Guei-Yuan Lueh", "Zhaoqing Zhang"], "https://doi.org/10.1145/782814.782844", 11, "ics", 2003]], "Sun Chan": [0, ["Inter-procedural stacked register allocation for itanium\u00ae like architecture", ["Liu Yang", "Sun Chan", "Guang R. Gao", "Roy Ju", "Guei-Yuan Lueh", "Zhaoqing Zhang"], "https://doi.org/10.1145/782814.782844", 11, "ics", 2003]], "Guang R. Gao": [0, ["Inter-procedural stacked register allocation for itanium\u00ae like architecture", ["Liu Yang", "Sun Chan", "Guang R. Gao", "Roy Ju", "Guei-Yuan Lueh", "Zhaoqing Zhang"], "https://doi.org/10.1145/782814.782844", 11, "ics", 2003]], "Roy Ju": [4.323386474425206e-05, ["Inter-procedural stacked register allocation for itanium\u00ae like architecture", ["Liu Yang", "Sun Chan", "Guang R. Gao", "Roy Ju", "Guei-Yuan Lueh", "Zhaoqing Zhang"], "https://doi.org/10.1145/782814.782844", 11, "ics", 2003]], "Guei-Yuan Lueh": [0, ["Inter-procedural stacked register allocation for itanium\u00ae like architecture", ["Liu Yang", "Sun Chan", "Guang R. Gao", "Roy Ju", "Guei-Yuan Lueh", "Zhaoqing Zhang"], "https://doi.org/10.1145/782814.782844", 11, "ics", 2003]], "Zhaoqing Zhang": [0, ["Inter-procedural stacked register allocation for itanium\u00ae like architecture", ["Liu Yang", "Sun Chan", "Guang R. Gao", "Roy Ju", "Guei-Yuan Lueh", "Zhaoqing Zhang"], "https://doi.org/10.1145/782814.782844", 11, "ics", 2003]], "Cecile Germain-Renaud": [0, ["Result checking in global computing systems", ["Cecile Germain-Renaud", "Nathalie Playez"], "https://doi.org/10.1145/782814.782846", 8, "ics", 2003]], "Nathalie Playez": [0, ["Result checking in global computing systems", ["Cecile Germain-Renaud", "Nathalie Playez"], "https://doi.org/10.1145/782814.782846", 8, "ics", 2003]], "Greg Bronevetsky": [0, ["Collective operations in application-level fault-tolerant MPI", ["Greg Bronevetsky", "Daniel Marques", "Keshav Pingali", "Paul Stodghill"], "https://doi.org/10.1145/782814.782847", 10, "ics", 2003]], "Daniel Marques": [0, ["Collective operations in application-level fault-tolerant MPI", ["Greg Bronevetsky", "Daniel Marques", "Keshav Pingali", "Paul Stodghill"], "https://doi.org/10.1145/782814.782847", 10, "ics", 2003]], "Keshav Pingali": [0, ["Collective operations in application-level fault-tolerant MPI", ["Greg Bronevetsky", "Daniel Marques", "Keshav Pingali", "Paul Stodghill"], "https://doi.org/10.1145/782814.782847", 10, "ics", 2003]], "Paul Stodghill": [0, ["Collective operations in application-level fault-tolerant MPI", ["Greg Bronevetsky", "Daniel Marques", "Keshav Pingali", "Paul Stodghill"], "https://doi.org/10.1145/782814.782847", 10, "ics", 2003]], "Jan-Jan Wu": [0.1847604364156723, ["Placement of I/O servers to improve parallel I/O performance on switch-based clusters", ["Jan-Jan Wu", "Da-Wei Wang", "Yih-Fang Lin"], "https://doi.org/10.1145/782814.782849", 8, "ics", 2003]], "Da-Wei Wang": [0.00038431335997302085, ["Placement of I/O servers to improve parallel I/O performance on switch-based clusters", ["Jan-Jan Wu", "Da-Wei Wang", "Yih-Fang Lin"], "https://doi.org/10.1145/782814.782849", 8, "ics", 2003]], "Yih-Fang Lin": [0, ["Placement of I/O servers to improve parallel I/O performance on switch-based clusters", ["Jan-Jan Wu", "Da-Wei Wang", "Yih-Fang Lin"], "https://doi.org/10.1145/782814.782849", 8, "ics", 2003]], "Yijian Wang": [7.340083527651586e-07, ["Profile-guided I/O partitioning", ["Yijian Wang", "David R. Kaeli"], "https://doi.org/10.1145/782814.782850", 9, "ics", 2003]], "David R. Kaeli": [0, ["Profile-guided I/O partitioning", ["Yijian Wang", "David R. Kaeli"], "https://doi.org/10.1145/782814.782850", 9, "ics", 2003]], "Reza Azimi": [0, ["miNI: reducing network interface memory requirements with dynamic handle lookup", ["Reza Azimi", "Angelos Bilas"], "https://doi.org/10.1145/782814.782851", 12, "ics", 2003]], "Angelos Bilas": [0, ["miNI: reducing network interface memory requirements with dynamic handle lookup", ["Reza Azimi", "Angelos Bilas"], "https://doi.org/10.1145/782814.782851", 12, "ics", 2003]], "Ravi Rajwar": [0, ["Inferential queueing and speculative push for reducing critical communication latencies", ["Ravi Rajwar", "Alain Kagi", "James R. Goodman"], "https://doi.org/10.1145/782814.782853", 12, "ics", 2003]], "Alain Kagi": [0, ["Inferential queueing and speculative push for reducing critical communication latencies", ["Ravi Rajwar", "Alain Kagi", "James R. Goodman"], "https://doi.org/10.1145/782814.782853", 12, "ics", 2003]], "James R. Goodman": [0, ["Inferential queueing and speculative push for reducing critical communication latencies", ["Ravi Rajwar", "Alain Kagi", "James R. Goodman"], "https://doi.org/10.1145/782814.782853", 12, "ics", 2003]], "Xing Fang": [0, ["Automatic fence insertion for shared memory multiprocessing", ["Xing Fang", "Jaejin Lee", "Samuel P. Midkiff"], "https://doi.org/10.1145/782814.782854", 10, "ics", 2003]], "Jaejin Lee": [1, ["Automatic fence insertion for shared memory multiprocessing", ["Xing Fang", "Jaejin Lee", "Samuel P. Midkiff"], "https://doi.org/10.1145/782814.782854", 10, "ics", 2003]], "Samuel P. Midkiff": [0, ["Automatic fence insertion for shared memory multiprocessing", ["Xing Fang", "Jaejin Lee", "Samuel P. Midkiff"], "https://doi.org/10.1145/782814.782854", 10, "ics", 2003]], "Jiuxing Liu": [0, ["High performance RDMA-based MPI implementation over InfiniBand", ["Jiuxing Liu", "Jiesheng Wu", "Sushmitha P. Kini", "Pete Wyckoff", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/782814.782855", 10, "ics", 2003]], "Jiesheng Wu": [6.516219563934555e-08, ["High performance RDMA-based MPI implementation over InfiniBand", ["Jiuxing Liu", "Jiesheng Wu", "Sushmitha P. Kini", "Pete Wyckoff", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/782814.782855", 10, "ics", 2003]], "Sushmitha P. Kini": [0, ["High performance RDMA-based MPI implementation over InfiniBand", ["Jiuxing Liu", "Jiesheng Wu", "Sushmitha P. Kini", "Pete Wyckoff", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/782814.782855", 10, "ics", 2003]], "Pete Wyckoff": [0, ["High performance RDMA-based MPI implementation over InfiniBand", ["Jiuxing Liu", "Jiesheng Wu", "Sushmitha P. Kini", "Pete Wyckoff", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/782814.782855", 10, "ics", 2003]], "Dhabaleswar K. Panda": [0, ["High performance RDMA-based MPI implementation over InfiniBand", ["Jiuxing Liu", "Jiesheng Wu", "Sushmitha P. Kini", "Pete Wyckoff", "Dhabaleswar K. Panda"], "https://doi.org/10.1145/782814.782855", 10, "ics", 2003]], "Mikio Takeuchi": [0, ["A new speculation technique to optimize floating-point performance while preserving bit-by-bit reproducibility", ["Mikio Takeuchi", "Hideaki Komatsu", "Toshio Nakatani"], "https://doi.org/10.1145/782814.782857", 11, "ics", 2003]], "Hideaki Komatsu": [0, ["A new speculation technique to optimize floating-point performance while preserving bit-by-bit reproducibility", ["Mikio Takeuchi", "Hideaki Komatsu", "Toshio Nakatani"], "https://doi.org/10.1145/782814.782857", 11, "ics", 2003]], "Toshio Nakatani": [0, ["A new speculation technique to optimize floating-point performance while preserving bit-by-bit reproducibility", ["Mikio Takeuchi", "Hideaki Komatsu", "Toshio Nakatani"], "https://doi.org/10.1145/782814.782857", 11, "ics", 2003]], "Daniel Ortega": [0, ["Dynamic memory instruction bypassing", ["Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/782814.782858", 10, "ics", 2003]], "Eduard Ayguade": [0, ["Dynamic memory instruction bypassing", ["Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/782814.782858", 10, "ics", 2003]], "Mateo Valero": [0, ["Dynamic memory instruction bypassing", ["Daniel Ortega", "Eduard Ayguade", "Mateo Valero"], "https://doi.org/10.1145/782814.782858", 10, "ics", 2003]], "Huiyang Zhou": [0, ["Enhancing memory level parallelism via recovery-free value prediction", ["Huiyang Zhou", "Thomas M. Conte"], "https://doi.org/10.1145/782814.782859", 10, "ics", 2003]], "Thomas M. Conte": [0, ["Enhancing memory level parallelism via recovery-free value prediction", ["Huiyang Zhou", "Thomas M. Conte"], "https://doi.org/10.1145/782814.782859", 10, "ics", 2003]], "Andrew M. Wissink": [0, ["Enhancing scalability of parallel structured AMR calculations", ["Andrew M. Wissink", "David Hysom", "Richard D. Hornung"], "https://doi.org/10.1145/782814.782861", 12, "ics", 2003]], "David Hysom": [0, ["Enhancing scalability of parallel structured AMR calculations", ["Andrew M. Wissink", "David Hysom", "Richard D. Hornung"], "https://doi.org/10.1145/782814.782861", 12, "ics", 2003]], "Richard D. Hornung": [0, ["Enhancing scalability of parallel structured AMR calculations", ["Andrew M. Wissink", "David Hysom", "Richard D. Hornung"], "https://doi.org/10.1145/782814.782861", 12, "ics", 2003]], "Eugene Borovikov": [0, ["A high performance multi-perspective vision studio", ["Eugene Borovikov", "Alan Sussman"], "https://doi.org/10.1145/782814.782862", 10, "ics", 2003]], "Alan Sussman": [0, ["A high performance multi-perspective vision studio", ["Eugene Borovikov", "Alan Sussman"], "https://doi.org/10.1145/782814.782862", 10, "ics", 2003]], "Xiangmin Jiao": [0, ["Roccom: an object-oriented, data-centric software integration framework for multiphysics simulations", ["Xiangmin Jiao", "Michael T. Campbell", "Michael T. Heath"], "https://doi.org/10.1145/782814.782863", 11, "ics", 2003]], "Michael T. Campbell": [0, ["Roccom: an object-oriented, data-centric software integration framework for multiphysics simulations", ["Xiangmin Jiao", "Michael T. Campbell", "Michael T. Heath"], "https://doi.org/10.1145/782814.782863", 11, "ics", 2003]], "Michael T. Heath": [0, ["Roccom: an object-oriented, data-centric software integration framework for multiphysics simulations", ["Xiangmin Jiao", "Michael T. Campbell", "Michael T. Heath"], "https://doi.org/10.1145/782814.782863", 11, "ics", 2003]]}