Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon May 13 20:14:11 2019
| Host         : LAB-SCI-214-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file computer_top_control_sets_placed.rpt
| Design       : computer_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |            7 |
| No           | No                    | Yes                    |              14 |            3 |
| No           | Yes                   | No                     |             128 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------+---------------------------------------+------------------+----------------+
|   Clock Signal  |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------+---------------------------------------+---------------------------------------+------------------+----------------+
|  clk_BUFG       |                                       | reset_IBUF                            |                3 |             14 |
|  CLKM_IBUF_BUFG |                                       |                                       |                7 |             56 |
|  clk_BUFG       |                                       |                                       |                8 |             64 |
|  clk_BUFG       | proc1/processor1/dp/pcreg/multOp__0_3 |                                       |                8 |             64 |
|  n_0_20_BUFG    |                                       | proc1/processor1/dp/pcreg/AR[0]       |               16 |             64 |
|  n_0_20_BUFG    |                                       | proc1/processor1/dp/pcreg/multOp_2[0] |               17 |             64 |
|  clk_BUFG       | proc1/processor1/dp/pcreg/we3         |                                       |               16 |            256 |
+-----------------+---------------------------------------+---------------------------------------+------------------+----------------+


