Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Sep 18 11:44:46 2019
| Host         : hubble running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              68 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-----------------------------------------+----------------------------------+------------------+----------------+
|           Clock Signal           |              Enable Signal              |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------------+-----------------------------------------+----------------------------------+------------------+----------------+
|  top_i/clk_div_0/U0/clk_out      |                                         | reset_IBUF                       |                1 |              2 |
|  top_i/demo_0/U0/clk_1hz_gen/CLK | top_i/demo_0/U0/bcd_count_4_0/cnt2/E[0] | reset_IBUF                       |                1 |              4 |
|  top_i/demo_0/U0/clk_1hz_gen/CLK | top_i/demo_0/U0/bcd_count_4_0/cnt1/E[0] | reset_IBUF                       |                2 |              4 |
|  top_i/demo_0/U0/clk_1hz_gen/CLK | top_i/demo_0/U0/bcd_count_4_0/cnt0/en   | reset_IBUF                       |                1 |              4 |
|  top_i/demo_0/U0/clk_1hz_gen/CLK | top_i/demo_0/U0/bcd_count_4_0/cnt0/E[0] | reset_IBUF                       |                2 |              4 |
|  top_i/clk_div_0/U0/clk_out      |                                         | top_i/demo_0/U0/clk_1hz_gen/sync |               14 |             33 |
|  clk_100mhz_IBUF_BUFG            |                                         | reset_IBUF                       |               15 |             33 |
+----------------------------------+-----------------------------------------+----------------------------------+------------------+----------------+


