

================================================================
== Vitis HLS Report for 'simpleALU'
================================================================
* Date:           Fri Nov 28 13:41:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Lab0
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.900 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       35|  10.000 ns|  0.350 us|    2|   36|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       78|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      394|      258|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      191|    -|
|Register             |        -|     -|       36|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      430|      527|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_32_1_1_U2        |mul_32s_32s_32_1_1        |        0|   3|    0|   20|    0|
    |sdiv_32s_32s_32_36_seq_1_U1  |sdiv_32s_32s_32_36_seq_1  |        0|   0|  394|  238|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                        |                          |        0|   3|  394|  258|    0|
    +-----------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |add_ln4_fu_80_p2  |         +|   0|  0|  39|          32|          32|
    |sub_ln8_fu_73_p2  |         -|   0|  0|  39|          32|          32|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  78|          64|          64|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |C          |   26|          5|   32|        160|
    |ap_NS_fsm  |  165|         37|    1|         37|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  191|         42|   33|        197|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  36|   0|   36|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  36|   0|   36|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|     simpleALU|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|     simpleALU|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|     simpleALU|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|     simpleALU|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|     simpleALU|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|     simpleALU|  return value|
|A         |   in|   32|     ap_none|             A|        scalar|
|B         |   in|   32|     ap_none|             B|        scalar|
|op        |   in|   32|     ap_none|            op|        scalar|
|C         |  out|   32|      ap_vld|             C|       pointer|
|C_ap_vld  |  out|    1|      ap_vld|             C|       pointer|
+----------+-----+-----+------------+--------------+--------------+

