<h1>ğŸ”¹ APB Protocol Verification (UVM) â€” Project Overview</h1>

<h2>ğŸ“ Project Structure</h2>
<p>This repository contains a complete <strong>UVM-based APB Slave Verification Environment</strong>.  
All files are organized into standard UVM hierarchy for easy readability and reuse.</p>

<pre>
APB_Verification/
â”‚â”€â”€ docs/                â†’ Project document (detailed)
â”‚â”€â”€ dut/                 â†’ APB DUT (slave)
â”‚â”€â”€ interface/           â†’ apb_if.sv (signals + assertions)
â”‚â”€â”€ tb/
â”‚    â”œâ”€â”€ seq_item/       â†’ apb_tx.sv
â”‚    â”œâ”€â”€ sequences/      â†’ smoke, read, write, random tests
â”‚    â”œâ”€â”€ driver/         â†’ apb_driver.sv
â”‚    â”œâ”€â”€ monitor/        â†’ apb_monitor.sv
â”‚    â”œâ”€â”€ agent/          â†’ apb_agent.sv
â”‚    â”œâ”€â”€ scoreboard/     â†’ apb_scoreboard.sv
â”‚    â”œâ”€â”€ coverage/       â†’ apb_coverage.sv
â”‚    â””â”€â”€ env/            â†’ apb_env.sv
â”‚
â”‚â”€â”€ tests/
â”‚    â”œâ”€â”€ apb_base_test.sv
â”‚    â”œâ”€â”€ apb_smoke_test.sv
â”‚    â”œâ”€â”€ apb_write_test.sv
â”‚    â”œâ”€â”€ apb_read_test.sv
â”‚    â””â”€â”€ apb_random_test.sv
â”‚
â””â”€â”€ top/                 â†’ top_tb.sv (DUT + UVM + interface)
</pre>


<h2>ğŸ“Œ Project Summary</h2>
<p>
This project verifies an <strong>APB Slave</strong> using <strong>SystemVerilog and UVM methodology</strong>.  
It includes complete stimulus, checking, coverage, scoreboard, and assertions.
</p>

<ul>
  <li>APB Write + Read protocol verification</li>
  <li>Assertions inside interface (protocol timing checks)</li>
  <li>Scoreboard compares expected vs actual reads</li>
  <li>Monitor publishes transactions via analysis ports</li>
  <li>Functional + code coverage goals</li>
  <li>Random and directed tests for full sign-off</li>
</ul>


<h2>ğŸ¯ Features Verified</h2>
<ul>
  <li>Correct APB handshake (PSEL, PENABLE, PWRITE)</li>
  <li>Address + data stability rules</li>
  <li>Setup â†’ Access phase timing</li>
  <li>Read/Write data correctness</li>
  <li>Register behavior validation</li>
  <li>Back-to-back APB transfers</li>
</ul>


<h2>ğŸ§© UVM Components Included</h2>
<ul>
  <li><strong>Sequence Item</strong> â€“ addr, wdata, rdata, read/write type</li>
  <li><strong>Driver</strong> â€“ Drives APB protocol (setup + access)</li>
  <li><strong>Monitor</strong> â€“ Collects bus activity</li>
  <li><strong>Scoreboard</strong> â€“ Reference model register map</li>
  <li><strong>Coverage</strong> â€“ Address, read/write, data bins</li>
  <li><strong>Agent</strong> â€“ Driver + Monitor</li>
  <li><strong>Environment</strong> â€“ Agent + Scoreboard + Coverage</li>
  <li><strong>Tests</strong> â€“ smoke / read / write / random</li>
</ul>


<h2>ğŸ“ Testcases Implemented</h2>
<ul>
  <li>âœ” smoke_test â€” basic connectivity</li>
  <li>âœ” write_test â€” directed writes</li>
  <li>âœ” read_test â€” directed reads</li>
  <li>âœ” random_test â€” random addr/data operations</li>
</ul>


<h2>ğŸ“Š Sign-off Flow</h2>
<p>The verification flow used here matches industry standards:</p>
<ol>
  <li>Smoke tests</li>
  <li>Directed read/write tests</li>
  <li>Random APB transactions</li>
  <li>Functional coverage measurement</li>
  <li>Assertions + Scoreboard checking</li>
  <li>Regression and sign-off</li>
</ol>


<h2>ğŸ Conclusion</h2>
<p>
This project demonstrates a clean, modular, and fully reusable APB UVM testbench.  
It verifies the APB protocol behavior thoroughly using a combination of:
</p>

<p><strong>âœ” Assertions + âœ” Scoreboard + âœ” Coverage + âœ” Random Tests</strong></p>

<p>Perfect for showcasing your verification skills on GitHub and in interviews.</p>
