<dec f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='597' type='llvm::X86Disassembler::Reg'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1476' u='w' c='_ZL16readMaskRegisterPN4llvm15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2265' u='r' c='_ZL16translateOperandRN4llvm6MCInstERKNS_15X86Disassembler16OperandSpecifierERNS2_19InternalInstructionEPKNS_14MCDisassemblerE'/>
<offset>800</offset>
<doc f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='596'>// The writemask for AVX-512 instructions which is contained in EVEX.aaa</doc>
