;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, 103
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SUB 210, 0
	SUB 462, @910
	SUB -7, <-122
	SUB #270, 1
	SUB 200, @0
	SUB 200, @0
	SUB 462, @910
	JMZ 30, 9
	ADD 600, 305
	SPL 0, <402
	ADD #270, 1
	SPL 0, <402
	ADD 30, 9
	ADD 530, 9
	SUB 462, @910
	SUB -7, <-122
	SPL 0, <402
	SUB -7, <-122
	SUB #72, @200
	SUB -700, -1
	SUB 462, @910
	SUB #72, @200
	SPL 0, <402
	SUB #72, @200
	SUB @-127, 100
	SPL 0, <402
	SUB #-72, 200
	MOV #-72, 200
	SUB @-127, 100
	SUB #-72, 200
	SUB @121, 105
	SLT @121, 105
	SPL 0, <402
	MOV @121, 103
	SUB 100, -101
	SPL 0, <402
	ADD 462, @910
	ADD 462, @910
	SUB 462, @910
	MOV @121, 103
	SPL 0, <402
	SUB 462, @910
