Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Encoder/Encoder.srcs/sources_1/new/Encoder_wop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder_wop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Encoder/Encoder.srcs/sim_1/new/tb_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/Encoder/Encoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
