

================================================================
== Vitis HLS Report for 'softmax_error_propagation_10u_128u_Pipeline_input'
================================================================
* Date:           Thu Oct 20 03:40:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      150|  1.500 us|  1.500 us|  150|  150|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- input   |      148|      148|        22|          1|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    48|    3323|    3276|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|    1235|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    48|    4558|    3479|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U30  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U31  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U32  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U33  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U34  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U35  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U36  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U37  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U38  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U39   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U40   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U41   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U42   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U43   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U44   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U45   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U46   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U47   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U48   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  48| 3323| 3276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_272_p2         |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_266_p2        |      icmp|   0|  0|  11|           8|           9|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  30|          18|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_input_1            |   9|          2|    8|         16|
    |input_fu_98                         |   9|          2|    8|         16|
    |softmax_input_error_stream16_blk_n  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  45|         10|   19|         38|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |input_fu_98                        |   8|   0|    8|          0|
    |mul_1_reg_597                      |  32|   0|   32|          0|
    |mul_2_reg_602                      |  32|   0|   32|          0|
    |mul_3_reg_607                      |  32|   0|   32|          0|
    |mul_4_reg_612                      |  32|   0|   32|          0|
    |mul_5_reg_617                      |  32|   0|   32|          0|
    |mul_6_reg_622                      |  32|   0|   32|          0|
    |mul_7_reg_627                      |  32|   0|   32|          0|
    |mul_8_reg_632                      |  32|   0|   32|          0|
    |mul_9_reg_637                      |  32|   0|   32|          0|
    |sum_1_reg_682                      |  32|   0|   32|          0|
    |sum_reg_592                        |  32|   0|   32|          0|
    |tmp1_reg_672                       |  32|   0|   32|          0|
    |tmp2_reg_642                       |  32|   0|   32|          0|
    |tmp3_reg_662                       |  32|   0|   32|          0|
    |tmp4_reg_647                       |  32|   0|   32|          0|
    |tmp5_reg_677                       |  32|   0|   32|          0|
    |tmp6_reg_652                       |  32|   0|   32|          0|
    |tmp7_reg_667                       |  32|   0|   32|          0|
    |tmp8_reg_657                       |  32|   0|   32|          0|
    |tmp_1_reg_502                      |  32|   0|   32|          0|
    |tmp_2_reg_507                      |  32|   0|   32|          0|
    |tmp_3_reg_512                      |  32|   0|   32|          0|
    |tmp_4_reg_517                      |  32|   0|   32|          0|
    |tmp_5_reg_522                      |  32|   0|   32|          0|
    |tmp_6_reg_527                      |  32|   0|   32|          0|
    |tmp_7_reg_532                      |  32|   0|   32|          0|
    |tmp_8_reg_537                      |  32|   0|   32|          0|
    |tmp_s_reg_497                      |  32|   0|   32|          0|
    |trunc_ln45_reg_492                 |  32|   0|   32|          0|
    |mul_2_reg_602                      |  64|  32|   32|          0|
    |mul_7_reg_627                      |  64|  32|   32|          0|
    |tmp2_reg_642                       |  64|  32|   32|          0|
    |tmp6_reg_652                       |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1235| 128| 1107|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|  softmax_error_propagation<10u, 128u>_Pipeline_input|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|  softmax_error_propagation<10u, 128u>_Pipeline_input|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|  softmax_error_propagation<10u, 128u>_Pipeline_input|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|  softmax_error_propagation<10u, 128u>_Pipeline_input|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|  softmax_error_propagation<10u, 128u>_Pipeline_input|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|  softmax_error_propagation<10u, 128u>_Pipeline_input|  return value|
|softmax_input_error_stream16_din             |  out|   32|     ap_fifo|                         softmax_input_error_stream16|       pointer|
|softmax_input_error_stream16_num_data_valid  |   in|    2|     ap_fifo|                         softmax_input_error_stream16|       pointer|
|softmax_input_error_stream16_fifo_cap        |   in|    2|     ap_fifo|                         softmax_input_error_stream16|       pointer|
|softmax_input_error_stream16_full_n          |   in|    1|     ap_fifo|                         softmax_input_error_stream16|       pointer|
|softmax_input_error_stream16_write           |  out|    1|     ap_fifo|                         softmax_input_error_stream16|       pointer|
|weights_address0                             |  out|    7|   ap_memory|                                              weights|         array|
|weights_ce0                                  |  out|    1|   ap_memory|                                              weights|         array|
|weights_q0                                   |   in|  320|   ap_memory|                                              weights|         array|
|output_error_load                            |   in|   32|     ap_none|                                    output_error_load|        scalar|
|output_error_load_1                          |   in|   32|     ap_none|                                  output_error_load_1|        scalar|
|output_error_load_2                          |   in|   32|     ap_none|                                  output_error_load_2|        scalar|
|output_error_load_3                          |   in|   32|     ap_none|                                  output_error_load_3|        scalar|
|output_error_load_4                          |   in|   32|     ap_none|                                  output_error_load_4|        scalar|
|output_error_load_5                          |   in|   32|     ap_none|                                  output_error_load_5|        scalar|
|output_error_load_6                          |   in|   32|     ap_none|                                  output_error_load_6|        scalar|
|output_error_load_7                          |   in|   32|     ap_none|                                  output_error_load_7|        scalar|
|output_error_load_8                          |   in|   32|     ap_none|                                  output_error_load_8|        scalar|
|output_error_load_9                          |   in|   32|     ap_none|                                  output_error_load_9|        scalar|
+---------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

