

================================================================
== Vitis HLS Report for 'Block_split7793_proc'
================================================================
* Date:           Wed Feb 24 15:49:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.020 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  36.000 ns|  36.000 ns|   12|   12|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%D_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %D" [deform.cpp:160]   --->   Operation 14 'read' 'D_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.09ns)   --->   "%IC_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %IC" [deform.cpp:160]   --->   Operation 15 'read' 'IC_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.09ns)   --->   "%batch_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %batch" [deform.cpp:160]   --->   Operation 16 'read' 'batch_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 17 [5/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 17 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [5/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 18 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 19 [4/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 19 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [4/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 20 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 21 [3/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 21 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [3/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 22 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 23 [2/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 23 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 24 [2/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 24 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 25 [1/5] (2.02ns)   --->   "%mul_ln160 = mul i32 %D_read, i32 %IC_read" [deform.cpp:160]   --->   Operation 25 'mul' 'mul_ln160' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 26 [1/5] (2.02ns)   --->   "%mul_ln160_1 = mul i32 %D_read, i32 %batch_read" [deform.cpp:160]   --->   Operation 26 'mul' 'mul_ln160_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 27 [5/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 27 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 28 [4/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 28 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 29 [3/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 29 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 30 [2/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 30 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.02>
ST_11 : Operation 31 [1/5] (2.02ns)   --->   "%mul_ln160_2 = mul i32 %mul_ln160_1, i32 %mul_ln160" [deform.cpp:160]   --->   Operation 31 'mul' 'mul_ln160_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln160_2, i32 31" [deform.cpp:160]   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln160_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln160_2, i32 4, i32 31" [deform.cpp:160]   --->   Operation 33 'partselect' 'trunc_ln160_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.20>
ST_12 : Operation 34 [1/1] (1.20ns)   --->   "%sub_ln160 = sub i32 0, i32 %mul_ln160_2" [deform.cpp:160]   --->   Operation 34 'sub' 'sub_ln160' <Predicate = (tmp)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln160_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln160, i32 4, i32 31" [deform.cpp:160]   --->   Operation 35 'partselect' 'trunc_ln160_1' <Predicate = (tmp)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.59>
ST_13 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %IC, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i28 %trunc_ln160_1" [deform.cpp:160]   --->   Operation 39 'zext' 'zext_ln160' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (1.15ns)   --->   "%sub_ln160_1 = sub i29 0, i29 %zext_ln160" [deform.cpp:160]   --->   Operation 40 'sub' 'sub_ln160_1' <Predicate = (tmp)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i28 %trunc_ln160_2" [deform.cpp:160]   --->   Operation 41 'zext' 'zext_ln160_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 42 [1/1] (0.43ns)   --->   "%select_ln160 = select i1 %tmp, i29 %sub_ln160_1, i29 %zext_ln160_1" [deform.cpp:160]   --->   Operation 42 'select' 'select_ln160' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln160 = ret i29 %select_ln160" [deform.cpp:160]   --->   Operation 43 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ batch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
D_read            (read         ) [ 00111110000000]
IC_read           (read         ) [ 00111110000000]
batch_read        (read         ) [ 00111110000000]
mul_ln160         (mul          ) [ 00000001111100]
mul_ln160_1       (mul          ) [ 00000001111100]
mul_ln160_2       (mul          ) [ 00000000000010]
tmp               (bitselect    ) [ 00000000000011]
trunc_ln160_2     (partselect   ) [ 00000000000011]
sub_ln160         (sub          ) [ 00000000000000]
trunc_ln160_1     (partselect   ) [ 00000000000001]
specinterface_ln0 (specinterface) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
specinterface_ln0 (specinterface) [ 00000000000000]
zext_ln160        (zext         ) [ 00000000000000]
sub_ln160_1       (sub          ) [ 00000000000000]
zext_ln160_1      (zext         ) [ 00000000000000]
select_ln160      (select       ) [ 00000000000000]
ret_ln160         (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="D">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IC">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IC"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="batch">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="D_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="IC_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IC_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="batch_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="1"/>
<pin id="52" dir="0" index="1" bw="32" slack="1"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln160/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="1"/>
<pin id="56" dir="0" index="1" bw="32" slack="1"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln160_1/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="0" index="1" bw="32" slack="1"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln160_2/7 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="70" class="1004" name="trunc_ln160_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="28" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="6" slack="0"/>
<pin id="75" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln160_2/11 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sub_ln160_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln160/12 "/>
</bind>
</comp>

<comp id="85" class="1004" name="trunc_ln160_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="28" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="0" index="3" bw="6" slack="0"/>
<pin id="90" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln160_1/12 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln160_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="28" slack="1"/>
<pin id="97" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/13 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sub_ln160_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="28" slack="0"/>
<pin id="101" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln160_1/13 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln160_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="28" slack="2"/>
<pin id="106" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_1/13 "/>
</bind>
</comp>

<comp id="107" class="1004" name="select_ln160_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="2"/>
<pin id="109" dir="0" index="1" bw="29" slack="0"/>
<pin id="110" dir="0" index="2" bw="28" slack="0"/>
<pin id="111" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln160/13 "/>
</bind>
</comp>

<comp id="114" class="1005" name="D_read_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="D_read "/>
</bind>
</comp>

<comp id="120" class="1005" name="IC_read_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IC_read "/>
</bind>
</comp>

<comp id="125" class="1005" name="batch_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="batch_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="mul_ln160_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln160 "/>
</bind>
</comp>

<comp id="135" class="1005" name="mul_ln160_1_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln160_1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="mul_ln160_2_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln160_2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="tmp_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="150" class="1005" name="trunc_ln160_2_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="28" slack="2"/>
<pin id="152" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln160_2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="trunc_ln160_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="28" slack="1"/>
<pin id="157" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln160_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="58" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="58" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="80" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="95" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="112"><net_src comp="98" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="32" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="123"><net_src comp="38" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="128"><net_src comp="44" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="133"><net_src comp="50" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="138"><net_src comp="54" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="143"><net_src comp="58" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="148"><net_src comp="62" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="153"><net_src comp="70" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="158"><net_src comp="85" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_.split7793_proc : D | {1 }
	Port: Block_.split7793_proc : IC | {1 }
	Port: Block_.split7793_proc : batch | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp : 1
		trunc_ln160_2 : 1
	State 12
		trunc_ln160_1 : 1
	State 13
		sub_ln160_1 : 1
		select_ln160 : 2
		ret_ln160 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_50       |    0    |   215   |    1    |
|    mul   |       grp_fu_54       |    0    |   215   |    1    |
|          |       grp_fu_58       |    0    |   215   |    1    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln160_fu_80    |    0    |    0    |    39   |
|          |   sub_ln160_1_fu_98   |    0    |    0    |    35   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln160_fu_107  |    0    |    0    |    28   |
|----------|-----------------------|---------|---------|---------|
|          |   D_read_read_fu_32   |    0    |    0    |    0    |
|   read   |   IC_read_read_fu_38  |    0    |    0    |    0    |
|          | batch_read_read_fu_44 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_62       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|  trunc_ln160_2_fu_70  |    0    |    0    |    0    |
|          |  trunc_ln160_1_fu_85  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln160_fu_95   |    0    |    0    |    0    |
|          |  zext_ln160_1_fu_104  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |   645   |   105   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    D_read_reg_114   |   32   |
|   IC_read_reg_120   |   32   |
|  batch_read_reg_125 |   32   |
| mul_ln160_1_reg_135 |   32   |
| mul_ln160_2_reg_140 |   32   |
|  mul_ln160_reg_130  |   32   |
|     tmp_reg_145     |    1   |
|trunc_ln160_1_reg_155|   28   |
|trunc_ln160_2_reg_150|   28   |
+---------------------+--------+
|        Total        |   249  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   645  |   105  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   249  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   894  |   105  |
+-----------+--------+--------+--------+
