vhdtdtfi -lang verilog -prj Start -o "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start/MAR.tfi" -lib work "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start//MAR.v" -module MAR -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj Start -o "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start/MAR.tfi" -lib work "C:/Users/adhit/Desktop/Processor Design/Projects/Processor/Start//MAR.v" -module MAR -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
