
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/rasr/pkgs/vitis_2023.1/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/rasr/pkgs/vitis_2023.1/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'grodzki' on host 'kullervo.cs.lanl.gov' (Linux_x86_64 version 6.5.0-35-generic) on Mon Nov 18 16:15:18 MST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_sw_emu/stencil_kernel_0_0'
Sourcing Tcl script 'stencil_kernel_0_0.tcl'
INFO: [HLS 200-1510] Running: open_project stencil_kernel_0_0 
INFO: [HLS 200-10] Creating and opening project '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_sw_emu/stencil_kernel_0_0/stencil_kernel_0_0'.
INFO: [HLS 200-1510] Running: set_top stencil_kernel_0_0 
INFO: [HLS 200-1510] Running: add_files /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp -cflags  -std=c++14 -DDACE_SYNTHESIS -DDACE_XILINX -DDACE_XILINX_DEVICE_CODE -DHLSLIB_SYNTHESIS -DHLSLIB_XILINX -DVITIS_MAJOR_VERSION=2023 -DVITIS_MINOR_VERSION=1 -DVITIS_VERSION=2023.1 -D__VITIS_HLS__ -I/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../external/hlslib/include -I/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../runtime/include 
INFO: [HLS 200-10] Adding design file '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_sw_emu/stencil_kernel_0_0/stencil_kernel_0_0/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname stencil_kernel_0_0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_style frp 
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Analyzing design file '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'a' (/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../runtime/include/dace/reduction.h:499:38)
WARNING: [HLS 207-5292] unused parameter 'fifos' (/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../runtime/include/dace/xilinx/stream.h:88:48)
WARNING: [HLS 207-5292] unused parameter 'str' (/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../runtime/include/dace/xilinx/stream.h:88:75)
WARNING: [HLS 207-5292] unused parameter 'num' (/home/grodzki/.local/lib/python3.10/site-packages/dace/codegen/../runtime/include/dace/xilinx/stream.h:89:30)
WARNING: [HLS 207-5292] unused parameter '__B_in' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:10:63)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.01 seconds. CPU system time: 1.09 seconds. Elapsed time: 7.94 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 322 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_sw_emu/stencil_kernel_0_0/stencil_kernel_0_0/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_sw_emu/stencil_kernel_0_0/stencil_kernel_0_0/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_sw_emu/stencil_kernel_0_0/stencil_kernel_0_0/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_sw_emu/stencil_kernel_0_0/stencil_kernel_0_0/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stencil_kernel_0_0_0(double const*, double const*, double*, double*, long long)' into 'module_stencil_kernel_0_0(double*, double*, long long)' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'fpga_A_0' for cosimulation. (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:428:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'fpga_B_0' for cosimulation. (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:428:0)
WARNING: [HLS 214-381] Inferring assertion (tripcount > 0) for loop 'anonymous' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:22:25) in function 'module_stencil_kernel_0_0(double*, double*, long long)' due to the existence of loop flatten pragma and variable loop bounds in loop (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:423:0)
Resolution: For help on HLS 214-381 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-381.html
WARNING: [HLS 214-381] Inferring assertion (tripcount > 0) for loop 'anonymous' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:220:25) in function 'module_stencil_kernel_0_0(double*, double*, long long)' due to the existence of loop flatten pragma and variable loop bounds in loop (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:423:0)
Resolution: For help on HLS 214-381 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-381.html
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 1.05 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.26 seconds. CPU system time: 2.28 seconds. Elapsed time: 18.61 seconds; current allocated memory: 7.336 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 11.24 seconds. Total CPU system time: 3.51 seconds. Total elapsed time: 24.5 seconds; peak allocated memory: 1.089 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 18 16:15:42 2024...
