<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › pfc-sh7372.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pfc-sh7372.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * sh7372 processor support - PFC hardware block</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010  Kuninori Morimoto &lt;morimoto.kuninori@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on</span>
<span class="cm"> * sh7367 processor support - PFC hardware block</span>
<span class="cm"> * Copyright (C) 2010  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/sh7372.h&gt;</span>

<span class="cp">#define CPU_ALL_PORT(fn, pfx, sfx) \</span>
<span class="cp">	PORT_10(fn, pfx, sfx),		PORT_90(fn, pfx, sfx), \</span>
<span class="cp">	PORT_10(fn, pfx##10, sfx),	PORT_10(fn, pfx##11, sfx), \</span>
<span class="cp">	PORT_10(fn, pfx##12, sfx),	PORT_10(fn, pfx##13, sfx), \</span>
<span class="cp">	PORT_10(fn, pfx##14, sfx),	PORT_10(fn, pfx##15, sfx), \</span>
<span class="cp">	PORT_10(fn, pfx##16, sfx),	PORT_10(fn, pfx##17, sfx), \</span>
<span class="cp">	PORT_10(fn, pfx##18, sfx),	PORT_1(fn, pfx##190, sfx)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PINMUX_RESERVED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* PORT0_DATA -&gt; PORT190_DATA */</span>
	<span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">DATA</span><span class="p">),</span>
	<span class="n">PINMUX_DATA_END</span><span class="p">,</span>

	<span class="cm">/* PORT0_IN -&gt; PORT190_IN */</span>
	<span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN</span><span class="p">),</span>
	<span class="n">PINMUX_INPUT_END</span><span class="p">,</span>

	<span class="cm">/* PORT0_IN_PU -&gt; PORT190_IN_PU */</span>
	<span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN_PU</span><span class="p">),</span>
	<span class="n">PINMUX_INPUT_PULLUP_END</span><span class="p">,</span>

	<span class="cm">/* PORT0_IN_PD -&gt; PORT190_IN_PD */</span>
	<span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">IN_PD</span><span class="p">),</span>
	<span class="n">PINMUX_INPUT_PULLDOWN_END</span><span class="p">,</span>

	<span class="cm">/* PORT0_OUT -&gt; PORT190_OUT */</span>
	<span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">OUT</span><span class="p">),</span>
	<span class="n">PINMUX_OUTPUT_END</span><span class="p">,</span>

	<span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN_IN</span><span class="p">),</span>	<span class="cm">/* PORT0_FN_IN	-&gt; PORT190_FN_IN */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN_OUT</span><span class="p">),</span>	<span class="cm">/* PORT0_FN_OUT	-&gt; PORT190_FN_OUT */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN0</span><span class="p">),</span>		<span class="cm">/* PORT0_FN0	-&gt; PORT190_FN0 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN1</span><span class="p">),</span>		<span class="cm">/* PORT0_FN1	-&gt; PORT190_FN1 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN2</span><span class="p">),</span>		<span class="cm">/* PORT0_FN2	-&gt; PORT190_FN2 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN3</span><span class="p">),</span>		<span class="cm">/* PORT0_FN3	-&gt; PORT190_FN3 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN4</span><span class="p">),</span>		<span class="cm">/* PORT0_FN4	-&gt; PORT190_FN4 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN5</span><span class="p">),</span>		<span class="cm">/* PORT0_FN5	-&gt; PORT190_FN5 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN6</span><span class="p">),</span>		<span class="cm">/* PORT0_FN6	-&gt; PORT190_FN6 */</span>
	<span class="n">PORT_ALL</span><span class="p">(</span><span class="n">FN7</span><span class="p">),</span>		<span class="cm">/* PORT0_FN7	-&gt; PORT190_FN7 */</span>

	<span class="n">MSEL1CR_31_0</span><span class="p">,</span>	<span class="n">MSEL1CR_31_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_30_0</span><span class="p">,</span>	<span class="n">MSEL1CR_30_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_29_0</span><span class="p">,</span>	<span class="n">MSEL1CR_29_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_28_0</span><span class="p">,</span>	<span class="n">MSEL1CR_28_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_27_0</span><span class="p">,</span>	<span class="n">MSEL1CR_27_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_26_0</span><span class="p">,</span>	<span class="n">MSEL1CR_26_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_16_0</span><span class="p">,</span>	<span class="n">MSEL1CR_16_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_15_0</span><span class="p">,</span>	<span class="n">MSEL1CR_15_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_14_0</span><span class="p">,</span>	<span class="n">MSEL1CR_14_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_13_0</span><span class="p">,</span>	<span class="n">MSEL1CR_13_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_12_0</span><span class="p">,</span>	<span class="n">MSEL1CR_12_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_9_0</span><span class="p">,</span>	<span class="n">MSEL1CR_9_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_8_0</span><span class="p">,</span>	<span class="n">MSEL1CR_8_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_7_0</span><span class="p">,</span>	<span class="n">MSEL1CR_7_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_6_0</span><span class="p">,</span>	<span class="n">MSEL1CR_6_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_4_0</span><span class="p">,</span>	<span class="n">MSEL1CR_4_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_3_0</span><span class="p">,</span>	<span class="n">MSEL1CR_3_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_2_0</span><span class="p">,</span>	<span class="n">MSEL1CR_2_1</span><span class="p">,</span>
	<span class="n">MSEL1CR_0_0</span><span class="p">,</span>	<span class="n">MSEL1CR_0_1</span><span class="p">,</span>

	<span class="n">MSEL3CR_27_0</span><span class="p">,</span>	<span class="n">MSEL3CR_27_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_26_0</span><span class="p">,</span>	<span class="n">MSEL3CR_26_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_21_0</span><span class="p">,</span>	<span class="n">MSEL3CR_21_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_20_0</span><span class="p">,</span>	<span class="n">MSEL3CR_20_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_15_0</span><span class="p">,</span>	<span class="n">MSEL3CR_15_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_9_0</span><span class="p">,</span>	<span class="n">MSEL3CR_9_1</span><span class="p">,</span>
	<span class="n">MSEL3CR_6_0</span><span class="p">,</span>	<span class="n">MSEL3CR_6_1</span><span class="p">,</span>

	<span class="n">MSEL4CR_19_0</span><span class="p">,</span>	<span class="n">MSEL4CR_19_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_18_0</span><span class="p">,</span>	<span class="n">MSEL4CR_18_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_17_0</span><span class="p">,</span>	<span class="n">MSEL4CR_17_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_16_0</span><span class="p">,</span>	<span class="n">MSEL4CR_16_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_15_0</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_14_0</span><span class="p">,</span>	<span class="n">MSEL4CR_14_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_10_0</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_6_0</span><span class="p">,</span>	<span class="n">MSEL4CR_6_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_4_0</span><span class="p">,</span>	<span class="n">MSEL4CR_4_1</span><span class="p">,</span>
	<span class="n">MSEL4CR_1_0</span><span class="p">,</span>	<span class="n">MSEL4CR_1_1</span><span class="p">,</span>
	<span class="n">PINMUX_FUNCTION_END</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">IRQ0_6_MARK</span><span class="p">,</span>	<span class="n">IRQ0_162_MARK</span><span class="p">,</span>	<span class="n">IRQ1_MARK</span><span class="p">,</span>	<span class="n">IRQ2_4_MARK</span><span class="p">,</span>
	<span class="n">IRQ2_5_MARK</span><span class="p">,</span>	<span class="n">IRQ3_8_MARK</span><span class="p">,</span>	<span class="n">IRQ3_16_MARK</span><span class="p">,</span>	<span class="n">IRQ4_17_MARK</span><span class="p">,</span>
	<span class="n">IRQ4_163_MARK</span><span class="p">,</span>	<span class="n">IRQ5_MARK</span><span class="p">,</span>	<span class="n">IRQ6_39_MARK</span><span class="p">,</span>	<span class="n">IRQ6_164_MARK</span><span class="p">,</span>
	<span class="n">IRQ7_40_MARK</span><span class="p">,</span>	<span class="n">IRQ7_167_MARK</span><span class="p">,</span>	<span class="n">IRQ8_41_MARK</span><span class="p">,</span>	<span class="n">IRQ8_168_MARK</span><span class="p">,</span>
	<span class="n">IRQ9_42_MARK</span><span class="p">,</span>	<span class="n">IRQ9_169_MARK</span><span class="p">,</span>	<span class="n">IRQ10_MARK</span><span class="p">,</span>	<span class="n">IRQ11_MARK</span><span class="p">,</span>
	<span class="n">IRQ12_80_MARK</span><span class="p">,</span>	<span class="n">IRQ12_137_MARK</span><span class="p">,</span>	<span class="n">IRQ13_81_MARK</span><span class="p">,</span>	<span class="n">IRQ13_145_MARK</span><span class="p">,</span>
	<span class="n">IRQ14_82_MARK</span><span class="p">,</span>	<span class="n">IRQ14_146_MARK</span><span class="p">,</span>	<span class="n">IRQ15_83_MARK</span><span class="p">,</span>	<span class="n">IRQ15_147_MARK</span><span class="p">,</span>
	<span class="n">IRQ16_84_MARK</span><span class="p">,</span>	<span class="n">IRQ16_170_MARK</span><span class="p">,</span>	<span class="n">IRQ17_MARK</span><span class="p">,</span>	<span class="n">IRQ18_MARK</span><span class="p">,</span>
	<span class="n">IRQ19_MARK</span><span class="p">,</span>	<span class="n">IRQ20_MARK</span><span class="p">,</span>	<span class="n">IRQ21_MARK</span><span class="p">,</span>	<span class="n">IRQ22_MARK</span><span class="p">,</span>
	<span class="n">IRQ23_MARK</span><span class="p">,</span>	<span class="n">IRQ24_MARK</span><span class="p">,</span>	<span class="n">IRQ25_MARK</span><span class="p">,</span>	<span class="n">IRQ26_121_MARK</span><span class="p">,</span>
	<span class="n">IRQ26_172_MARK</span><span class="p">,</span>	<span class="n">IRQ27_122_MARK</span><span class="p">,</span>	<span class="n">IRQ27_180_MARK</span><span class="p">,</span>	<span class="n">IRQ28_123_MARK</span><span class="p">,</span>
	<span class="n">IRQ28_181_MARK</span><span class="p">,</span>	<span class="n">IRQ29_129_MARK</span><span class="p">,</span>	<span class="n">IRQ29_182_MARK</span><span class="p">,</span>	<span class="n">IRQ30_130_MARK</span><span class="p">,</span>
	<span class="n">IRQ30_183_MARK</span><span class="p">,</span>	<span class="n">IRQ31_138_MARK</span><span class="p">,</span>	<span class="n">IRQ31_184_MARK</span><span class="p">,</span>

	<span class="cm">/* MSIOF0 */</span>
	<span class="n">MSIOF0_TSYNC_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_TSCK_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_RXD_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_RSCK_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_RSYNC_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_MCK0_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_MCK1_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_SS1_MARK</span><span class="p">,</span>	<span class="n">MSIOF0_SS2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF0_TXD_MARK</span><span class="p">,</span>

	<span class="cm">/* MSIOF1 */</span>
	<span class="n">MSIOF1_TSCK_39_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_TSYNC_40_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TSCK_88_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_TSYNC_89_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TXD_41_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_RXD_42_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_TXD_90_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_RXD_91_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_SS1_43_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_SS2_44_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_SS1_92_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_SS2_93_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">MSIOF1_MCK0_MARK</span><span class="p">,</span>	<span class="n">MSIOF1_MCK1_MARK</span><span class="p">,</span>

	<span class="cm">/* MSIOF2 */</span>
	<span class="n">MSIOF2_RSCK_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_RSYNC_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_MCK0_MARK</span><span class="p">,</span>
	<span class="n">MSIOF2_MCK1_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_SS1_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_SS2_MARK</span><span class="p">,</span>
	<span class="n">MSIOF2_TSYNC_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_TSCK_MARK</span><span class="p">,</span>	<span class="n">MSIOF2_RXD_MARK</span><span class="p">,</span>
	<span class="n">MSIOF2_TXD_MARK</span><span class="p">,</span>

	<span class="cm">/* BBIF1 */</span>
	<span class="n">BBIF1_RXD_MARK</span><span class="p">,</span>		<span class="n">BBIF1_TSYNC_MARK</span><span class="p">,</span>	<span class="n">BBIF1_TSCK_MARK</span><span class="p">,</span>
	<span class="n">BBIF1_TXD_MARK</span><span class="p">,</span>		<span class="n">BBIF1_RSCK_MARK</span><span class="p">,</span>	<span class="n">BBIF1_RSYNC_MARK</span><span class="p">,</span>
	<span class="n">BBIF1_FLOW_MARK</span><span class="p">,</span>	<span class="n">BB_RX_FLOW_N_MARK</span><span class="p">,</span>

	<span class="cm">/* BBIF2 */</span>
	<span class="n">BBIF2_TSCK1_MARK</span><span class="p">,</span>	<span class="n">BBIF2_TSYNC1_MARK</span><span class="p">,</span>
	<span class="n">BBIF2_TXD1_MARK</span><span class="p">,</span>	<span class="n">BBIF2_RXD_MARK</span><span class="p">,</span>

	<span class="cm">/* FSI */</span>
	<span class="n">FSIACK_MARK</span><span class="p">,</span>	<span class="n">FSIBCK_MARK</span><span class="p">,</span>		<span class="n">FSIAILR_MARK</span><span class="p">,</span>	<span class="n">FSIAIBT_MARK</span><span class="p">,</span>
	<span class="n">FSIAISLD_MARK</span><span class="p">,</span>	<span class="n">FSIAOMC_MARK</span><span class="p">,</span>		<span class="n">FSIAOLR_MARK</span><span class="p">,</span>	<span class="n">FSIAOBT_MARK</span><span class="p">,</span>
	<span class="n">FSIAOSLD_MARK</span><span class="p">,</span>	<span class="n">FSIASPDIF_11_MARK</span><span class="p">,</span>	<span class="n">FSIASPDIF_15_MARK</span><span class="p">,</span>

	<span class="cm">/* FMSI */</span>
	<span class="n">FMSOCK_MARK</span><span class="p">,</span>	<span class="n">FMSOOLR_MARK</span><span class="p">,</span>	<span class="n">FMSIOLR_MARK</span><span class="p">,</span>	<span class="n">FMSOOBT_MARK</span><span class="p">,</span>
	<span class="n">FMSIOBT_MARK</span><span class="p">,</span>	<span class="n">FMSOSLD_MARK</span><span class="p">,</span>	<span class="n">FMSOILR_MARK</span><span class="p">,</span>	<span class="n">FMSIILR_MARK</span><span class="p">,</span>
	<span class="n">FMSOIBT_MARK</span><span class="p">,</span>	<span class="n">FMSIIBT_MARK</span><span class="p">,</span>	<span class="n">FMSISLD_MARK</span><span class="p">,</span>	<span class="n">FMSICK_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA0 */</span>
	<span class="n">SCIFA0_TXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA0_RXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA0_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIFA0_RTS_MARK</span><span class="p">,</span>	<span class="n">SCIFA0_CTS_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA1 */</span>
	<span class="n">SCIFA1_TXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA1_RXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA1_SCK_MARK</span><span class="p">,</span>
	<span class="n">SCIFA1_RTS_MARK</span><span class="p">,</span>	<span class="n">SCIFA1_CTS_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA2 */</span>
	<span class="n">SCIFA2_CTS1_MARK</span><span class="p">,</span>	<span class="n">SCIFA2_RTS1_MARK</span><span class="p">,</span>	<span class="n">SCIFA2_TXD1_MARK</span><span class="p">,</span>
	<span class="n">SCIFA2_RXD1_MARK</span><span class="p">,</span>	<span class="n">SCIFA2_SCK1_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA3 */</span>
	<span class="n">SCIFA3_CTS_43_MARK</span><span class="p">,</span>	<span class="n">SCIFA3_CTS_140_MARK</span><span class="p">,</span>	<span class="n">SCIFA3_RTS_44_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_RTS_141_MARK</span><span class="p">,</span>	<span class="n">SCIFA3_SCK_MARK</span><span class="p">,</span>	<span class="n">SCIFA3_TXD_MARK</span><span class="p">,</span>
	<span class="n">SCIFA3_RXD_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA4 */</span>
	<span class="n">SCIFA4_RXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA4_TXD_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFA5 */</span>
	<span class="n">SCIFA5_RXD_MARK</span><span class="p">,</span>	<span class="n">SCIFA5_TXD_MARK</span><span class="p">,</span>

	<span class="cm">/* SCIFB */</span>
	<span class="n">SCIFB_SCK_MARK</span><span class="p">,</span>	<span class="n">SCIFB_RTS_MARK</span><span class="p">,</span>	<span class="n">SCIFB_CTS_MARK</span><span class="p">,</span>
	<span class="n">SCIFB_TXD_MARK</span><span class="p">,</span>	<span class="n">SCIFB_RXD_MARK</span><span class="p">,</span>

	<span class="cm">/* CEU */</span>
	<span class="n">VIO_HD_MARK</span><span class="p">,</span>	<span class="n">VIO_CKO1_MARK</span><span class="p">,</span>	<span class="n">VIO_CKO2_MARK</span><span class="p">,</span>	<span class="n">VIO_VD_MARK</span><span class="p">,</span>
	<span class="n">VIO_CLK_MARK</span><span class="p">,</span>	<span class="n">VIO_FIELD_MARK</span><span class="p">,</span>	<span class="n">VIO_CKO_MARK</span><span class="p">,</span>
	<span class="n">VIO_D0_MARK</span><span class="p">,</span>	<span class="n">VIO_D1_MARK</span><span class="p">,</span>	<span class="n">VIO_D2_MARK</span><span class="p">,</span>	<span class="n">VIO_D3_MARK</span><span class="p">,</span>
	<span class="n">VIO_D4_MARK</span><span class="p">,</span>	<span class="n">VIO_D5_MARK</span><span class="p">,</span>	<span class="n">VIO_D6_MARK</span><span class="p">,</span>	<span class="n">VIO_D7_MARK</span><span class="p">,</span>
	<span class="n">VIO_D8_MARK</span><span class="p">,</span>	<span class="n">VIO_D9_MARK</span><span class="p">,</span>	<span class="n">VIO_D10_MARK</span><span class="p">,</span>	<span class="n">VIO_D11_MARK</span><span class="p">,</span>
	<span class="n">VIO_D12_MARK</span><span class="p">,</span>	<span class="n">VIO_D13_MARK</span><span class="p">,</span>	<span class="n">VIO_D14_MARK</span><span class="p">,</span>	<span class="n">VIO_D15_MARK</span><span class="p">,</span>

	<span class="cm">/* USB0 */</span>
	<span class="n">IDIN_0_MARK</span><span class="p">,</span>	<span class="n">EXTLP_0_MARK</span><span class="p">,</span>	<span class="n">OVCN2_0_MARK</span><span class="p">,</span>	<span class="n">PWEN_0_MARK</span><span class="p">,</span>
	<span class="n">OVCN_0_MARK</span><span class="p">,</span>	<span class="n">VBUS0_0_MARK</span><span class="p">,</span>

	<span class="cm">/* USB1 */</span>
	<span class="n">IDIN_1_18_MARK</span><span class="p">,</span>		<span class="n">IDIN_1_113_MARK</span><span class="p">,</span>
	<span class="n">PWEN_1_115_MARK</span><span class="p">,</span>	<span class="n">PWEN_1_138_MARK</span><span class="p">,</span>
	<span class="n">OVCN_1_114_MARK</span><span class="p">,</span>	<span class="n">OVCN_1_162_MARK</span><span class="p">,</span>
	<span class="n">EXTLP_1_MARK</span><span class="p">,</span>		<span class="n">OVCN2_1_MARK</span><span class="p">,</span>
	<span class="n">VBUS0_1_MARK</span><span class="p">,</span>

	<span class="cm">/* GPIO */</span>
	<span class="n">GPI0_MARK</span><span class="p">,</span>	<span class="n">GPI1_MARK</span><span class="p">,</span>	<span class="n">GPO0_MARK</span><span class="p">,</span>	<span class="n">GPO1_MARK</span><span class="p">,</span>

	<span class="cm">/* BSC */</span>
	<span class="n">BS_MARK</span><span class="p">,</span>	<span class="n">WE1_MARK</span><span class="p">,</span>
	<span class="n">CKO_MARK</span><span class="p">,</span>	<span class="n">WAIT_MARK</span><span class="p">,</span>	<span class="n">RDWR_MARK</span><span class="p">,</span>

	<span class="n">A0_MARK</span><span class="p">,</span>	<span class="n">A1_MARK</span><span class="p">,</span>	<span class="n">A2_MARK</span><span class="p">,</span>	<span class="n">A3_MARK</span><span class="p">,</span>
	<span class="n">A6_MARK</span><span class="p">,</span>	<span class="n">A7_MARK</span><span class="p">,</span>	<span class="n">A8_MARK</span><span class="p">,</span>	<span class="n">A9_MARK</span><span class="p">,</span>
	<span class="n">A10_MARK</span><span class="p">,</span>	<span class="n">A11_MARK</span><span class="p">,</span>	<span class="n">A12_MARK</span><span class="p">,</span>	<span class="n">A13_MARK</span><span class="p">,</span>
	<span class="n">A14_MARK</span><span class="p">,</span>	<span class="n">A15_MARK</span><span class="p">,</span>	<span class="n">A16_MARK</span><span class="p">,</span>	<span class="n">A17_MARK</span><span class="p">,</span>
	<span class="n">A18_MARK</span><span class="p">,</span>	<span class="n">A19_MARK</span><span class="p">,</span>	<span class="n">A20_MARK</span><span class="p">,</span>	<span class="n">A21_MARK</span><span class="p">,</span>
	<span class="n">A22_MARK</span><span class="p">,</span>	<span class="n">A23_MARK</span><span class="p">,</span>	<span class="n">A24_MARK</span><span class="p">,</span>	<span class="n">A25_MARK</span><span class="p">,</span>
	<span class="n">A26_MARK</span><span class="p">,</span>

	<span class="n">CS0_MARK</span><span class="p">,</span>	<span class="n">CS2_MARK</span><span class="p">,</span>	<span class="n">CS4_MARK</span><span class="p">,</span>
	<span class="n">CS5A_MARK</span><span class="p">,</span>	<span class="n">CS5B_MARK</span><span class="p">,</span>	<span class="n">CS6A_MARK</span><span class="p">,</span>

	<span class="cm">/* BSC/FLCTL */</span>
	<span class="n">RD_FSC_MARK</span><span class="p">,</span>	<span class="n">WE0_FWE_MARK</span><span class="p">,</span>	<span class="n">A4_FOE_MARK</span><span class="p">,</span>	<span class="n">A5_FCDE_MARK</span><span class="p">,</span>
	<span class="n">D0_NAF0_MARK</span><span class="p">,</span>	<span class="n">D1_NAF1_MARK</span><span class="p">,</span>	<span class="n">D2_NAF2_MARK</span><span class="p">,</span>	<span class="n">D3_NAF3_MARK</span><span class="p">,</span>
	<span class="n">D4_NAF4_MARK</span><span class="p">,</span>	<span class="n">D5_NAF5_MARK</span><span class="p">,</span>	<span class="n">D6_NAF6_MARK</span><span class="p">,</span>	<span class="n">D7_NAF7_MARK</span><span class="p">,</span>
	<span class="n">D8_NAF8_MARK</span><span class="p">,</span>	<span class="n">D9_NAF9_MARK</span><span class="p">,</span>	<span class="n">D10_NAF10_MARK</span><span class="p">,</span>	<span class="n">D11_NAF11_MARK</span><span class="p">,</span>
	<span class="n">D12_NAF12_MARK</span><span class="p">,</span>	<span class="n">D13_NAF13_MARK</span><span class="p">,</span>	<span class="n">D14_NAF14_MARK</span><span class="p">,</span>	<span class="n">D15_NAF15_MARK</span><span class="p">,</span>

	<span class="cm">/* MMCIF(1) */</span>
	<span class="n">MMCD0_0_MARK</span><span class="p">,</span>	<span class="n">MMCD0_1_MARK</span><span class="p">,</span>	<span class="n">MMCD0_2_MARK</span><span class="p">,</span>	<span class="n">MMCD0_3_MARK</span><span class="p">,</span>
	<span class="n">MMCD0_4_MARK</span><span class="p">,</span>	<span class="n">MMCD0_5_MARK</span><span class="p">,</span>	<span class="n">MMCD0_6_MARK</span><span class="p">,</span>	<span class="n">MMCD0_7_MARK</span><span class="p">,</span>
	<span class="n">MMCCMD0_MARK</span><span class="p">,</span>	<span class="n">MMCCLK0_MARK</span><span class="p">,</span>

	<span class="cm">/* MMCIF(2) */</span>
	<span class="n">MMCD1_0_MARK</span><span class="p">,</span>	<span class="n">MMCD1_1_MARK</span><span class="p">,</span>	<span class="n">MMCD1_2_MARK</span><span class="p">,</span>	<span class="n">MMCD1_3_MARK</span><span class="p">,</span>
	<span class="n">MMCD1_4_MARK</span><span class="p">,</span>	<span class="n">MMCD1_5_MARK</span><span class="p">,</span>	<span class="n">MMCD1_6_MARK</span><span class="p">,</span>	<span class="n">MMCD1_7_MARK</span><span class="p">,</span>
	<span class="n">MMCCLK1_MARK</span><span class="p">,</span>	<span class="n">MMCCMD1_MARK</span><span class="p">,</span>

	<span class="cm">/* SPU2 */</span>
	<span class="n">VINT_I_MARK</span><span class="p">,</span>

	<span class="cm">/* FLCTL */</span>
	<span class="n">FCE1_MARK</span><span class="p">,</span>	<span class="n">FCE0_MARK</span><span class="p">,</span>	<span class="n">FRB_MARK</span><span class="p">,</span>

	<span class="cm">/* HSI */</span>
	<span class="n">GP_RX_FLAG_MARK</span><span class="p">,</span>	<span class="n">GP_RX_DATA_MARK</span><span class="p">,</span>	<span class="n">GP_TX_READY_MARK</span><span class="p">,</span>
	<span class="n">GP_RX_WAKE_MARK</span><span class="p">,</span>	<span class="n">MP_TX_FLAG_MARK</span><span class="p">,</span>	<span class="n">MP_TX_DATA_MARK</span><span class="p">,</span>
	<span class="n">MP_RX_READY_MARK</span><span class="p">,</span>	<span class="n">MP_TX_WAKE_MARK</span><span class="p">,</span>

	<span class="cm">/* MFI */</span>
	<span class="n">MFIv6_MARK</span><span class="p">,</span>
	<span class="n">MFIv4_MARK</span><span class="p">,</span>

	<span class="n">MEMC_CS0_MARK</span><span class="p">,</span>			<span class="n">MEMC_BUSCLK_MEMC_A0_MARK</span><span class="p">,</span>
	<span class="n">MEMC_CS1_MEMC_A1_MARK</span><span class="p">,</span>		<span class="n">MEMC_ADV_MEMC_DREQ0_MARK</span><span class="p">,</span>
	<span class="n">MEMC_WAIT_MEMC_DREQ1_MARK</span><span class="p">,</span>	<span class="n">MEMC_NOE_MARK</span><span class="p">,</span>
	<span class="n">MEMC_NWE_MARK</span><span class="p">,</span>			<span class="n">MEMC_INT_MARK</span><span class="p">,</span>

	<span class="n">MEMC_AD0_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD1_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD2_MARK</span><span class="p">,</span>
	<span class="n">MEMC_AD3_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD4_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD5_MARK</span><span class="p">,</span>
	<span class="n">MEMC_AD6_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD7_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD8_MARK</span><span class="p">,</span>
	<span class="n">MEMC_AD9_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD10_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD11_MARK</span><span class="p">,</span>
	<span class="n">MEMC_AD12_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD13_MARK</span><span class="p">,</span>	<span class="n">MEMC_AD14_MARK</span><span class="p">,</span>
	<span class="n">MEMC_AD15_MARK</span><span class="p">,</span>

	<span class="cm">/* SIM */</span>
	<span class="n">SIM_RST_MARK</span><span class="p">,</span>	<span class="n">SIM_CLK_MARK</span><span class="p">,</span>	<span class="n">SIM_D_MARK</span><span class="p">,</span>

	<span class="cm">/* TPU */</span>
	<span class="n">TPU0TO0_MARK</span><span class="p">,</span>		<span class="n">TPU0TO1_MARK</span><span class="p">,</span>
	<span class="n">TPU0TO2_93_MARK</span><span class="p">,</span>	<span class="n">TPU0TO2_99_MARK</span><span class="p">,</span>
	<span class="n">TPU0TO3_MARK</span><span class="p">,</span>

	<span class="cm">/* I2C2 */</span>
	<span class="n">I2C_SCL2_MARK</span><span class="p">,</span>	<span class="n">I2C_SDA2_MARK</span><span class="p">,</span>

	<span class="cm">/* I2C3(1) */</span>
	<span class="n">I2C_SCL3_MARK</span><span class="p">,</span>	<span class="n">I2C_SDA3_MARK</span><span class="p">,</span>

	<span class="cm">/* I2C3(2) */</span>
	<span class="n">I2C_SCL3S_MARK</span><span class="p">,</span>	<span class="n">I2C_SDA3S_MARK</span><span class="p">,</span>

	<span class="cm">/* I2C4(2) */</span>
	<span class="n">I2C_SCL4_MARK</span><span class="p">,</span>	<span class="n">I2C_SDA4_MARK</span><span class="p">,</span>

	<span class="cm">/* I2C4(2) */</span>
	<span class="n">I2C_SCL4S_MARK</span><span class="p">,</span>	<span class="n">I2C_SDA4S_MARK</span><span class="p">,</span>

	<span class="cm">/* KEYSC */</span>
	<span class="n">KEYOUT0_MARK</span><span class="p">,</span>	<span class="n">KEYIN0_121_MARK</span><span class="p">,</span>	<span class="n">KEYIN0_136_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT1_MARK</span><span class="p">,</span>	<span class="n">KEYIN1_122_MARK</span><span class="p">,</span>	<span class="n">KEYIN1_135_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT2_MARK</span><span class="p">,</span>	<span class="n">KEYIN2_123_MARK</span><span class="p">,</span>	<span class="n">KEYIN2_134_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT3_MARK</span><span class="p">,</span>	<span class="n">KEYIN3_124_MARK</span><span class="p">,</span>	<span class="n">KEYIN3_133_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT4_MARK</span><span class="p">,</span>	<span class="n">KEYIN4_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT5_MARK</span><span class="p">,</span>	<span class="n">KEYIN5_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT6_MARK</span><span class="p">,</span>	<span class="n">KEYIN6_MARK</span><span class="p">,</span>
	<span class="n">KEYOUT7_MARK</span><span class="p">,</span>	<span class="n">KEYIN7_MARK</span><span class="p">,</span>

	<span class="cm">/* LCDC */</span>
	<span class="n">LCDC0_SELECT_MARK</span><span class="p">,</span>
	<span class="n">LCDC1_SELECT_MARK</span><span class="p">,</span>
	<span class="n">LCDHSYN_MARK</span><span class="p">,</span>	<span class="n">LCDCS_MARK</span><span class="p">,</span>	<span class="n">LCDVSYN_MARK</span><span class="p">,</span>	<span class="n">LCDDCK_MARK</span><span class="p">,</span>
	<span class="n">LCDWR_MARK</span><span class="p">,</span>	<span class="n">LCDRD_MARK</span><span class="p">,</span>	<span class="n">LCDDISP_MARK</span><span class="p">,</span>	<span class="n">LCDRS_MARK</span><span class="p">,</span>
	<span class="n">LCDLCLK_MARK</span><span class="p">,</span>	<span class="n">LCDDON_MARK</span><span class="p">,</span>

	<span class="n">LCDD0_MARK</span><span class="p">,</span>	<span class="n">LCDD1_MARK</span><span class="p">,</span>	<span class="n">LCDD2_MARK</span><span class="p">,</span>	<span class="n">LCDD3_MARK</span><span class="p">,</span>
	<span class="n">LCDD4_MARK</span><span class="p">,</span>	<span class="n">LCDD5_MARK</span><span class="p">,</span>	<span class="n">LCDD6_MARK</span><span class="p">,</span>	<span class="n">LCDD7_MARK</span><span class="p">,</span>
	<span class="n">LCDD8_MARK</span><span class="p">,</span>	<span class="n">LCDD9_MARK</span><span class="p">,</span>	<span class="n">LCDD10_MARK</span><span class="p">,</span>	<span class="n">LCDD11_MARK</span><span class="p">,</span>
	<span class="n">LCDD12_MARK</span><span class="p">,</span>	<span class="n">LCDD13_MARK</span><span class="p">,</span>	<span class="n">LCDD14_MARK</span><span class="p">,</span>	<span class="n">LCDD15_MARK</span><span class="p">,</span>
	<span class="n">LCDD16_MARK</span><span class="p">,</span>	<span class="n">LCDD17_MARK</span><span class="p">,</span>	<span class="n">LCDD18_MARK</span><span class="p">,</span>	<span class="n">LCDD19_MARK</span><span class="p">,</span>
	<span class="n">LCDD20_MARK</span><span class="p">,</span>	<span class="n">LCDD21_MARK</span><span class="p">,</span>	<span class="n">LCDD22_MARK</span><span class="p">,</span>	<span class="n">LCDD23_MARK</span><span class="p">,</span>

	<span class="cm">/* IRDA */</span>
	<span class="n">IRDA_OUT_MARK</span><span class="p">,</span>	<span class="n">IRDA_IN_MARK</span><span class="p">,</span>	<span class="n">IRDA_FIRSEL_MARK</span><span class="p">,</span>
	<span class="n">IROUT_139_MARK</span><span class="p">,</span>	<span class="n">IROUT_140_MARK</span><span class="p">,</span>

	<span class="cm">/* TSIF1 */</span>
	<span class="n">TS0_1SELECT_MARK</span><span class="p">,</span>
	<span class="n">TS0_2SELECT_MARK</span><span class="p">,</span>
	<span class="n">TS1_1SELECT_MARK</span><span class="p">,</span>
	<span class="n">TS1_2SELECT_MARK</span><span class="p">,</span>

	<span class="n">TS_SPSYNC1_MARK</span><span class="p">,</span>	<span class="n">TS_SDAT1_MARK</span><span class="p">,</span>
	<span class="n">TS_SDEN1_MARK</span><span class="p">,</span>		<span class="n">TS_SCK1_MARK</span><span class="p">,</span>

	<span class="cm">/* TSIF2 */</span>
	<span class="n">TS_SPSYNC2_MARK</span><span class="p">,</span>	<span class="n">TS_SDAT2_MARK</span><span class="p">,</span>
	<span class="n">TS_SDEN2_MARK</span><span class="p">,</span>		<span class="n">TS_SCK2_MARK</span><span class="p">,</span>

	<span class="cm">/* HDMI */</span>
	<span class="n">HDMI_HPD_MARK</span><span class="p">,</span>	<span class="n">HDMI_CEC_MARK</span><span class="p">,</span>

	<span class="cm">/* SDHI0 */</span>
	<span class="n">SDHICLK0_MARK</span><span class="p">,</span>	<span class="n">SDHICD0_MARK</span><span class="p">,</span>
	<span class="n">SDHICMD0_MARK</span><span class="p">,</span>	<span class="n">SDHIWP0_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_0_MARK</span><span class="p">,</span>	<span class="n">SDHID0_1_MARK</span><span class="p">,</span>
	<span class="n">SDHID0_2_MARK</span><span class="p">,</span>	<span class="n">SDHID0_3_MARK</span><span class="p">,</span>

	<span class="cm">/* SDHI1 */</span>
	<span class="n">SDHICLK1_MARK</span><span class="p">,</span>	<span class="n">SDHICMD1_MARK</span><span class="p">,</span>	<span class="n">SDHID1_0_MARK</span><span class="p">,</span>
	<span class="n">SDHID1_1_MARK</span><span class="p">,</span>	<span class="n">SDHID1_2_MARK</span><span class="p">,</span>	<span class="n">SDHID1_3_MARK</span><span class="p">,</span>

	<span class="cm">/* SDHI2 */</span>
	<span class="n">SDHICLK2_MARK</span><span class="p">,</span>	<span class="n">SDHICMD2_MARK</span><span class="p">,</span>	<span class="n">SDHID2_0_MARK</span><span class="p">,</span>
	<span class="n">SDHID2_1_MARK</span><span class="p">,</span>	<span class="n">SDHID2_2_MARK</span><span class="p">,</span>	<span class="n">SDHID2_3_MARK</span><span class="p">,</span>

	<span class="cm">/* SDENC */</span>
	<span class="n">SDENC_CPG_MARK</span><span class="p">,</span>
	<span class="n">SDENC_DV_CLKI_MARK</span><span class="p">,</span>

	<span class="n">PINMUX_MARK_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">pinmux_enum_t</span> <span class="n">pinmux_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="cm">/* specify valid pin states for each pin in GPIO mode */</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>			<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span>		<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span>		<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">8</span><span class="p">),</span>		<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span>

	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span>		<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">14</span><span class="p">),</span>		<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">18</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">19</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">20</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">21</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">22</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">23</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">25</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">26</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">27</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">28</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">29</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">30</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">31</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">32</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">33</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">34</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">35</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">36</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">37</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">38</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">39</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">40</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">41</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">42</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">43</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">44</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">45</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">46</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">47</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">48</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">49</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">50</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">51</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">52</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">53</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">54</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">55</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">56</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">57</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">58</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">59</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">60</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">61</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">62</span><span class="p">),</span>		<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">63</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">64</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">65</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">66</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">67</span><span class="p">),</span>  <span class="cm">/*66?*/</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">68</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">69</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">70</span><span class="p">),</span>		<span class="n">PORT_DATA_IO</span><span class="p">(</span><span class="mi">71</span><span class="p">),</span>
	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">72</span><span class="p">),</span>		<span class="n">PORT_DATA_I_PU</span><span class="p">(</span><span class="mi">73</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PU_PD</span><span class="p">(</span><span class="mi">74</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">75</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">76</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">77</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">78</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">79</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">80</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">81</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">82</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">83</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">84</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">85</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">86</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">87</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">88</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">89</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">90</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">91</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">92</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">93</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">94</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">95</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">96</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">97</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">98</span><span class="p">),</span>		<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">99</span><span class="p">),</span> <span class="cm">/*99?*/</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">100</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">101</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">102</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">103</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">104</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">105</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">106</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">107</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">108</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">109</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">110</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">111</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">112</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">113</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">114</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">115</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">116</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">117</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">118</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">119</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU</span><span class="p">(</span><span class="mi">120</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">121</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">122</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">123</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">124</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">125</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">126</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">127</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">128</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">129</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">130</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">131</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">132</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">133</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">134</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">135</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">136</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">137</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">138</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">139</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">140</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">141</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">142</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">143</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">144</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">145</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">146</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">147</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">148</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">149</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">150</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">151</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">152</span><span class="p">),</span>	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">153</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">154</span><span class="p">),</span>	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">155</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">156</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">157</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">158</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">159</span><span class="p">),</span>

	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">160</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">161</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">162</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">163</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">164</span><span class="p">),</span>		<span class="n">PORT_DATA_IO_PD</span><span class="p">(</span><span class="mi">165</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">166</span><span class="p">),</span>		<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">167</span><span class="p">),</span>
	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">168</span><span class="p">),</span>		<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">169</span><span class="p">),</span>

	<span class="n">PORT_DATA_I_PD</span><span class="p">(</span><span class="mi">170</span><span class="p">),</span>		<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">171</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">172</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">173</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">174</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">175</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">176</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">177</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">178</span><span class="p">),</span>	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">179</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">180</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">181</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">182</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">183</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">184</span><span class="p">),</span>	<span class="n">PORT_DATA_O</span><span class="p">(</span><span class="mi">185</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">186</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">187</span><span class="p">),</span>
	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">188</span><span class="p">),</span>	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">189</span><span class="p">),</span>

	<span class="n">PORT_DATA_IO_PU_PD</span><span class="p">(</span><span class="mi">190</span><span class="p">),</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_6_MARK</span><span class="p">,</span>	<span class="n">PORT6_FN0</span><span class="p">,</span> 	<span class="n">MSEL1CR_0_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ0_162_MARK</span><span class="p">,</span>	<span class="n">PORT162_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_0_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ1_MARK</span><span class="p">,</span>		<span class="n">PORT12_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_4_MARK</span><span class="p">,</span>	<span class="n">PORT4_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_2_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ2_5_MARK</span><span class="p">,</span>	<span class="n">PORT5_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_2_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_8_MARK</span><span class="p">,</span>	<span class="n">PORT8_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_3_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ3_16_MARK</span><span class="p">,</span>	<span class="n">PORT16_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_3_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_17_MARK</span><span class="p">,</span>	<span class="n">PORT17_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_4_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ4_163_MARK</span><span class="p">,</span>	<span class="n">PORT163_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_4_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ5_MARK</span><span class="p">,</span>		<span class="n">PORT18_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_39_MARK</span><span class="p">,</span>	<span class="n">PORT39_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ6_164_MARK</span><span class="p">,</span>	<span class="n">PORT164_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_6_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_40_MARK</span><span class="p">,</span>	<span class="n">PORT40_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_7_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ7_167_MARK</span><span class="p">,</span>	<span class="n">PORT167_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_7_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ8_41_MARK</span><span class="p">,</span>	<span class="n">PORT41_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_8_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ8_168_MARK</span><span class="p">,</span>	<span class="n">PORT168_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_8_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ9_42_MARK</span><span class="p">,</span>	<span class="n">PORT42_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_9_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ9_169_MARK</span><span class="p">,</span>	<span class="n">PORT169_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_9_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ10_MARK</span><span class="p">,</span>		<span class="n">PORT65_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_9_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ11_MARK</span><span class="p">,</span>		<span class="n">PORT67_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ12_80_MARK</span><span class="p">,</span>	<span class="n">PORT80_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_12_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ12_137_MARK</span><span class="p">,</span>	<span class="n">PORT137_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_12_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ13_81_MARK</span><span class="p">,</span>	<span class="n">PORT81_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_13_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ13_145_MARK</span><span class="p">,</span>	<span class="n">PORT145_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_13_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ14_82_MARK</span><span class="p">,</span>	<span class="n">PORT82_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_14_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ14_146_MARK</span><span class="p">,</span>	<span class="n">PORT146_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_14_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ15_83_MARK</span><span class="p">,</span>	<span class="n">PORT83_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ15_147_MARK</span><span class="p">,</span>	<span class="n">PORT147_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ16_84_MARK</span><span class="p">,</span>	<span class="n">PORT84_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_16_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ16_170_MARK</span><span class="p">,</span>	<span class="n">PORT170_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_16_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ17_MARK</span><span class="p">,</span>		<span class="n">PORT85_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ18_MARK</span><span class="p">,</span>		<span class="n">PORT86_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ19_MARK</span><span class="p">,</span>		<span class="n">PORT87_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ20_MARK</span><span class="p">,</span>		<span class="n">PORT92_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ21_MARK</span><span class="p">,</span>		<span class="n">PORT93_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ22_MARK</span><span class="p">,</span>		<span class="n">PORT94_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ23_MARK</span><span class="p">,</span>		<span class="n">PORT95_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ24_MARK</span><span class="p">,</span>		<span class="n">PORT112_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ25_MARK</span><span class="p">,</span>		<span class="n">PORT119_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ26_121_MARK</span><span class="p">,</span>	<span class="n">PORT121_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_26_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ26_172_MARK</span><span class="p">,</span>	<span class="n">PORT172_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_26_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ27_122_MARK</span><span class="p">,</span>	<span class="n">PORT122_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_27_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ27_180_MARK</span><span class="p">,</span>	<span class="n">PORT180_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_27_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ28_123_MARK</span><span class="p">,</span>	<span class="n">PORT123_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_28_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ28_181_MARK</span><span class="p">,</span>	<span class="n">PORT181_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_28_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ29_129_MARK</span><span class="p">,</span>	<span class="n">PORT129_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_29_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ29_182_MARK</span><span class="p">,</span>	<span class="n">PORT182_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_29_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ30_130_MARK</span><span class="p">,</span>	<span class="n">PORT130_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_30_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ30_183_MARK</span><span class="p">,</span>	<span class="n">PORT183_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_30_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ31_138_MARK</span><span class="p">,</span>	<span class="n">PORT138_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_31_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRQ31_184_MARK</span><span class="p">,</span>	<span class="n">PORT184_FN0</span><span class="p">,</span>	<span class="n">MSEL1CR_31_0</span><span class="p">),</span>

	<span class="cm">/* Function 1 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSCK1_MARK</span><span class="p">,</span>		<span class="n">PORT0_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TSYNC1_MARK</span><span class="p">,</span>		<span class="n">PORT1_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_TXD1_MARK</span><span class="p">,</span>		<span class="n">PORT2_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF2_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT3_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIACK_MARK</span><span class="p">,</span>		<span class="n">PORT4_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAILR_MARK</span><span class="p">,</span>		<span class="n">PORT5_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAIBT_MARK</span><span class="p">,</span>		<span class="n">PORT6_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAISLD_MARK</span><span class="p">,</span>		<span class="n">PORT7_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOMC_MARK</span><span class="p">,</span>		<span class="n">PORT8_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOLR_MARK</span><span class="p">,</span>		<span class="n">PORT9_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOBT_MARK</span><span class="p">,</span>		<span class="n">PORT10_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIAOSLD_MARK</span><span class="p">,</span>		<span class="n">PORT11_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOCK_MARK</span><span class="p">,</span>		<span class="n">PORT12_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOOLR_MARK</span><span class="p">,</span>		<span class="n">PORT13_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOOBT_MARK</span><span class="p">,</span>		<span class="n">PORT14_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOSLD_MARK</span><span class="p">,</span>		<span class="n">PORT15_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOILR_MARK</span><span class="p">,</span>		<span class="n">PORT16_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSOIBT_MARK</span><span class="p">,</span>		<span class="n">PORT17_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSISLD_MARK</span><span class="p">,</span>		<span class="n">PORT18_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A0_MARK</span><span class="p">,</span>			<span class="n">PORT19_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A1_MARK</span><span class="p">,</span>			<span class="n">PORT20_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A2_MARK</span><span class="p">,</span>			<span class="n">PORT21_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A3_MARK</span><span class="p">,</span>			<span class="n">PORT22_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A4_FOE_MARK</span><span class="p">,</span>		<span class="n">PORT23_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A5_FCDE_MARK</span><span class="p">,</span>		<span class="n">PORT24_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A6_MARK</span><span class="p">,</span>			<span class="n">PORT25_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A7_MARK</span><span class="p">,</span>			<span class="n">PORT26_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A8_MARK</span><span class="p">,</span>			<span class="n">PORT27_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A9_MARK</span><span class="p">,</span>			<span class="n">PORT28_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A10_MARK</span><span class="p">,</span>			<span class="n">PORT29_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A11_MARK</span><span class="p">,</span>			<span class="n">PORT30_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A12_MARK</span><span class="p">,</span>			<span class="n">PORT31_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A13_MARK</span><span class="p">,</span>			<span class="n">PORT32_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A14_MARK</span><span class="p">,</span>			<span class="n">PORT33_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A15_MARK</span><span class="p">,</span>			<span class="n">PORT34_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A16_MARK</span><span class="p">,</span>			<span class="n">PORT35_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A17_MARK</span><span class="p">,</span>			<span class="n">PORT36_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A18_MARK</span><span class="p">,</span>			<span class="n">PORT37_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A19_MARK</span><span class="p">,</span>			<span class="n">PORT38_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A20_MARK</span><span class="p">,</span>			<span class="n">PORT39_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A21_MARK</span><span class="p">,</span>			<span class="n">PORT40_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A22_MARK</span><span class="p">,</span>			<span class="n">PORT41_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A23_MARK</span><span class="p">,</span>			<span class="n">PORT42_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A24_MARK</span><span class="p">,</span>			<span class="n">PORT43_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A25_MARK</span><span class="p">,</span>			<span class="n">PORT44_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">A26_MARK</span><span class="p">,</span>			<span class="n">PORT45_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D0_NAF0_MARK</span><span class="p">,</span>		<span class="n">PORT46_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D1_NAF1_MARK</span><span class="p">,</span>		<span class="n">PORT47_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D2_NAF2_MARK</span><span class="p">,</span>		<span class="n">PORT48_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D3_NAF3_MARK</span><span class="p">,</span>		<span class="n">PORT49_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D4_NAF4_MARK</span><span class="p">,</span>		<span class="n">PORT50_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D5_NAF5_MARK</span><span class="p">,</span>		<span class="n">PORT51_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D6_NAF6_MARK</span><span class="p">,</span>		<span class="n">PORT52_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D7_NAF7_MARK</span><span class="p">,</span>		<span class="n">PORT53_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D8_NAF8_MARK</span><span class="p">,</span>		<span class="n">PORT54_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D9_NAF9_MARK</span><span class="p">,</span>		<span class="n">PORT55_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D10_NAF10_MARK</span><span class="p">,</span>		<span class="n">PORT56_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D11_NAF11_MARK</span><span class="p">,</span>		<span class="n">PORT57_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D12_NAF12_MARK</span><span class="p">,</span>		<span class="n">PORT58_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D13_NAF13_MARK</span><span class="p">,</span>		<span class="n">PORT59_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D14_NAF14_MARK</span><span class="p">,</span>		<span class="n">PORT60_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">D15_NAF15_MARK</span><span class="p">,</span>		<span class="n">PORT61_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS0_MARK</span><span class="p">,</span>			<span class="n">PORT62_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS2_MARK</span><span class="p">,</span>			<span class="n">PORT63_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS4_MARK</span><span class="p">,</span>			<span class="n">PORT64_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5A_MARK</span><span class="p">,</span>			<span class="n">PORT65_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS5B_MARK</span><span class="p">,</span>			<span class="n">PORT66_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CS6A_MARK</span><span class="p">,</span>			<span class="n">PORT67_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE0_MARK</span><span class="p">,</span>			<span class="n">PORT68_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RD_FSC_MARK</span><span class="p">,</span>		<span class="n">PORT69_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE0_FWE_MARK</span><span class="p">,</span>		<span class="n">PORT70_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WE1_MARK</span><span class="p">,</span>			<span class="n">PORT71_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">CKO_MARK</span><span class="p">,</span>			<span class="n">PORT72_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FRB_MARK</span><span class="p">,</span>			<span class="n">PORT73_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">WAIT_MARK</span><span class="p">,</span>			<span class="n">PORT74_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">RDWR_MARK</span><span class="p">,</span>			<span class="n">PORT75_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD0_MARK</span><span class="p">,</span>		<span class="n">PORT76_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD1_MARK</span><span class="p">,</span>		<span class="n">PORT77_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD2_MARK</span><span class="p">,</span>		<span class="n">PORT78_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD3_MARK</span><span class="p">,</span>		<span class="n">PORT79_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD4_MARK</span><span class="p">,</span>		<span class="n">PORT80_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD5_MARK</span><span class="p">,</span>		<span class="n">PORT81_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD6_MARK</span><span class="p">,</span>		<span class="n">PORT82_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD7_MARK</span><span class="p">,</span>		<span class="n">PORT83_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD8_MARK</span><span class="p">,</span>		<span class="n">PORT84_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD9_MARK</span><span class="p">,</span>		<span class="n">PORT85_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD10_MARK</span><span class="p">,</span>		<span class="n">PORT86_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD11_MARK</span><span class="p">,</span>		<span class="n">PORT87_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD12_MARK</span><span class="p">,</span>		<span class="n">PORT88_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD13_MARK</span><span class="p">,</span>		<span class="n">PORT89_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD14_MARK</span><span class="p">,</span>		<span class="n">PORT90_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_AD15_MARK</span><span class="p">,</span>		<span class="n">PORT91_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_CS0_MARK</span><span class="p">,</span>		<span class="n">PORT92_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_BUSCLK_MEMC_A0_MARK</span><span class="p">,</span>	<span class="n">PORT93_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_CS1_MEMC_A1_MARK</span><span class="p">,</span>	<span class="n">PORT94_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_ADV_MEMC_DREQ0_MARK</span><span class="p">,</span>	<span class="n">PORT95_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_WAIT_MEMC_DREQ1_MARK</span><span class="p">,</span>	<span class="n">PORT96_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_NOE_MARK</span><span class="p">,</span>		<span class="n">PORT97_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_NWE_MARK</span><span class="p">,</span>		<span class="n">PORT98_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MEMC_INT_MARK</span><span class="p">,</span>		<span class="n">PORT99_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_VD_MARK</span><span class="p">,</span>		<span class="n">PORT100_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_HD_MARK</span><span class="p">,</span>		<span class="n">PORT101_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D0_MARK</span><span class="p">,</span>		<span class="n">PORT102_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D1_MARK</span><span class="p">,</span>		<span class="n">PORT103_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D2_MARK</span><span class="p">,</span>		<span class="n">PORT104_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D3_MARK</span><span class="p">,</span>		<span class="n">PORT105_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D4_MARK</span><span class="p">,</span>		<span class="n">PORT106_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D5_MARK</span><span class="p">,</span>		<span class="n">PORT107_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D6_MARK</span><span class="p">,</span>		<span class="n">PORT108_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D7_MARK</span><span class="p">,</span>		<span class="n">PORT109_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D8_MARK</span><span class="p">,</span>		<span class="n">PORT110_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D9_MARK</span><span class="p">,</span>		<span class="n">PORT111_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D10_MARK</span><span class="p">,</span>		<span class="n">PORT112_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D11_MARK</span><span class="p">,</span>		<span class="n">PORT113_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D12_MARK</span><span class="p">,</span>		<span class="n">PORT114_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D13_MARK</span><span class="p">,</span>		<span class="n">PORT115_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D14_MARK</span><span class="p">,</span>		<span class="n">PORT116_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_D15_MARK</span><span class="p">,</span>		<span class="n">PORT117_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CLK_MARK</span><span class="p">,</span>		<span class="n">PORT118_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_FIELD_MARK</span><span class="p">,</span>		<span class="n">PORT119_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO_MARK</span><span class="p">,</span>		<span class="n">PORT120_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD0_MARK</span><span class="p">,</span>			<span class="n">PORT121_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD1_MARK</span><span class="p">,</span>			<span class="n">PORT122_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD2_MARK</span><span class="p">,</span>			<span class="n">PORT123_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD3_MARK</span><span class="p">,</span>			<span class="n">PORT124_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD4_MARK</span><span class="p">,</span>			<span class="n">PORT125_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD5_MARK</span><span class="p">,</span>			<span class="n">PORT126_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD6_MARK</span><span class="p">,</span>			<span class="n">PORT127_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD7_MARK</span><span class="p">,</span>			<span class="n">PORT128_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD8_MARK</span><span class="p">,</span>			<span class="n">PORT129_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD9_MARK</span><span class="p">,</span>			<span class="n">PORT130_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD10_MARK</span><span class="p">,</span>		<span class="n">PORT131_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD11_MARK</span><span class="p">,</span>		<span class="n">PORT132_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD12_MARK</span><span class="p">,</span>		<span class="n">PORT133_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD13_MARK</span><span class="p">,</span>		<span class="n">PORT134_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD14_MARK</span><span class="p">,</span>		<span class="n">PORT135_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD15_MARK</span><span class="p">,</span>		<span class="n">PORT136_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD16_MARK</span><span class="p">,</span>		<span class="n">PORT137_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD17_MARK</span><span class="p">,</span>		<span class="n">PORT138_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD18_MARK</span><span class="p">,</span>		<span class="n">PORT139_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD19_MARK</span><span class="p">,</span>		<span class="n">PORT140_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD20_MARK</span><span class="p">,</span>		<span class="n">PORT141_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD21_MARK</span><span class="p">,</span>		<span class="n">PORT142_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD22_MARK</span><span class="p">,</span>		<span class="n">PORT143_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDD23_MARK</span><span class="p">,</span>		<span class="n">PORT144_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDHSYN_MARK</span><span class="p">,</span>		<span class="n">PORT145_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDVSYN_MARK</span><span class="p">,</span>		<span class="n">PORT146_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDCK_MARK</span><span class="p">,</span>		<span class="n">PORT147_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRD_MARK</span><span class="p">,</span>			<span class="n">PORT148_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDISP_MARK</span><span class="p">,</span>		<span class="n">PORT149_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDLCLK_MARK</span><span class="p">,</span>		<span class="n">PORT150_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDDON_MARK</span><span class="p">,</span>		<span class="n">PORT151_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT152_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT153_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT154_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT155_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC1_MARK</span><span class="p">,</span>		<span class="n">PORT156_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT1_MARK</span><span class="p">,</span>		<span class="n">PORT157_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN1_MARK</span><span class="p">,</span>		<span class="n">PORT158_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK1_MARK</span><span class="p">,</span>		<span class="n">PORT159_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO0_MARK</span><span class="p">,</span>		<span class="n">PORT160_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO1_MARK</span><span class="p">,</span>		<span class="n">PORT161_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_SCK_MARK</span><span class="p">,</span>		<span class="n">PORT162_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_RTS_MARK</span><span class="p">,</span>		<span class="n">PORT163_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_CTS_MARK</span><span class="p">,</span>		<span class="n">PORT164_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT165_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFB_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT166_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VBUS0_0_MARK</span><span class="p">,</span>		<span class="n">PORT167_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VBUS0_1_MARK</span><span class="p">,</span>		<span class="n">PORT168_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HDMI_HPD_MARK</span><span class="p">,</span>		<span class="n">PORT169_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">HDMI_CEC_MARK</span><span class="p">,</span>		<span class="n">PORT170_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK0_MARK</span><span class="p">,</span>		<span class="n">PORT171_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICD0_MARK</span><span class="p">,</span>		<span class="n">PORT172_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_0_MARK</span><span class="p">,</span>		<span class="n">PORT173_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_1_MARK</span><span class="p">,</span>		<span class="n">PORT174_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_2_MARK</span><span class="p">,</span>		<span class="n">PORT175_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID0_3_MARK</span><span class="p">,</span>		<span class="n">PORT176_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD0_MARK</span><span class="p">,</span>		<span class="n">PORT177_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHIWP0_MARK</span><span class="p">,</span>		<span class="n">PORT178_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK1_MARK</span><span class="p">,</span>		<span class="n">PORT179_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_0_MARK</span><span class="p">,</span>		<span class="n">PORT180_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_1_MARK</span><span class="p">,</span>		<span class="n">PORT181_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_2_MARK</span><span class="p">,</span>		<span class="n">PORT182_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID1_3_MARK</span><span class="p">,</span>		<span class="n">PORT183_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD1_MARK</span><span class="p">,</span>		<span class="n">PORT184_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICLK2_MARK</span><span class="p">,</span>		<span class="n">PORT185_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_0_MARK</span><span class="p">,</span>		<span class="n">PORT186_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_1_MARK</span><span class="p">,</span>		<span class="n">PORT187_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_2_MARK</span><span class="p">,</span>		<span class="n">PORT188_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHID2_3_MARK</span><span class="p">,</span>		<span class="n">PORT189_FN1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDHICMD2_MARK</span><span class="p">,</span>		<span class="n">PORT190_FN1</span><span class="p">),</span>

	<span class="cm">/* Function 2 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIBCK_MARK</span><span class="p">,</span>		<span class="n">PORT4_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT5_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA4_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT6_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT8_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIASPDIF_11_MARK</span><span class="p">,</span>		<span class="n">PORT11_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA5_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT12_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSIOLR_MARK</span><span class="p">,</span>		<span class="n">PORT13_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSIOBT_MARK</span><span class="p">,</span>		<span class="n">PORT14_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FSIASPDIF_15_MARK</span><span class="p">,</span>		<span class="n">PORT15_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSIILR_MARK</span><span class="p">,</span>		<span class="n">PORT16_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSIIBT_MARK</span><span class="p">,</span>		<span class="n">PORT17_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BS_MARK</span><span class="p">,</span>			<span class="n">PORT19_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT36_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TSCK_MARK</span><span class="p">,</span>		<span class="n">PORT37_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT38_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RSCK_MARK</span><span class="p">,</span>		<span class="n">PORT39_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_RSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT40_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_MCK0_MARK</span><span class="p">,</span>		<span class="n">PORT41_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_MCK1_MARK</span><span class="p">,</span>		<span class="n">PORT42_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_SS1_MARK</span><span class="p">,</span>		<span class="n">PORT43_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_SS2_MARK</span><span class="p">,</span>		<span class="n">PORT44_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF0_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT45_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FMSICK_MARK</span><span class="p">,</span>		<span class="n">PORT65_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">FCE1_MARK</span><span class="p">,</span>			<span class="n">PORT66_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT76_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_TSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT77_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_TSCK_MARK</span><span class="p">,</span>		<span class="n">PORT78_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT79_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RSCK_MARK</span><span class="p">,</span>		<span class="n">PORT80_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_RSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT81_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BBIF1_FLOW_MARK</span><span class="p">,</span>		<span class="n">PORT82_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">BB_RX_FLOW_N_MARK</span><span class="p">,</span>		<span class="n">PORT83_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSCK_MARK</span><span class="p">,</span>		<span class="n">PORT84_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT85_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_MCK0_MARK</span><span class="p">,</span>		<span class="n">PORT86_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_MCK1_MARK</span><span class="p">,</span>		<span class="n">PORT87_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSCK_88_MARK</span><span class="p">,</span>	<span class="n">PORT88_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_89_MARK</span><span class="p">,</span>	<span class="n">PORT89_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TXD_90_MARK</span><span class="p">,</span>		<span class="n">PORT90_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RXD_91_MARK</span><span class="p">,</span>		<span class="n">PORT91_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS1_92_MARK</span><span class="p">,</span>		<span class="n">PORT92_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS2_93_MARK</span><span class="p">,</span>		<span class="n">PORT93_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_10_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_CTS1_MARK</span><span class="p">,</span>		<span class="n">PORT94_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RTS1_MARK</span><span class="p">,</span>		<span class="n">PORT95_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_TXD1_MARK</span><span class="p">,</span>		<span class="n">PORT96_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_RXD1_MARK</span><span class="p">,</span>		<span class="n">PORT97_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA2_SCK1_MARK</span><span class="p">,</span>		<span class="n">PORT98_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SCL2_MARK</span><span class="p">,</span>		<span class="n">PORT110_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SDA2_MARK</span><span class="p">,</span>		<span class="n">PORT111_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SCL3_MARK</span><span class="p">,</span>		<span class="n">PORT114_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_16_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SDA3_MARK</span><span class="p">,</span>		<span class="n">PORT115_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_16_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SCL4_MARK</span><span class="p">,</span>		<span class="n">PORT116_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_17_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SDA4_MARK</span><span class="p">,</span>		<span class="n">PORT117_FN2</span><span class="p">,</span> <span class="n">MSEL4CR_17_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RSCK_MARK</span><span class="p">,</span>		<span class="n">PORT134_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT135_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_MCK0_MARK</span><span class="p">,</span>		<span class="n">PORT136_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_MCK1_MARK</span><span class="p">,</span>		<span class="n">PORT137_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_SS1_MARK</span><span class="p">,</span>		<span class="n">PORT138_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_SS2_MARK</span><span class="p">,</span>		<span class="n">PORT139_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_CTS_140_MARK</span><span class="p">,</span>	<span class="n">PORT140_FN2</span><span class="p">,</span> <span class="n">MSEL3CR_9_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_RTS_141_MARK</span><span class="p">,</span>	<span class="n">PORT141_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_SCK_MARK</span><span class="p">,</span>		<span class="n">PORT142_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT143_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT144_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_TSYNC_MARK</span><span class="p">,</span>		<span class="n">PORT148_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_TSCK_MARK</span><span class="p">,</span>		<span class="n">PORT149_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_RXD_MARK</span><span class="p">,</span>		<span class="n">PORT150_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF2_TXD_MARK</span><span class="p">,</span>		<span class="n">PORT151_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_SCK_MARK</span><span class="p">,</span>		<span class="n">PORT156_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_RTS_MARK</span><span class="p">,</span>		<span class="n">PORT157_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA0_CTS_MARK</span><span class="p">,</span>		<span class="n">PORT158_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_SCK_MARK</span><span class="p">,</span>		<span class="n">PORT159_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_RTS_MARK</span><span class="p">,</span>		<span class="n">PORT160_FN2</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA1_CTS_MARK</span><span class="p">,</span>		<span class="n">PORT161_FN2</span><span class="p">),</span>

	<span class="cm">/* Function 3 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO1_MARK</span><span class="p">,</span>		<span class="n">PORT16_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VIO_CKO2_MARK</span><span class="p">,</span>		<span class="n">PORT17_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDIN_1_18_MARK</span><span class="p">,</span>		<span class="n">PORT18_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_14_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSCK_39_MARK</span><span class="p">,</span>	<span class="n">PORT39_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_40_MARK</span><span class="p">,</span>	<span class="n">PORT40_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_TXD_41_MARK</span><span class="p">,</span>		<span class="n">PORT41_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_RXD_42_MARK</span><span class="p">,</span>		<span class="n">PORT42_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS1_43_MARK</span><span class="p">,</span>		<span class="n">PORT43_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MSIOF1_SS2_44_MARK</span><span class="p">,</span>		<span class="n">PORT44_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_10_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_0_MARK</span><span class="p">,</span>		<span class="n">PORT54_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_1_MARK</span><span class="p">,</span>		<span class="n">PORT55_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_2_MARK</span><span class="p">,</span>		<span class="n">PORT56_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_3_MARK</span><span class="p">,</span>		<span class="n">PORT57_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_4_MARK</span><span class="p">,</span>		<span class="n">PORT58_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_5_MARK</span><span class="p">,</span>		<span class="n">PORT59_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_6_MARK</span><span class="p">,</span>		<span class="n">PORT60_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD1_7_MARK</span><span class="p">,</span>		<span class="n">PORT61_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">VINT_I_MARK</span><span class="p">,</span>		<span class="n">PORT65_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCLK1_MARK</span><span class="p">,</span>		<span class="n">PORT66_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCMD1_MARK</span><span class="p">,</span>		<span class="n">PORT67_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_15_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO2_93_MARK</span><span class="p">,</span>		<span class="n">PORT93_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO2_99_MARK</span><span class="p">,</span>		<span class="n">PORT99_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TPU0TO3_MARK</span><span class="p">,</span>		<span class="n">PORT112_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDIN_0_MARK</span><span class="p">,</span>		<span class="n">PORT113_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EXTLP_0_MARK</span><span class="p">,</span>		<span class="n">PORT114_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">OVCN2_0_MARK</span><span class="p">,</span>		<span class="n">PORT115_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWEN_0_MARK</span><span class="p">,</span>		<span class="n">PORT116_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">OVCN_0_MARK</span><span class="p">,</span>		<span class="n">PORT117_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT7_MARK</span><span class="p">,</span>		<span class="n">PORT121_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT6_MARK</span><span class="p">,</span>		<span class="n">PORT122_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT5_MARK</span><span class="p">,</span>		<span class="n">PORT123_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT4_MARK</span><span class="p">,</span>		<span class="n">PORT124_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT3_MARK</span><span class="p">,</span>		<span class="n">PORT125_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT2_MARK</span><span class="p">,</span>		<span class="n">PORT126_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT1_MARK</span><span class="p">,</span>		<span class="n">PORT127_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYOUT0_MARK</span><span class="p">,</span>		<span class="n">PORT128_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN7_MARK</span><span class="p">,</span>		<span class="n">PORT129_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN6_MARK</span><span class="p">,</span>		<span class="n">PORT130_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN5_MARK</span><span class="p">,</span>		<span class="n">PORT131_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN4_MARK</span><span class="p">,</span>		<span class="n">PORT132_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN3_133_MARK</span><span class="p">,</span>		<span class="n">PORT133_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_18_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN2_134_MARK</span><span class="p">,</span>		<span class="n">PORT134_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_18_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN1_135_MARK</span><span class="p">,</span>		<span class="n">PORT135_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_18_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN0_136_MARK</span><span class="p">,</span>		<span class="n">PORT136_FN3</span><span class="p">,</span> <span class="n">MSEL4CR_18_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SPSYNC2_MARK</span><span class="p">,</span>		<span class="n">PORT137_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IROUT_139_MARK</span><span class="p">,</span>		<span class="n">PORT139_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_OUT_MARK</span><span class="p">,</span>		<span class="n">PORT140_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_IN_MARK</span><span class="p">,</span>		<span class="n">PORT141_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IRDA_FIRSEL_MARK</span><span class="p">,</span>		<span class="n">PORT142_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDAT2_MARK</span><span class="p">,</span>		<span class="n">PORT145_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SDEN2_MARK</span><span class="p">,</span>		<span class="n">PORT146_FN3</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS_SCK2_MARK</span><span class="p">,</span>		<span class="n">PORT147_FN3</span><span class="p">),</span>

	<span class="cm">/* Function 4 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_CTS_43_MARK</span><span class="p">,</span>	<span class="n">PORT43_FN4</span><span class="p">,</span> <span class="n">MSEL3CR_9_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SCIFA3_RTS_44_MARK</span><span class="p">,</span>	<span class="n">PORT44_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GP_RX_FLAG_MARK</span><span class="p">,</span>	<span class="n">PORT76_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GP_RX_DATA_MARK</span><span class="p">,</span>	<span class="n">PORT77_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GP_TX_READY_MARK</span><span class="p">,</span>	<span class="n">PORT78_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GP_RX_WAKE_MARK</span><span class="p">,</span>	<span class="n">PORT79_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MP_TX_FLAG_MARK</span><span class="p">,</span>	<span class="n">PORT80_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MP_TX_DATA_MARK</span><span class="p">,</span>	<span class="n">PORT81_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MP_RX_READY_MARK</span><span class="p">,</span>	<span class="n">PORT82_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MP_TX_WAKE_MARK</span><span class="p">,</span>	<span class="n">PORT83_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_0_MARK</span><span class="p">,</span>	<span class="n">PORT84_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_1_MARK</span><span class="p">,</span>	<span class="n">PORT85_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_2_MARK</span><span class="p">,</span>	<span class="n">PORT86_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_3_MARK</span><span class="p">,</span>	<span class="n">PORT87_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_4_MARK</span><span class="p">,</span>	<span class="n">PORT88_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_5_MARK</span><span class="p">,</span>	<span class="n">PORT89_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_6_MARK</span><span class="p">,</span>	<span class="n">PORT90_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCD0_7_MARK</span><span class="p">,</span>	<span class="n">PORT91_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCMD0_MARK</span><span class="p">,</span>	<span class="n">PORT92_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_RST_MARK</span><span class="p">,</span>	<span class="n">PORT94_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_CLK_MARK</span><span class="p">,</span>	<span class="n">PORT95_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SIM_D_MARK</span><span class="p">,</span>		<span class="n">PORT98_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MMCCLK0_MARK</span><span class="p">,</span>	<span class="n">PORT99_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_15_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IDIN_1_113_MARK</span><span class="p">,</span>	<span class="n">PORT113_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_14_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">OVCN_1_114_MARK</span><span class="p">,</span>	<span class="n">PORT114_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_14_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWEN_1_115_MARK</span><span class="p">,</span>	<span class="n">PORT115_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">EXTLP_1_MARK</span><span class="p">,</span>	<span class="n">PORT116_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">OVCN2_1_MARK</span><span class="p">,</span>	<span class="n">PORT117_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN0_121_MARK</span><span class="p">,</span>	<span class="n">PORT121_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_18_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN1_122_MARK</span><span class="p">,</span>	<span class="n">PORT122_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_18_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN2_123_MARK</span><span class="p">,</span>	<span class="n">PORT123_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_18_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">KEYIN3_124_MARK</span><span class="p">,</span>	<span class="n">PORT124_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_18_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">PWEN_1_138_MARK</span><span class="p">,</span>	<span class="n">PORT138_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">IROUT_140_MARK</span><span class="p">,</span>	<span class="n">PORT140_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDCS_MARK</span><span class="p">,</span>		<span class="n">PORT145_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDWR_MARK</span><span class="p">,</span>		<span class="n">PORT147_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDRS_MARK</span><span class="p">,</span>		<span class="n">PORT149_FN4</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">OVCN_1_162_MARK</span><span class="p">,</span>	<span class="n">PORT162_FN4</span><span class="p">,</span> <span class="n">MSEL4CR_14_1</span><span class="p">),</span>

	<span class="cm">/* Function 5 */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI0_MARK</span><span class="p">,</span>		<span class="n">PORT41_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPI1_MARK</span><span class="p">,</span>		<span class="n">PORT42_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO0_MARK</span><span class="p">,</span>		<span class="n">PORT43_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">GPO1_MARK</span><span class="p">,</span>		<span class="n">PORT44_FN5</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SCL3S_MARK</span><span class="p">,</span>	<span class="n">PORT137_FN5</span><span class="p">,</span> <span class="n">MSEL4CR_16_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SDA3S_MARK</span><span class="p">,</span>	<span class="n">PORT145_FN5</span><span class="p">,</span> <span class="n">MSEL4CR_16_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SCL4S_MARK</span><span class="p">,</span>	<span class="n">PORT146_FN5</span><span class="p">,</span> <span class="n">MSEL4CR_17_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">I2C_SDA4S_MARK</span><span class="p">,</span>	<span class="n">PORT147_FN5</span><span class="p">,</span> <span class="n">MSEL4CR_17_0</span><span class="p">),</span>

	<span class="cm">/* Function select */</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDC0_SELECT_MARK</span><span class="p">,</span>	<span class="n">MSEL3CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">LCDC1_SELECT_MARK</span><span class="p">,</span>	<span class="n">MSEL3CR_6_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS0_1SELECT_MARK</span><span class="p">,</span>	<span class="n">MSEL3CR_21_0</span><span class="p">,</span> <span class="n">MSEL3CR_20_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS0_2SELECT_MARK</span><span class="p">,</span>	<span class="n">MSEL3CR_21_0</span><span class="p">,</span> <span class="n">MSEL3CR_20_1</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS1_1SELECT_MARK</span><span class="p">,</span>	<span class="n">MSEL3CR_27_0</span><span class="p">,</span> <span class="n">MSEL3CR_26_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">TS1_2SELECT_MARK</span><span class="p">,</span>	<span class="n">MSEL3CR_27_0</span><span class="p">,</span> <span class="n">MSEL3CR_26_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDENC_CPG_MARK</span><span class="p">,</span>	<span class="n">MSEL4CR_19_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">SDENC_DV_CLKI_MARK</span><span class="p">,</span>	<span class="n">MSEL4CR_19_1</span><span class="p">),</span>

	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFIv6_MARK</span><span class="p">,</span>		<span class="n">MSEL4CR_6_0</span><span class="p">),</span>
	<span class="n">PINMUX_DATA</span><span class="p">(</span><span class="n">MFIv4_MARK</span><span class="p">,</span>		<span class="n">MSEL4CR_6_1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_gpio</span> <span class="n">pinmux_gpios</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>

	<span class="cm">/* PORT */</span>
	<span class="n">GPIO_PORT_ALL</span><span class="p">(),</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ0_6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ0_162</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ2_4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ2_5</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ3_8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ3_16</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ4_17</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ4_163</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ5</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ6_39</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ6_164</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ7_40</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ7_167</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ8_41</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ8_168</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ9_42</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ9_169</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ10</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ11</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ12_80</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ12_137</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ13_81</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ13_145</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ14_82</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ14_146</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ15_83</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ15_147</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ16_84</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ16_170</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ17</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ18</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ19</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ20</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ21</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ22</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ23</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ24</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ25</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ26_121</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ26_172</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ27_122</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ27_180</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ28_123</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ28_181</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ29_129</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ29_182</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ30_130</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ30_183</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ31_138</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRQ31_184</span><span class="p">),</span>

	<span class="cm">/* MSIOF0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TSYNC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TSCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RSCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_RSYNC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_MCK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_MCK1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_SS1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_SS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF0_TXD</span><span class="p">),</span>

	<span class="cm">/* MSIOF1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSCK_39</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSCK_88</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_40</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TSYNC_89</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TXD_41</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_TXD_90</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RXD_42</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RXD_91</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS1_43</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS1_92</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS2_44</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_SS2_93</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RSCK</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_RSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_MCK0</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF1_MCK1</span><span class="p">),</span>

	<span class="cm">/* MSIOF2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RSCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RSYNC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_MCK0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_MCK1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_SS1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_SS2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_TSYNC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_TSCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_RXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MSIOF2_TXD</span><span class="p">),</span>

	<span class="cm">/* BBIF1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_TSYNC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_TSCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_TXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RSCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_RSYNC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF1_FLOW</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BB_RX_FLOW_N</span><span class="p">),</span>

	<span class="cm">/* BBIF2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSCK1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TSYNC1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_TXD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BBIF2_RXD</span><span class="p">),</span>

	<span class="cm">/* FSI */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIACK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIBCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAILR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAIBT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAISLD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOMC</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOLR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOBT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIAOSLD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIASPDIF_11</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FSIASPDIF_15</span><span class="p">),</span>

	<span class="cm">/* FMSI */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOOLR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSIOLR</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOOBT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSIOBT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOSLD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOILR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSIILR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSOIBT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSIIBT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSISLD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FMSICK</span><span class="p">),</span>

	<span class="cm">/* SCIFA0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_TXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_SCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_RTS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA0_CTS</span><span class="p">),</span>

	<span class="cm">/* SCIFA1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_TXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_SCK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_RTS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA1_CTS</span><span class="p">),</span>

	<span class="cm">/* SCIFA2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_CTS1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RTS1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_TXD1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_RXD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA2_SCK1</span><span class="p">),</span>

	<span class="cm">/* SCIFA3 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_CTS_43</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_CTS_140</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_RTS_44</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_RTS_141</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_SCK</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_TXD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA3_RXD</span><span class="p">),</span>

	<span class="cm">/* SCIFA4 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA4_TXD</span><span class="p">),</span>

	<span class="cm">/* SCIFA5 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_RXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFA5_TXD</span><span class="p">),</span>

	<span class="cm">/* SCIFB */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_SCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_RTS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_CTS</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_TXD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SCIFB_RXD</span><span class="p">),</span>

	<span class="cm">/* CEU */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_HD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKO1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKO2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_VD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CLK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_FIELD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_CKO</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D5</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D8</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D9</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D10</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D11</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D14</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VIO_D15</span><span class="p">),</span>

	<span class="cm">/* USB0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDIN_0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EXTLP_0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">OVCN2_0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWEN_0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">OVCN_0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VBUS0_0</span><span class="p">),</span>

	<span class="cm">/* USB1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDIN_1_18</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IDIN_1_113</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">OVCN_1_114</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">OVCN_1_162</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWEN_1_115</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">PWEN_1_138</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">EXTLP_1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">OVCN2_1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VBUS0_1</span><span class="p">),</span>

	<span class="cm">/* GPIO */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPI1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GPO1</span><span class="p">),</span>

	<span class="cm">/* BSC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">BS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CKO</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WAIT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RDWR</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A8</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A9</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A10</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A11</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A14</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A15</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A16</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A17</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A18</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A19</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A20</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A21</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A22</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A23</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A24</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A25</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A26</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS5A</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS5B</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">CS6A</span><span class="p">),</span>

	<span class="cm">/* BSC/FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">RD_FSC</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">WE0_FWE</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A4_FOE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">A5_FCDE</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D0_NAF0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D1_NAF1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D2_NAF2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D3_NAF3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D4_NAF4</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D5_NAF5</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D6_NAF6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D7_NAF7</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D8_NAF8</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D9_NAF9</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D10_NAF10</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D11_NAF11</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D12_NAF12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D13_NAF13</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D14_NAF14</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">D15_NAF15</span><span class="p">),</span>

	<span class="cm">/* MMCIF(1) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD0_7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCMD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCLK0</span><span class="p">),</span>

	<span class="cm">/* MMCIF(2) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCD1_7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCLK1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MMCCMD1</span><span class="p">),</span>

	<span class="cm">/* SPU2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">VINT_I</span><span class="p">),</span>

	<span class="cm">/* FLCTL */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FCE0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">FRB</span><span class="p">),</span>

	<span class="cm">/* HSI */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GP_RX_FLAG</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GP_RX_DATA</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GP_TX_READY</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">GP_RX_WAKE</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MP_TX_FLAG</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MP_TX_DATA</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MP_RX_READY</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MP_TX_WAKE</span><span class="p">),</span>

	<span class="cm">/* MFI */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFIv6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MFIv4</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_BUSCLK_MEMC_A0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_ADV_MEMC_DREQ0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_WAIT_MEMC_DREQ1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_CS1_MEMC_A1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_CS0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_NOE</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_NWE</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_INT</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD9</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD13</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">MEMC_AD15</span><span class="p">),</span>

	<span class="cm">/* SIM */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_RST</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_CLK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SIM_D</span><span class="p">),</span>

	<span class="cm">/* TPU */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO2_93</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO2_99</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TPU0TO3</span><span class="p">),</span>

	<span class="cm">/* I2C2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SCL2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SDA2</span><span class="p">),</span>

	<span class="cm">/* I2C3(1) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SCL3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SDA3</span><span class="p">),</span>

	<span class="cm">/* I2C3(2) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SCL3S</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SDA3S</span><span class="p">),</span>

	<span class="cm">/* I2C4(2) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SCL4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SDA4</span><span class="p">),</span>

	<span class="cm">/* I2C4(2) */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SCL4S</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">I2C_SDA4S</span><span class="p">),</span>

	<span class="cm">/* KEYSC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN0_121</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN0_136</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN1_122</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN1_135</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN2_123</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN2_134</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT3</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN3_124</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN3_133</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN4</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN5</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT6</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN6</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYOUT7</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">KEYIN7</span><span class="p">),</span>

	<span class="cm">/* LCDC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDHSYN</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDCS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDVSYN</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDCK</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDWR</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDRD</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDISP</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDRS</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDLCLK</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDDON</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD0</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD1</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD3</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD4</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD5</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD6</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD7</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD8</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD9</span><span class="p">),</span>		<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD10</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD11</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD12</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD13</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD14</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD15</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD16</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD17</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD18</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD19</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD20</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD21</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD22</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDD23</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDC0_SELECT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">LCDC1_SELECT</span><span class="p">),</span>

	<span class="cm">/* IRDA */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRDA_OUT</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRDA_IN</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IRDA_FIRSEL</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IROUT_139</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">IROUT_140</span><span class="p">),</span>

	<span class="cm">/* TSIF1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS0_1SELECT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS0_2SELECT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS1_1SELECT</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS1_2SELECT</span><span class="p">),</span>

	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK1</span><span class="p">),</span>

	<span class="cm">/* TSIF2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SPSYNC2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDAT2</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SDEN2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">TS_SCK2</span><span class="p">),</span>

	<span class="cm">/* HDMI */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HDMI_HPD</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">HDMI_CEC</span><span class="p">),</span>

	<span class="cm">/* SDHI0 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICLK0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICD0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHIWP0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_0</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_1</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID0_3</span><span class="p">),</span>

	<span class="cm">/* SDHI1 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICLK1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID1_3</span><span class="p">),</span>

	<span class="cm">/* SDHI2 */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICLK2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHICMD2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_0</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_1</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_2</span><span class="p">),</span>	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDHID2_3</span><span class="p">),</span>

	<span class="cm">/* SDENC */</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDENC_CPG</span><span class="p">),</span>
	<span class="n">GPIO_FN</span><span class="p">(</span><span class="n">SDENC_DV_CLKI</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_cfg_reg</span> <span class="n">pinmux_config_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span>	<span class="mh">0xE6051000</span><span class="p">),</span> <span class="cm">/* PORT0CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span>	<span class="mh">0xE6051001</span><span class="p">),</span> <span class="cm">/* PORT1CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span>	<span class="mh">0xE6051002</span><span class="p">),</span> <span class="cm">/* PORT2CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span>	<span class="mh">0xE6051003</span><span class="p">),</span> <span class="cm">/* PORT3CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span>	<span class="mh">0xE6051004</span><span class="p">),</span> <span class="cm">/* PORT4CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span>	<span class="mh">0xE6051005</span><span class="p">),</span> <span class="cm">/* PORT5CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span>	<span class="mh">0xE6051006</span><span class="p">),</span> <span class="cm">/* PORT6CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span>	<span class="mh">0xE6051007</span><span class="p">),</span> <span class="cm">/* PORT7CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span>	<span class="mh">0xE6051008</span><span class="p">),</span> <span class="cm">/* PORT8CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span>	<span class="mh">0xE6051009</span><span class="p">),</span> <span class="cm">/* PORT9CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span>	<span class="mh">0xE605100A</span><span class="p">),</span> <span class="cm">/* PORT10CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span>	<span class="mh">0xE605100B</span><span class="p">),</span> <span class="cm">/* PORT11CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span>	<span class="mh">0xE605100C</span><span class="p">),</span> <span class="cm">/* PORT12CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span>	<span class="mh">0xE605100D</span><span class="p">),</span> <span class="cm">/* PORT13CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span>	<span class="mh">0xE605100E</span><span class="p">),</span> <span class="cm">/* PORT14CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span>	<span class="mh">0xE605100F</span><span class="p">),</span> <span class="cm">/* PORT15CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span>	<span class="mh">0xE6051010</span><span class="p">),</span> <span class="cm">/* PORT16CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span>	<span class="mh">0xE6051011</span><span class="p">),</span> <span class="cm">/* PORT17CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span>	<span class="mh">0xE6051012</span><span class="p">),</span> <span class="cm">/* PORT18CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">19</span><span class="p">,</span>	<span class="mh">0xE6051013</span><span class="p">),</span> <span class="cm">/* PORT19CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span>	<span class="mh">0xE6051014</span><span class="p">),</span> <span class="cm">/* PORT20CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span>	<span class="mh">0xE6051015</span><span class="p">),</span> <span class="cm">/* PORT21CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">22</span><span class="p">,</span>	<span class="mh">0xE6051016</span><span class="p">),</span> <span class="cm">/* PORT22CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span>	<span class="mh">0xE6051017</span><span class="p">),</span> <span class="cm">/* PORT23CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span>	<span class="mh">0xE6051018</span><span class="p">),</span> <span class="cm">/* PORT24CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">25</span><span class="p">,</span>	<span class="mh">0xE6051019</span><span class="p">),</span> <span class="cm">/* PORT25CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">26</span><span class="p">,</span>	<span class="mh">0xE605101A</span><span class="p">),</span> <span class="cm">/* PORT26CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">27</span><span class="p">,</span>	<span class="mh">0xE605101B</span><span class="p">),</span> <span class="cm">/* PORT27CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">28</span><span class="p">,</span>	<span class="mh">0xE605101C</span><span class="p">),</span> <span class="cm">/* PORT28CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">29</span><span class="p">,</span>	<span class="mh">0xE605101D</span><span class="p">),</span> <span class="cm">/* PORT29CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">30</span><span class="p">,</span>	<span class="mh">0xE605101E</span><span class="p">),</span> <span class="cm">/* PORT30CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">31</span><span class="p">,</span>	<span class="mh">0xE605101F</span><span class="p">),</span> <span class="cm">/* PORT31CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span>	<span class="mh">0xE6051020</span><span class="p">),</span> <span class="cm">/* PORT32CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">33</span><span class="p">,</span>	<span class="mh">0xE6051021</span><span class="p">),</span> <span class="cm">/* PORT33CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">34</span><span class="p">,</span>	<span class="mh">0xE6051022</span><span class="p">),</span> <span class="cm">/* PORT34CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">35</span><span class="p">,</span>	<span class="mh">0xE6051023</span><span class="p">),</span> <span class="cm">/* PORT35CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">36</span><span class="p">,</span>	<span class="mh">0xE6051024</span><span class="p">),</span> <span class="cm">/* PORT36CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">37</span><span class="p">,</span>	<span class="mh">0xE6051025</span><span class="p">),</span> <span class="cm">/* PORT37CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">38</span><span class="p">,</span>	<span class="mh">0xE6051026</span><span class="p">),</span> <span class="cm">/* PORT38CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">39</span><span class="p">,</span>	<span class="mh">0xE6051027</span><span class="p">),</span> <span class="cm">/* PORT39CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">40</span><span class="p">,</span>	<span class="mh">0xE6051028</span><span class="p">),</span> <span class="cm">/* PORT40CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">41</span><span class="p">,</span>	<span class="mh">0xE6051029</span><span class="p">),</span> <span class="cm">/* PORT41CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">42</span><span class="p">,</span>	<span class="mh">0xE605102A</span><span class="p">),</span> <span class="cm">/* PORT42CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">43</span><span class="p">,</span>	<span class="mh">0xE605102B</span><span class="p">),</span> <span class="cm">/* PORT43CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">44</span><span class="p">,</span>	<span class="mh">0xE605102C</span><span class="p">),</span> <span class="cm">/* PORT44CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">45</span><span class="p">,</span>	<span class="mh">0xE605102D</span><span class="p">),</span> <span class="cm">/* PORT45CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">46</span><span class="p">,</span>	<span class="mh">0xE605202E</span><span class="p">),</span> <span class="cm">/* PORT46CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">47</span><span class="p">,</span>	<span class="mh">0xE605202F</span><span class="p">),</span> <span class="cm">/* PORT47CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">48</span><span class="p">,</span>	<span class="mh">0xE6052030</span><span class="p">),</span> <span class="cm">/* PORT48CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">49</span><span class="p">,</span>	<span class="mh">0xE6052031</span><span class="p">),</span> <span class="cm">/* PORT49CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">50</span><span class="p">,</span>	<span class="mh">0xE6052032</span><span class="p">),</span> <span class="cm">/* PORT50CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">51</span><span class="p">,</span>	<span class="mh">0xE6052033</span><span class="p">),</span> <span class="cm">/* PORT51CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">52</span><span class="p">,</span>	<span class="mh">0xE6052034</span><span class="p">),</span> <span class="cm">/* PORT52CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">53</span><span class="p">,</span>	<span class="mh">0xE6052035</span><span class="p">),</span> <span class="cm">/* PORT53CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">54</span><span class="p">,</span>	<span class="mh">0xE6052036</span><span class="p">),</span> <span class="cm">/* PORT54CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">55</span><span class="p">,</span>	<span class="mh">0xE6052037</span><span class="p">),</span> <span class="cm">/* PORT55CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">56</span><span class="p">,</span>	<span class="mh">0xE6052038</span><span class="p">),</span> <span class="cm">/* PORT56CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">57</span><span class="p">,</span>	<span class="mh">0xE6052039</span><span class="p">),</span> <span class="cm">/* PORT57CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">58</span><span class="p">,</span>	<span class="mh">0xE605203A</span><span class="p">),</span> <span class="cm">/* PORT58CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">59</span><span class="p">,</span>	<span class="mh">0xE605203B</span><span class="p">),</span> <span class="cm">/* PORT59CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">60</span><span class="p">,</span>	<span class="mh">0xE605203C</span><span class="p">),</span> <span class="cm">/* PORT60CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">61</span><span class="p">,</span>	<span class="mh">0xE605203D</span><span class="p">),</span> <span class="cm">/* PORT61CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">62</span><span class="p">,</span>	<span class="mh">0xE605203E</span><span class="p">),</span> <span class="cm">/* PORT62CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">63</span><span class="p">,</span>	<span class="mh">0xE605203F</span><span class="p">),</span> <span class="cm">/* PORT63CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">64</span><span class="p">,</span>	<span class="mh">0xE6052040</span><span class="p">),</span> <span class="cm">/* PORT64CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">65</span><span class="p">,</span>	<span class="mh">0xE6052041</span><span class="p">),</span> <span class="cm">/* PORT65CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">66</span><span class="p">,</span>	<span class="mh">0xE6052042</span><span class="p">),</span> <span class="cm">/* PORT66CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">67</span><span class="p">,</span>	<span class="mh">0xE6052043</span><span class="p">),</span> <span class="cm">/* PORT67CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">68</span><span class="p">,</span>	<span class="mh">0xE6052044</span><span class="p">),</span> <span class="cm">/* PORT68CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">69</span><span class="p">,</span>	<span class="mh">0xE6052045</span><span class="p">),</span> <span class="cm">/* PORT69CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">70</span><span class="p">,</span>	<span class="mh">0xE6052046</span><span class="p">),</span> <span class="cm">/* PORT70CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">71</span><span class="p">,</span>	<span class="mh">0xE6052047</span><span class="p">),</span> <span class="cm">/* PORT71CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">72</span><span class="p">,</span>	<span class="mh">0xE6052048</span><span class="p">),</span> <span class="cm">/* PORT72CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">73</span><span class="p">,</span>	<span class="mh">0xE6052049</span><span class="p">),</span> <span class="cm">/* PORT73CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">74</span><span class="p">,</span>	<span class="mh">0xE605204A</span><span class="p">),</span> <span class="cm">/* PORT74CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">75</span><span class="p">,</span>	<span class="mh">0xE605204B</span><span class="p">),</span> <span class="cm">/* PORT75CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">76</span><span class="p">,</span>	<span class="mh">0xE605004C</span><span class="p">),</span> <span class="cm">/* PORT76CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">77</span><span class="p">,</span>	<span class="mh">0xE605004D</span><span class="p">),</span> <span class="cm">/* PORT77CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">78</span><span class="p">,</span>	<span class="mh">0xE605004E</span><span class="p">),</span> <span class="cm">/* PORT78CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">79</span><span class="p">,</span>	<span class="mh">0xE605004F</span><span class="p">),</span> <span class="cm">/* PORT79CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">80</span><span class="p">,</span>	<span class="mh">0xE6050050</span><span class="p">),</span> <span class="cm">/* PORT80CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">81</span><span class="p">,</span>	<span class="mh">0xE6050051</span><span class="p">),</span> <span class="cm">/* PORT81CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">82</span><span class="p">,</span>	<span class="mh">0xE6050052</span><span class="p">),</span> <span class="cm">/* PORT82CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">83</span><span class="p">,</span>	<span class="mh">0xE6050053</span><span class="p">),</span> <span class="cm">/* PORT83CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">84</span><span class="p">,</span>	<span class="mh">0xE6050054</span><span class="p">),</span> <span class="cm">/* PORT84CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">85</span><span class="p">,</span>	<span class="mh">0xE6050055</span><span class="p">),</span> <span class="cm">/* PORT85CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">86</span><span class="p">,</span>	<span class="mh">0xE6050056</span><span class="p">),</span> <span class="cm">/* PORT86CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">87</span><span class="p">,</span>	<span class="mh">0xE6050057</span><span class="p">),</span> <span class="cm">/* PORT87CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">88</span><span class="p">,</span>	<span class="mh">0xE6050058</span><span class="p">),</span> <span class="cm">/* PORT88CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">89</span><span class="p">,</span>	<span class="mh">0xE6050059</span><span class="p">),</span> <span class="cm">/* PORT89CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">90</span><span class="p">,</span>	<span class="mh">0xE605005A</span><span class="p">),</span> <span class="cm">/* PORT90CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">91</span><span class="p">,</span>	<span class="mh">0xE605005B</span><span class="p">),</span> <span class="cm">/* PORT91CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">92</span><span class="p">,</span>	<span class="mh">0xE605005C</span><span class="p">),</span> <span class="cm">/* PORT92CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">93</span><span class="p">,</span>	<span class="mh">0xE605005D</span><span class="p">),</span> <span class="cm">/* PORT93CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">94</span><span class="p">,</span>	<span class="mh">0xE605005E</span><span class="p">),</span> <span class="cm">/* PORT94CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">95</span><span class="p">,</span>	<span class="mh">0xE605005F</span><span class="p">),</span> <span class="cm">/* PORT95CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">96</span><span class="p">,</span>	<span class="mh">0xE6050060</span><span class="p">),</span> <span class="cm">/* PORT96CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">97</span><span class="p">,</span>	<span class="mh">0xE6050061</span><span class="p">),</span> <span class="cm">/* PORT97CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">98</span><span class="p">,</span>	<span class="mh">0xE6050062</span><span class="p">),</span> <span class="cm">/* PORT98CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">99</span><span class="p">,</span>	<span class="mh">0xE6050063</span><span class="p">),</span> <span class="cm">/* PORT99CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">100</span><span class="p">,</span>	<span class="mh">0xE6053064</span><span class="p">),</span> <span class="cm">/* PORT100CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">101</span><span class="p">,</span>	<span class="mh">0xE6053065</span><span class="p">),</span> <span class="cm">/* PORT101CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">102</span><span class="p">,</span>	<span class="mh">0xE6053066</span><span class="p">),</span> <span class="cm">/* PORT102CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">103</span><span class="p">,</span>	<span class="mh">0xE6053067</span><span class="p">),</span> <span class="cm">/* PORT103CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">104</span><span class="p">,</span>	<span class="mh">0xE6053068</span><span class="p">),</span> <span class="cm">/* PORT104CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">105</span><span class="p">,</span>	<span class="mh">0xE6053069</span><span class="p">),</span> <span class="cm">/* PORT105CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">106</span><span class="p">,</span>	<span class="mh">0xE605306A</span><span class="p">),</span> <span class="cm">/* PORT106CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">107</span><span class="p">,</span>	<span class="mh">0xE605306B</span><span class="p">),</span> <span class="cm">/* PORT107CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">108</span><span class="p">,</span>	<span class="mh">0xE605306C</span><span class="p">),</span> <span class="cm">/* PORT108CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">109</span><span class="p">,</span>	<span class="mh">0xE605306D</span><span class="p">),</span> <span class="cm">/* PORT109CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">110</span><span class="p">,</span>	<span class="mh">0xE605306E</span><span class="p">),</span> <span class="cm">/* PORT110CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">111</span><span class="p">,</span>	<span class="mh">0xE605306F</span><span class="p">),</span> <span class="cm">/* PORT111CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">112</span><span class="p">,</span>	<span class="mh">0xE6053070</span><span class="p">),</span> <span class="cm">/* PORT112CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">113</span><span class="p">,</span>	<span class="mh">0xE6053071</span><span class="p">),</span> <span class="cm">/* PORT113CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">114</span><span class="p">,</span>	<span class="mh">0xE6053072</span><span class="p">),</span> <span class="cm">/* PORT114CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">115</span><span class="p">,</span>	<span class="mh">0xE6053073</span><span class="p">),</span> <span class="cm">/* PORT115CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">116</span><span class="p">,</span>	<span class="mh">0xE6053074</span><span class="p">),</span> <span class="cm">/* PORT116CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">117</span><span class="p">,</span>	<span class="mh">0xE6053075</span><span class="p">),</span> <span class="cm">/* PORT117CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">118</span><span class="p">,</span>	<span class="mh">0xE6053076</span><span class="p">),</span> <span class="cm">/* PORT118CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">119</span><span class="p">,</span>	<span class="mh">0xE6053077</span><span class="p">),</span> <span class="cm">/* PORT119CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">120</span><span class="p">,</span>	<span class="mh">0xE6053078</span><span class="p">),</span> <span class="cm">/* PORT120CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">121</span><span class="p">,</span>	<span class="mh">0xE6050079</span><span class="p">),</span> <span class="cm">/* PORT121CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">122</span><span class="p">,</span>	<span class="mh">0xE605007A</span><span class="p">),</span> <span class="cm">/* PORT122CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">123</span><span class="p">,</span>	<span class="mh">0xE605007B</span><span class="p">),</span> <span class="cm">/* PORT123CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">124</span><span class="p">,</span>	<span class="mh">0xE605007C</span><span class="p">),</span> <span class="cm">/* PORT124CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">125</span><span class="p">,</span>	<span class="mh">0xE605007D</span><span class="p">),</span> <span class="cm">/* PORT125CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">126</span><span class="p">,</span>	<span class="mh">0xE605007E</span><span class="p">),</span> <span class="cm">/* PORT126CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">127</span><span class="p">,</span>	<span class="mh">0xE605007F</span><span class="p">),</span> <span class="cm">/* PORT127CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">128</span><span class="p">,</span>	<span class="mh">0xE6050080</span><span class="p">),</span> <span class="cm">/* PORT128CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">129</span><span class="p">,</span>	<span class="mh">0xE6050081</span><span class="p">),</span> <span class="cm">/* PORT129CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">130</span><span class="p">,</span>	<span class="mh">0xE6050082</span><span class="p">),</span> <span class="cm">/* PORT130CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">131</span><span class="p">,</span>	<span class="mh">0xE6050083</span><span class="p">),</span> <span class="cm">/* PORT131CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">132</span><span class="p">,</span>	<span class="mh">0xE6050084</span><span class="p">),</span> <span class="cm">/* PORT132CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">133</span><span class="p">,</span>	<span class="mh">0xE6050085</span><span class="p">),</span> <span class="cm">/* PORT133CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">134</span><span class="p">,</span>	<span class="mh">0xE6050086</span><span class="p">),</span> <span class="cm">/* PORT134CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">135</span><span class="p">,</span>	<span class="mh">0xE6050087</span><span class="p">),</span> <span class="cm">/* PORT135CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">136</span><span class="p">,</span>	<span class="mh">0xE6050088</span><span class="p">),</span> <span class="cm">/* PORT136CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">137</span><span class="p">,</span>	<span class="mh">0xE6050089</span><span class="p">),</span> <span class="cm">/* PORT137CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">138</span><span class="p">,</span>	<span class="mh">0xE605008A</span><span class="p">),</span> <span class="cm">/* PORT138CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">139</span><span class="p">,</span>	<span class="mh">0xE605008B</span><span class="p">),</span> <span class="cm">/* PORT139CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">140</span><span class="p">,</span>	<span class="mh">0xE605008C</span><span class="p">),</span> <span class="cm">/* PORT140CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">141</span><span class="p">,</span>	<span class="mh">0xE605008D</span><span class="p">),</span> <span class="cm">/* PORT141CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">142</span><span class="p">,</span>	<span class="mh">0xE605008E</span><span class="p">),</span> <span class="cm">/* PORT142CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">143</span><span class="p">,</span>	<span class="mh">0xE605008F</span><span class="p">),</span> <span class="cm">/* PORT143CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">144</span><span class="p">,</span>	<span class="mh">0xE6050090</span><span class="p">),</span> <span class="cm">/* PORT144CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">145</span><span class="p">,</span>	<span class="mh">0xE6050091</span><span class="p">),</span> <span class="cm">/* PORT145CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">146</span><span class="p">,</span>	<span class="mh">0xE6050092</span><span class="p">),</span> <span class="cm">/* PORT146CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">147</span><span class="p">,</span>	<span class="mh">0xE6050093</span><span class="p">),</span> <span class="cm">/* PORT147CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">148</span><span class="p">,</span>	<span class="mh">0xE6050094</span><span class="p">),</span> <span class="cm">/* PORT148CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">149</span><span class="p">,</span>	<span class="mh">0xE6050095</span><span class="p">),</span> <span class="cm">/* PORT149CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">150</span><span class="p">,</span>	<span class="mh">0xE6050096</span><span class="p">),</span> <span class="cm">/* PORT150CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">151</span><span class="p">,</span>	<span class="mh">0xE6050097</span><span class="p">),</span> <span class="cm">/* PORT151CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">152</span><span class="p">,</span>	<span class="mh">0xE6053098</span><span class="p">),</span> <span class="cm">/* PORT152CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">153</span><span class="p">,</span>	<span class="mh">0xE6053099</span><span class="p">),</span> <span class="cm">/* PORT153CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">154</span><span class="p">,</span>	<span class="mh">0xE605309A</span><span class="p">),</span> <span class="cm">/* PORT154CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">155</span><span class="p">,</span>	<span class="mh">0xE605309B</span><span class="p">),</span> <span class="cm">/* PORT155CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">156</span><span class="p">,</span>	<span class="mh">0xE605009C</span><span class="p">),</span> <span class="cm">/* PORT156CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">157</span><span class="p">,</span>	<span class="mh">0xE605009D</span><span class="p">),</span> <span class="cm">/* PORT157CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">158</span><span class="p">,</span>	<span class="mh">0xE605009E</span><span class="p">),</span> <span class="cm">/* PORT158CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">159</span><span class="p">,</span>	<span class="mh">0xE605009F</span><span class="p">),</span> <span class="cm">/* PORT159CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">160</span><span class="p">,</span>	<span class="mh">0xE60500A0</span><span class="p">),</span> <span class="cm">/* PORT160CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">161</span><span class="p">,</span>	<span class="mh">0xE60500A1</span><span class="p">),</span> <span class="cm">/* PORT161CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">162</span><span class="p">,</span>	<span class="mh">0xE60500A2</span><span class="p">),</span> <span class="cm">/* PORT162CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">163</span><span class="p">,</span>	<span class="mh">0xE60500A3</span><span class="p">),</span> <span class="cm">/* PORT163CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">164</span><span class="p">,</span>	<span class="mh">0xE60500A4</span><span class="p">),</span> <span class="cm">/* PORT164CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">165</span><span class="p">,</span>	<span class="mh">0xE60500A5</span><span class="p">),</span> <span class="cm">/* PORT165CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">166</span><span class="p">,</span>	<span class="mh">0xE60500A6</span><span class="p">),</span> <span class="cm">/* PORT166CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">167</span><span class="p">,</span>	<span class="mh">0xE60520A7</span><span class="p">),</span> <span class="cm">/* PORT167CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">168</span><span class="p">,</span>	<span class="mh">0xE60520A8</span><span class="p">),</span> <span class="cm">/* PORT168CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">169</span><span class="p">,</span>	<span class="mh">0xE60520A9</span><span class="p">),</span> <span class="cm">/* PORT169CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">170</span><span class="p">,</span>	<span class="mh">0xE60520AA</span><span class="p">),</span> <span class="cm">/* PORT170CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">171</span><span class="p">,</span>	<span class="mh">0xE60520AB</span><span class="p">),</span> <span class="cm">/* PORT171CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">172</span><span class="p">,</span>	<span class="mh">0xE60520AC</span><span class="p">),</span> <span class="cm">/* PORT172CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">173</span><span class="p">,</span>	<span class="mh">0xE60520AD</span><span class="p">),</span> <span class="cm">/* PORT173CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">174</span><span class="p">,</span>	<span class="mh">0xE60520AE</span><span class="p">),</span> <span class="cm">/* PORT174CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">175</span><span class="p">,</span>	<span class="mh">0xE60520AF</span><span class="p">),</span> <span class="cm">/* PORT175CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">176</span><span class="p">,</span>	<span class="mh">0xE60520B0</span><span class="p">),</span> <span class="cm">/* PORT176CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">177</span><span class="p">,</span>	<span class="mh">0xE60520B1</span><span class="p">),</span> <span class="cm">/* PORT177CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">178</span><span class="p">,</span>	<span class="mh">0xE60520B2</span><span class="p">),</span> <span class="cm">/* PORT178CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">179</span><span class="p">,</span>	<span class="mh">0xE60520B3</span><span class="p">),</span> <span class="cm">/* PORT179CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">180</span><span class="p">,</span>	<span class="mh">0xE60520B4</span><span class="p">),</span> <span class="cm">/* PORT180CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">181</span><span class="p">,</span>	<span class="mh">0xE60520B5</span><span class="p">),</span> <span class="cm">/* PORT181CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">182</span><span class="p">,</span>	<span class="mh">0xE60520B6</span><span class="p">),</span> <span class="cm">/* PORT182CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">183</span><span class="p">,</span>	<span class="mh">0xE60520B7</span><span class="p">),</span> <span class="cm">/* PORT183CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">184</span><span class="p">,</span>	<span class="mh">0xE60520B8</span><span class="p">),</span> <span class="cm">/* PORT184CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">185</span><span class="p">,</span>	<span class="mh">0xE60520B9</span><span class="p">),</span> <span class="cm">/* PORT185CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">186</span><span class="p">,</span>	<span class="mh">0xE60520BA</span><span class="p">),</span> <span class="cm">/* PORT186CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">187</span><span class="p">,</span>	<span class="mh">0xE60520BB</span><span class="p">),</span> <span class="cm">/* PORT187CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">188</span><span class="p">,</span>	<span class="mh">0xE60520BC</span><span class="p">),</span> <span class="cm">/* PORT188CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">189</span><span class="p">,</span>	<span class="mh">0xE60520BD</span><span class="p">),</span> <span class="cm">/* PORT189CR */</span>
	<span class="n">PORTCR</span><span class="p">(</span><span class="mi">190</span><span class="p">,</span>	<span class="mh">0xE60520BE</span><span class="p">),</span> <span class="cm">/* PORT190CR */</span>

	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL1CR&quot;</span><span class="p">,</span> <span class="mh">0xE605800C</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">MSEL1CR_31_0</span><span class="p">,</span>	<span class="n">MSEL1CR_31_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_30_0</span><span class="p">,</span>	<span class="n">MSEL1CR_30_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_29_0</span><span class="p">,</span>	<span class="n">MSEL1CR_29_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_28_0</span><span class="p">,</span>	<span class="n">MSEL1CR_28_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_27_0</span><span class="p">,</span>	<span class="n">MSEL1CR_27_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_26_0</span><span class="p">,</span>	<span class="n">MSEL1CR_26_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL1CR_16_0</span><span class="p">,</span>	<span class="n">MSEL1CR_16_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_15_0</span><span class="p">,</span>	<span class="n">MSEL1CR_15_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_14_0</span><span class="p">,</span>	<span class="n">MSEL1CR_14_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_13_0</span><span class="p">,</span>	<span class="n">MSEL1CR_13_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_12_0</span><span class="p">,</span>	<span class="n">MSEL1CR_12_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL1CR_9_0</span><span class="p">,</span>	<span class="n">MSEL1CR_9_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_8_0</span><span class="p">,</span>	<span class="n">MSEL1CR_8_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_7_0</span><span class="p">,</span>	<span class="n">MSEL1CR_7_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_6_0</span><span class="p">,</span>	<span class="n">MSEL1CR_6_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL1CR_4_0</span><span class="p">,</span>	<span class="n">MSEL1CR_4_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_3_0</span><span class="p">,</span>	<span class="n">MSEL1CR_3_1</span><span class="p">,</span>
			<span class="n">MSEL1CR_2_0</span><span class="p">,</span>	<span class="n">MSEL1CR_2_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL1CR_0_0</span><span class="p">,</span>	<span class="n">MSEL1CR_0_1</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL3CR&quot;</span><span class="p">,</span> <span class="mh">0xE6058020</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_27_0</span><span class="p">,</span>	<span class="n">MSEL3CR_27_1</span><span class="p">,</span>
			<span class="n">MSEL3CR_26_0</span><span class="p">,</span>	<span class="n">MSEL3CR_26_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_21_0</span><span class="p">,</span>	<span class="n">MSEL3CR_21_1</span><span class="p">,</span>
			<span class="n">MSEL3CR_20_0</span><span class="p">,</span>	<span class="n">MSEL3CR_20_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_15_0</span><span class="p">,</span>	<span class="n">MSEL3CR_15_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_9_0</span><span class="p">,</span>	<span class="n">MSEL3CR_9_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL3CR_6_0</span><span class="p">,</span>	<span class="n">MSEL3CR_6_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_CFG_REG</span><span class="p">(</span><span class="s">&quot;MSEL4CR&quot;</span><span class="p">,</span> <span class="mh">0xE6058024</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_19_0</span><span class="p">,</span>	<span class="n">MSEL4CR_19_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_18_0</span><span class="p">,</span>	<span class="n">MSEL4CR_18_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_17_0</span><span class="p">,</span>	<span class="n">MSEL4CR_17_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_16_0</span><span class="p">,</span>	<span class="n">MSEL4CR_16_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_15_0</span><span class="p">,</span>	<span class="n">MSEL4CR_15_1</span><span class="p">,</span>
			<span class="n">MSEL4CR_14_0</span><span class="p">,</span>	<span class="n">MSEL4CR_14_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_10_0</span><span class="p">,</span>	<span class="n">MSEL4CR_10_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_6_0</span><span class="p">,</span>	<span class="n">MSEL4CR_6_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_4_0</span><span class="p">,</span>	<span class="n">MSEL4CR_4_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">MSEL4CR_1_0</span><span class="p">,</span>	<span class="n">MSEL4CR_1_1</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_data_reg</span> <span class="n">pinmux_data_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL095_064DR&quot;</span><span class="p">,</span> <span class="mh">0xE6054008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT95_DATA</span><span class="p">,</span> <span class="n">PORT94_DATA</span><span class="p">,</span> <span class="n">PORT93_DATA</span><span class="p">,</span> <span class="n">PORT92_DATA</span><span class="p">,</span>
			<span class="n">PORT91_DATA</span><span class="p">,</span> <span class="n">PORT90_DATA</span><span class="p">,</span> <span class="n">PORT89_DATA</span><span class="p">,</span> <span class="n">PORT88_DATA</span><span class="p">,</span>
			<span class="n">PORT87_DATA</span><span class="p">,</span> <span class="n">PORT86_DATA</span><span class="p">,</span> <span class="n">PORT85_DATA</span><span class="p">,</span> <span class="n">PORT84_DATA</span><span class="p">,</span>
			<span class="n">PORT83_DATA</span><span class="p">,</span> <span class="n">PORT82_DATA</span><span class="p">,</span> <span class="n">PORT81_DATA</span><span class="p">,</span> <span class="n">PORT80_DATA</span><span class="p">,</span>
			<span class="n">PORT79_DATA</span><span class="p">,</span> <span class="n">PORT78_DATA</span><span class="p">,</span> <span class="n">PORT77_DATA</span><span class="p">,</span> <span class="n">PORT76_DATA</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL127_096DR&quot;</span><span class="p">,</span> <span class="mh">0xE605400C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT127_DATA</span><span class="p">,</span> <span class="n">PORT126_DATA</span><span class="p">,</span> <span class="n">PORT125_DATA</span><span class="p">,</span> <span class="n">PORT124_DATA</span><span class="p">,</span>
			<span class="n">PORT123_DATA</span><span class="p">,</span> <span class="n">PORT122_DATA</span><span class="p">,</span> <span class="n">PORT121_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">PORT99_DATA</span><span class="p">,</span>  <span class="n">PORT98_DATA</span><span class="p">,</span>  <span class="n">PORT97_DATA</span><span class="p">,</span>  <span class="n">PORT96_DATA</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL159_128DR&quot;</span><span class="p">,</span> <span class="mh">0xE6054010</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT159_DATA</span><span class="p">,</span> <span class="n">PORT158_DATA</span><span class="p">,</span> <span class="n">PORT157_DATA</span><span class="p">,</span> <span class="n">PORT156_DATA</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">PORT151_DATA</span><span class="p">,</span> <span class="n">PORT150_DATA</span><span class="p">,</span> <span class="n">PORT149_DATA</span><span class="p">,</span> <span class="n">PORT148_DATA</span><span class="p">,</span>
			<span class="n">PORT147_DATA</span><span class="p">,</span> <span class="n">PORT146_DATA</span><span class="p">,</span> <span class="n">PORT145_DATA</span><span class="p">,</span> <span class="n">PORT144_DATA</span><span class="p">,</span>
			<span class="n">PORT143_DATA</span><span class="p">,</span> <span class="n">PORT142_DATA</span><span class="p">,</span> <span class="n">PORT141_DATA</span><span class="p">,</span> <span class="n">PORT140_DATA</span><span class="p">,</span>
			<span class="n">PORT139_DATA</span><span class="p">,</span> <span class="n">PORT138_DATA</span><span class="p">,</span> <span class="n">PORT137_DATA</span><span class="p">,</span> <span class="n">PORT136_DATA</span><span class="p">,</span>
			<span class="n">PORT135_DATA</span><span class="p">,</span> <span class="n">PORT134_DATA</span><span class="p">,</span> <span class="n">PORT133_DATA</span><span class="p">,</span> <span class="n">PORT132_DATA</span><span class="p">,</span>
			<span class="n">PORT131_DATA</span><span class="p">,</span> <span class="n">PORT130_DATA</span><span class="p">,</span> <span class="n">PORT129_DATA</span><span class="p">,</span> <span class="n">PORT128_DATA</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTL191_160DR&quot;</span><span class="p">,</span> <span class="mh">0xE6054014</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span>	      <span class="n">PORT166_DATA</span><span class="p">,</span> <span class="n">PORT165_DATA</span><span class="p">,</span> <span class="n">PORT164_DATA</span><span class="p">,</span>
			<span class="n">PORT163_DATA</span><span class="p">,</span> <span class="n">PORT162_DATA</span><span class="p">,</span> <span class="n">PORT161_DATA</span><span class="p">,</span> <span class="n">PORT160_DATA</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTD031_000DR&quot;</span><span class="p">,</span> <span class="mh">0xE6055000</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT31_DATA</span><span class="p">,</span> <span class="n">PORT30_DATA</span><span class="p">,</span> <span class="n">PORT29_DATA</span><span class="p">,</span> <span class="n">PORT28_DATA</span><span class="p">,</span>
			<span class="n">PORT27_DATA</span><span class="p">,</span> <span class="n">PORT26_DATA</span><span class="p">,</span> <span class="n">PORT25_DATA</span><span class="p">,</span> <span class="n">PORT24_DATA</span><span class="p">,</span>
			<span class="n">PORT23_DATA</span><span class="p">,</span> <span class="n">PORT22_DATA</span><span class="p">,</span> <span class="n">PORT21_DATA</span><span class="p">,</span> <span class="n">PORT20_DATA</span><span class="p">,</span>
			<span class="n">PORT19_DATA</span><span class="p">,</span> <span class="n">PORT18_DATA</span><span class="p">,</span> <span class="n">PORT17_DATA</span><span class="p">,</span> <span class="n">PORT16_DATA</span><span class="p">,</span>
			<span class="n">PORT15_DATA</span><span class="p">,</span> <span class="n">PORT14_DATA</span><span class="p">,</span> <span class="n">PORT13_DATA</span><span class="p">,</span> <span class="n">PORT12_DATA</span><span class="p">,</span>
			<span class="n">PORT11_DATA</span><span class="p">,</span> <span class="n">PORT10_DATA</span><span class="p">,</span> <span class="n">PORT9_DATA</span><span class="p">,</span>  <span class="n">PORT8_DATA</span><span class="p">,</span>
			<span class="n">PORT7_DATA</span><span class="p">,</span>  <span class="n">PORT6_DATA</span><span class="p">,</span>  <span class="n">PORT5_DATA</span><span class="p">,</span>  <span class="n">PORT4_DATA</span><span class="p">,</span>
			<span class="n">PORT3_DATA</span><span class="p">,</span>  <span class="n">PORT2_DATA</span><span class="p">,</span>  <span class="n">PORT1_DATA</span><span class="p">,</span>  <span class="n">PORT0_DATA</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTD063_032DR&quot;</span><span class="p">,</span> <span class="mh">0xE6055004</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span>           <span class="mi">0</span><span class="p">,</span>           <span class="n">PORT45_DATA</span><span class="p">,</span> <span class="n">PORT44_DATA</span><span class="p">,</span>
			<span class="n">PORT43_DATA</span><span class="p">,</span> <span class="n">PORT42_DATA</span><span class="p">,</span> <span class="n">PORT41_DATA</span><span class="p">,</span> <span class="n">PORT40_DATA</span><span class="p">,</span>
			<span class="n">PORT39_DATA</span><span class="p">,</span> <span class="n">PORT38_DATA</span><span class="p">,</span> <span class="n">PORT37_DATA</span><span class="p">,</span> <span class="n">PORT36_DATA</span><span class="p">,</span>
			<span class="n">PORT35_DATA</span><span class="p">,</span> <span class="n">PORT34_DATA</span><span class="p">,</span> <span class="n">PORT33_DATA</span><span class="p">,</span> <span class="n">PORT32_DATA</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR063_032DR&quot;</span><span class="p">,</span> <span class="mh">0xE6056004</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">PORT63_DATA</span><span class="p">,</span> <span class="n">PORT62_DATA</span><span class="p">,</span> <span class="n">PORT61_DATA</span><span class="p">,</span> <span class="n">PORT60_DATA</span><span class="p">,</span>
			<span class="n">PORT59_DATA</span><span class="p">,</span> <span class="n">PORT58_DATA</span><span class="p">,</span> <span class="n">PORT57_DATA</span><span class="p">,</span> <span class="n">PORT56_DATA</span><span class="p">,</span>
			<span class="n">PORT55_DATA</span><span class="p">,</span> <span class="n">PORT54_DATA</span><span class="p">,</span> <span class="n">PORT53_DATA</span><span class="p">,</span> <span class="n">PORT52_DATA</span><span class="p">,</span>
			<span class="n">PORT51_DATA</span><span class="p">,</span> <span class="n">PORT50_DATA</span><span class="p">,</span> <span class="n">PORT49_DATA</span><span class="p">,</span> <span class="n">PORT48_DATA</span><span class="p">,</span>
			<span class="n">PORT47_DATA</span><span class="p">,</span> <span class="n">PORT46_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR095_064DR&quot;</span><span class="p">,</span> <span class="mh">0xE6056008</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">PORT75_DATA</span><span class="p">,</span> <span class="n">PORT74_DATA</span><span class="p">,</span> <span class="n">PORT73_DATA</span><span class="p">,</span> <span class="n">PORT72_DATA</span><span class="p">,</span>
			<span class="n">PORT71_DATA</span><span class="p">,</span> <span class="n">PORT70_DATA</span><span class="p">,</span> <span class="n">PORT69_DATA</span><span class="p">,</span> <span class="n">PORT68_DATA</span><span class="p">,</span>
			<span class="n">PORT67_DATA</span><span class="p">,</span> <span class="n">PORT66_DATA</span><span class="p">,</span> <span class="n">PORT65_DATA</span><span class="p">,</span> <span class="n">PORT64_DATA</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTR191_160DR&quot;</span><span class="p">,</span> <span class="mh">0xE6056014</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span>	      <span class="n">PORT190_DATA</span><span class="p">,</span> <span class="n">PORT189_DATA</span><span class="p">,</span> <span class="n">PORT188_DATA</span><span class="p">,</span>
			<span class="n">PORT187_DATA</span><span class="p">,</span> <span class="n">PORT186_DATA</span><span class="p">,</span> <span class="n">PORT185_DATA</span><span class="p">,</span> <span class="n">PORT184_DATA</span><span class="p">,</span>
			<span class="n">PORT183_DATA</span><span class="p">,</span> <span class="n">PORT182_DATA</span><span class="p">,</span> <span class="n">PORT181_DATA</span><span class="p">,</span> <span class="n">PORT180_DATA</span><span class="p">,</span>
			<span class="n">PORT179_DATA</span><span class="p">,</span> <span class="n">PORT178_DATA</span><span class="p">,</span> <span class="n">PORT177_DATA</span><span class="p">,</span> <span class="n">PORT176_DATA</span><span class="p">,</span>
			<span class="n">PORT175_DATA</span><span class="p">,</span> <span class="n">PORT174_DATA</span><span class="p">,</span> <span class="n">PORT173_DATA</span><span class="p">,</span> <span class="n">PORT172_DATA</span><span class="p">,</span>
			<span class="n">PORT171_DATA</span><span class="p">,</span> <span class="n">PORT170_DATA</span><span class="p">,</span> <span class="n">PORT169_DATA</span><span class="p">,</span> <span class="n">PORT168_DATA</span><span class="p">,</span>
			<span class="n">PORT167_DATA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTU127_096DR&quot;</span><span class="p">,</span> <span class="mh">0xE605700C</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PORT120_DATA</span><span class="p">,</span>
			<span class="n">PORT119_DATA</span><span class="p">,</span> <span class="n">PORT118_DATA</span><span class="p">,</span> <span class="n">PORT117_DATA</span><span class="p">,</span> <span class="n">PORT116_DATA</span><span class="p">,</span>
			<span class="n">PORT115_DATA</span><span class="p">,</span> <span class="n">PORT114_DATA</span><span class="p">,</span> <span class="n">PORT113_DATA</span><span class="p">,</span> <span class="n">PORT112_DATA</span><span class="p">,</span>
			<span class="n">PORT111_DATA</span><span class="p">,</span> <span class="n">PORT110_DATA</span><span class="p">,</span> <span class="n">PORT109_DATA</span><span class="p">,</span> <span class="n">PORT108_DATA</span><span class="p">,</span>
			<span class="n">PORT107_DATA</span><span class="p">,</span> <span class="n">PORT106_DATA</span><span class="p">,</span> <span class="n">PORT105_DATA</span><span class="p">,</span> <span class="n">PORT104_DATA</span><span class="p">,</span>
			<span class="n">PORT103_DATA</span><span class="p">,</span> <span class="n">PORT102_DATA</span><span class="p">,</span> <span class="n">PORT101_DATA</span><span class="p">,</span> <span class="n">PORT100_DATA</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="n">PINMUX_DATA_REG</span><span class="p">(</span><span class="s">&quot;PORTU159_128DR&quot;</span><span class="p">,</span> <span class="mh">0xE6057010</span><span class="p">,</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">PORT155_DATA</span><span class="p">,</span> <span class="n">PORT154_DATA</span><span class="p">,</span> <span class="n">PORT153_DATA</span><span class="p">,</span> <span class="n">PORT152_DATA</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">}</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define EXT_IRQ16L(n) evt2irq(0x200 + ((n) &lt;&lt; 5))</span>
<span class="cp">#define EXT_IRQ16H(n) evt2irq(0x3200 + (((n) - 16) &lt;&lt; 5))</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_irq</span> <span class="n">pinmux_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">PORT6_FN0</span><span class="p">,</span> <span class="n">PORT162_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="n">PORT12_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="n">PORT4_FN0</span><span class="p">,</span> <span class="n">PORT5_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="n">PORT8_FN0</span><span class="p">,</span> <span class="n">PORT16_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span> <span class="n">PORT17_FN0</span><span class="p">,</span> <span class="n">PORT163_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span> <span class="n">PORT18_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span> <span class="n">PORT39_FN0</span><span class="p">,</span> <span class="n">PORT164_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span> <span class="n">PORT40_FN0</span><span class="p">,</span> <span class="n">PORT167_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">8</span><span class="p">),</span> <span class="n">PORT41_FN0</span><span class="p">,</span> <span class="n">PORT168_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span> <span class="n">PORT42_FN0</span><span class="p">,</span> <span class="n">PORT169_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span> <span class="n">PORT65_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span> <span class="n">PORT67_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">12</span><span class="p">),</span> <span class="n">PORT80_FN0</span><span class="p">,</span> <span class="n">PORT137_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span> <span class="n">PORT81_FN0</span><span class="p">,</span> <span class="n">PORT145_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">14</span><span class="p">),</span> <span class="n">PORT82_FN0</span><span class="p">,</span> <span class="n">PORT146_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16L</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span> <span class="n">PORT83_FN0</span><span class="p">,</span> <span class="n">PORT147_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span> <span class="n">PORT84_FN0</span><span class="p">,</span> <span class="n">PORT170_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span> <span class="n">PORT85_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">18</span><span class="p">),</span> <span class="n">PORT86_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">19</span><span class="p">),</span> <span class="n">PORT87_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">20</span><span class="p">),</span> <span class="n">PORT92_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">21</span><span class="p">),</span> <span class="n">PORT93_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">22</span><span class="p">),</span> <span class="n">PORT94_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">23</span><span class="p">),</span> <span class="n">PORT95_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span> <span class="n">PORT112_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">25</span><span class="p">),</span> <span class="n">PORT119_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">26</span><span class="p">),</span> <span class="n">PORT121_FN0</span><span class="p">,</span> <span class="n">PORT172_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">27</span><span class="p">),</span> <span class="n">PORT122_FN0</span><span class="p">,</span> <span class="n">PORT180_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">28</span><span class="p">),</span> <span class="n">PORT123_FN0</span><span class="p">,</span> <span class="n">PORT181_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">29</span><span class="p">),</span> <span class="n">PORT129_FN0</span><span class="p">,</span> <span class="n">PORT182_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">30</span><span class="p">),</span> <span class="n">PORT130_FN0</span><span class="p">,</span> <span class="n">PORT183_FN0</span><span class="p">),</span>
	<span class="n">PINMUX_IRQ</span><span class="p">(</span><span class="n">EXT_IRQ16H</span><span class="p">(</span><span class="mi">31</span><span class="p">),</span> <span class="n">PORT138_FN0</span><span class="p">,</span> <span class="n">PORT184_FN0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_info</span> <span class="n">sh7372_pinmux_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7372_pfc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reserved_id</span> <span class="o">=</span> <span class="n">PINMUX_RESERVED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_DATA_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_DATA_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pu</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLUP_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLUP_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">input_pd</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_INPUT_PULLDOWN_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_INPUT_PULLDOWN_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">output</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_OUTPUT_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_OUTPUT_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">mark</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_MARK_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_MARK_END</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">{</span> <span class="n">PINMUX_FUNCTION_BEGIN</span><span class="p">,</span> <span class="n">PINMUX_FUNCTION_END</span> <span class="p">},</span>

	<span class="p">.</span><span class="n">first_gpio</span> <span class="o">=</span> <span class="n">GPIO_PORT0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">last_gpio</span> <span class="o">=</span> <span class="n">GPIO_FN_SDENC_DV_CLKI</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpios</span> <span class="o">=</span> <span class="n">pinmux_gpios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cfg_regs</span> <span class="o">=</span> <span class="n">pinmux_config_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data_regs</span> <span class="o">=</span> <span class="n">pinmux_data_regs</span><span class="p">,</span>

	<span class="p">.</span><span class="n">gpio_data</span> <span class="o">=</span> <span class="n">pinmux_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_data_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_data</span><span class="p">),</span>

	<span class="p">.</span><span class="n">gpio_irq</span> <span class="o">=</span> <span class="n">pinmux_irqs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_irq_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pinmux_irqs</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">sh7372_pinmux_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_pinmux</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_pinmux_info</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
