
*** Running vivado
    with args -log base_m01_regslice_14.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_m01_regslice_14.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source base_m01_regslice_14.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/Base_Overlay/PYNQ-image_v2.6.2/PYNQ-image_v2.6.2/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/AXIL_GESTURES_MOTOR_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/AXI4_RGB2GRAY_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/osher/Vivado_Projects/AXIL_GESTURES_MOTOR_BD/AXIL_GESTURES_MOTOR_BD.cache/ip 
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP base_m01_regslice_14, cache-ID = eedc8f0e6c15c37a.
INFO: [Common 17-206] Exiting Vivado at Wed Apr  2 13:52:15 2025...
