

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_1_1_x1'
================================================================
* Date:           Sun Sep 18 03:45:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    44385|    44385|  0.148 ms|  0.148 ms|  44385|  44385|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_1_1_x1_loop_1          |    44384|    44384|     11096|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_wrapper_1_1_x1_loop_2         |    11094|    11094|      1849|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_wrapper_1_1_x1_loop_3       |     1552|     1552|       194|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_wrapper_1_1_x1_loop_4     |      192|      192|        12|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_1_1_x1_loop_5   |        8|        8|         2|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_1_1_x1_loop_6       |      294|      294|        98|          -|          -|     3|        no|
        |   +++ D_drain_IO_L1_out_wrapper_1_1_x1_loop_7     |       96|       96|         6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_1_1_x1_loop_8   |        4|        4|         2|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_1_1_x1_loop_9     |       96|       96|         6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_1_1_x1_loop_10  |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      220|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      128|      129|     -|
|Multiplexer          |        -|      -|        -|      342|     -|
|Register             |        -|      -|      864|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      992|      691|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total        |                                                   |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln23781_fu_687_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln691_843_fu_478_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_844_fu_490_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_845_fu_659_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_846_fu_514_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_847_fu_550_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_848_fu_641_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_849_fu_677_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_850_fu_629_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_851_fu_665_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_466_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln870_fu_623_p2      |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln878_fu_556_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_890_fu_484_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_891_fu_496_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_892_fu_617_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_893_fu_544_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_894_fu_653_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_895_fu_635_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_896_fu_697_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_897_fu_671_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_472_p2      |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state13          |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 220|          80|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         16|    1|         16|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_170                                    |   9|          2|    3|          6|
    |c1_V_reg_181                                    |   9|          2|    3|          6|
    |c4_V_reg_410                                    |   9|          2|    3|          6|
    |c5_V_53_reg_422                                 |   9|          2|    5|         10|
    |c5_V_reg_433                                    |   9|          2|    5|         10|
    |c6_V_117_reg_444                                |   9|          2|    2|          4|
    |c6_V_reg_455                                    |   9|          2|    2|          4|
    |c7_V_reg_192                                    |   9|          2|    4|          8|
    |c8_V_reg_203                                    |   9|          2|    5|         10|
    |data_split_V_0_4_reg_244                        |   9|          2|   32|         64|
    |data_split_V_0_5_reg_328                        |   9|          2|   32|         64|
    |data_split_V_1_4_reg_234                        |   9|          2|   32|         64|
    |data_split_V_1_5_reg_310                        |   9|          2|   32|         64|
    |data_split_V_2_4_reg_224                        |   9|          2|   32|         64|
    |data_split_V_2_5_reg_292                        |   9|          2|   32|         64|
    |data_split_V_3_4_reg_214                        |   9|          2|   32|         64|
    |data_split_V_3_5_reg_274                        |   9|          2|   32|         64|
    |fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_din    |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_1_1_x1146_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_254                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_265                                |   9|          2|  128|        256|
    |v1_V_reg_346                                    |   9|          2|   32|         64|
    |v2_V_1005_reg_378                               |   9|          2|   32|         64|
    |v2_V_1006_reg_362                               |   9|          2|   32|         64|
    |v2_V_reg_394                                    |   9|          2|   32|         64|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 342|         77|  685|       1522|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln691_843_reg_735     |    3|   0|    3|          0|
    |add_ln691_844_reg_743     |    4|   0|    4|          0|
    |add_ln691_846_reg_760     |    5|   0|    5|          0|
    |add_ln691_847_reg_798     |    3|   0|    3|          0|
    |add_ln691_848_reg_837     |    5|   0|    5|          0|
    |add_ln691_849_reg_863     |    2|   0|    2|          0|
    |add_ln691_850_reg_829     |    5|   0|    5|          0|
    |add_ln691_851_reg_855     |    2|   0|    2|          0|
    |add_ln691_reg_727         |    3|   0|    3|          0|
    |ap_CS_fsm                 |   15|   0|   15|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |c0_V_reg_170              |    3|   0|    3|          0|
    |c1_V_reg_181              |    3|   0|    3|          0|
    |c4_V_reg_410              |    3|   0|    3|          0|
    |c5_V_53_reg_422           |    5|   0|    5|          0|
    |c5_V_reg_433              |    5|   0|    5|          0|
    |c6_V_117_reg_444          |    2|   0|    2|          0|
    |c6_V_reg_455              |    2|   0|    2|          0|
    |c7_V_reg_192              |    4|   0|    4|          0|
    |c8_V_reg_203              |    5|   0|    5|          0|
    |data_split_V_0_4_reg_244  |   32|   0|   32|          0|
    |data_split_V_0_5_reg_328  |   32|   0|   32|          0|
    |data_split_V_0_reg_785    |   32|   0|   32|          0|
    |data_split_V_1_4_reg_234  |   32|   0|   32|          0|
    |data_split_V_1_5_reg_310  |   32|   0|   32|          0|
    |data_split_V_2_4_reg_224  |   32|   0|   32|          0|
    |data_split_V_2_5_reg_292  |   32|   0|   32|          0|
    |data_split_V_3_4_reg_214  |   32|   0|   32|          0|
    |data_split_V_3_5_reg_274  |   32|   0|   32|          0|
    |empty_reg_756             |    2|   0|    2|          0|
    |icmp_ln870_reg_825        |    1|   0|    1|          0|
    |local_D_V_addr_reg_777    |    5|   0|    5|          0|
    |n_V_reg_254               |    3|   0|    3|          0|
    |p_Repl2_1230_fu_114       |   32|   0|   32|          0|
    |p_Repl2_1231_fu_118       |   32|   0|   32|          0|
    |p_Repl2_1232_fu_122       |   32|   0|   32|          0|
    |p_Repl2_s_fu_110          |   32|   0|   32|          0|
    |p_Val2_s_reg_265          |  128|   0|  128|          0|
    |shl_ln890_reg_842         |    4|   0|    5|          1|
    |tmp_reg_751               |    1|   0|    1|          0|
    |v1_V_reg_346              |   32|   0|   32|          0|
    |v2_V_1005_reg_378         |   32|   0|   32|          0|
    |v2_V_1006_reg_362         |   32|   0|   32|          0|
    |v2_V_reg_394              |   32|   0|   32|          0|
    |zext_ln1497_reg_817       |   96|   0|  128|         32|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  864|   0|  897|         33|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_1_1_x1|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x1179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x1179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_2_x1179|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_1_x1178|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_1_x1178|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_1_x1178|       pointer|
|fifo_D_drain_PE_1_1_x1146_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_1_1_x1146|       pointer|
|fifo_D_drain_PE_1_1_x1146_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_1_1_x1146|       pointer|
|fifo_D_drain_PE_1_1_x1146_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_1_1_x1146|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

