<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>Filter2DKernel</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>376</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>2211165</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.253 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>7.370 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>333</min>
                    <max>2211166</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>333</Interval-min>
            <Interval-max>2211166</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>44</BRAM_18K>
            <DSP>139</DSP>
            <FF>27186</FF>
            <LUT>25206</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>Filter2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>Filter2DKernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>ReadFromMem_U0</InstName>
                    <ModuleName>ReadFromMem</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>238</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ReadFromMem_Pipeline_read_coefs_fu_153</InstName>
                            <ModuleName>ReadFromMem_Pipeline_read_coefs</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>153</ID>
                            <BindInstances>add_ln37_fu_122_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ReadFromMem_Pipeline_read_image_fu_162</InstName>
                            <ModuleName>ReadFromMem_Pipeline_read_image</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>162</ID>
                            <BindInstances>add_ln45_fu_168_p2 x_fu_200_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_16ns_11ns_22_4_1_U16 sub20_fu_227_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Window2D_U0</InstName>
                    <ModuleName>Window2D</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>254</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Window2D_Pipeline_update_window_fu_132</InstName>
                            <ModuleName>Window2D_Pipeline_update_window</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>132</ID>
                            <BindInstances>n_3_fu_1247_p2 col_ptr_1_fu_1284_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>LineBuffer_U LineBuffer_1_U LineBuffer_2_U LineBuffer_3_U LineBuffer_4_U LineBuffer_5_U LineBuffer_6_U LineBuffer_7_U LineBuffer_8_U LineBuffer_9_U LineBuffer_10_U LineBuffer_11_U LineBuffer_12_U LineBuffer_13_U sub_ln96_fu_183_p2 ramp_up_fu_189_p2 mul_mul_16ns_16ns_32_4_1_U49 num_iterations_fu_200_p2 sub_fu_206_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>264</ID>
                </Instance>
                <Instance>
                    <InstName>Filter2D_U0</InstName>
                    <ModuleName>Filter2D</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>277</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Filter2D_Pipeline_load_coefs_VITIS_LOOP_158_1_fu_990</InstName>
                            <ModuleName>Filter2D_Pipeline_load_coefs_VITIS_LOOP_158_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>990</ID>
                            <BindInstances>add_ln157_fu_3031_p2 add_ln157_1_fu_3057_p2 add_ln158_fu_3071_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Filter2D_Pipeline_apply_filter_VITIS_LOOP_167_2_fu_1221</InstName>
                            <ModuleName>Filter2D_Pipeline_apply_filter_VITIS_LOOP_167_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1221</ID>
                            <BindInstances>y_4_fu_3879_p2 yoffset_fu_3885_p2 yoffset_1_fu_3891_p2 yoffset_2_fu_3897_p2 yoffset_3_fu_3903_p2 yoffset_4_fu_3909_p2 yoffset_5_fu_3915_p2 yoffset_6_fu_3921_p2 yoffset_9_fu_3927_p2 yoffset_10_fu_3933_p2 yoffset_11_fu_3939_p2 yoffset_12_fu_3945_p2 yoffset_13_fu_3951_p2 yoffset_14_fu_3957_p2 add_ln165_fu_4122_p2 yoffset_mid1_fu_4148_p2 yoffset_1_mid1_fu_4154_p2 yoffset_2_mid1_fu_4160_p2 yoffset_3_mid1_fu_4166_p2 yoffset_4_mid1_fu_4172_p2 yoffset_5_mid1_fu_4178_p2 yoffset_6_mid1_fu_4184_p2 yoffset_14_mid1_fu_4190_p2 xoffset_fu_7693_p2 mac_muladd_8ns_8s_16s_17_4_1_U380 xoffset_27_fu_4404_p2 xoffset_8_fu_7723_p2 mul_8ns_8s_16_1_1_U287 xoffset_15_fu_7753_p2 mac_muladd_8ns_8s_16s_17_4_1_U381 xoffset_16_fu_7783_p2 mul_8ns_8s_16_1_1_U288 xoffset_17_fu_7813_p2 mac_muladd_8ns_8s_16s_17_4_1_U382 xoffset_18_fu_7843_p2 mul_8ns_8s_16_1_1_U289 xoffset_19_fu_7873_p2 mul_8ns_8s_16_1_1_U290 mac_muladd_8ns_8s_16s_17_4_1_U383 mul_8ns_8s_16_1_1_U291 xoffset_21_fu_7928_p2 mac_muladd_8ns_8s_16s_17_4_1_U384 xoffset_22_fu_7957_p2 mul_8ns_8s_16_1_1_U292 xoffset_23_fu_7986_p2 mac_muladd_8ns_8s_16s_17_4_1_U385 xoffset_24_fu_8015_p2 mul_8ns_8s_16_1_1_U293 xoffset_25_fu_8044_p2 mac_muladd_8ns_8s_16s_17_4_1_U386 xoffset_26_fu_8073_p2 mac_muladd_8ns_8s_16s_17_4_1_U387 mac_muladd_8ns_8s_19s_20_4_1_U508 mul_8ns_8s_16_1_1_U294 mac_muladd_8ns_8s_16s_17_4_1_U388 mul_8ns_8s_16_1_1_U295 mac_muladd_8ns_8s_17s_18_4_1_U473 mac_muladd_8ns_8s_16s_17_4_1_U389 mac_muladd_8ns_8s_16s_17_4_1_U390 mac_muladd_8ns_8s_16s_17_4_1_U391 mul_8ns_8s_16_1_1_U296 mac_muladd_8ns_8s_16s_17_4_1_U392 mul_8ns_8s_16_1_1_U297 mac_muladd_8ns_8s_16s_17_4_1_U393 mac_muladd_8ns_8s_17s_18_4_1_U474 mac_muladd_8ns_8s_16s_17_4_1_U394 mul_8ns_8s_16_1_1_U298 mac_muladd_8ns_8s_16s_17_4_1_U395 mac_muladd_8ns_8s_17s_18_4_1_U475 mul_8ns_8s_16_1_1_U299 mac_muladd_8ns_8s_16s_17_4_1_U396 mul_8ns_8s_16_1_1_U300 mul_8ns_8s_16_1_1_U301 mac_muladd_8ns_8s_21s_22_4_1_U510 mul_8ns_8s_16_1_1_U302 mac_muladd_8ns_8s_16s_17_4_1_U397 mul_8ns_8s_16_1_1_U303 mac_muladd_8ns_8s_16s_17_4_1_U398 mul_8ns_8s_16_1_1_U304 mul_8ns_8s_16_1_1_U305 mul_8ns_8s_16_1_1_U306 mac_muladd_8ns_8s_16s_17_4_1_U399 mac_muladd_8ns_8s_20s_21_4_1_U509 mul_8ns_8s_16_1_1_U307 mac_muladd_8ns_8s_16s_17_4_1_U400 mul_8ns_8s_16_1_1_U308 mac_muladd_8ns_8s_16s_17_4_1_U401 mac_muladd_8ns_8s_16s_17_4_1_U402 mul_8ns_8s_16_1_1_U309 mac_muladd_8ns_8s_16s_17_4_1_U403 mul_8ns_8s_16_1_1_U310 mac_muladd_8ns_8s_16s_17_4_1_U404 mul_8ns_8s_16_1_1_U311 mac_muladd_8ns_8s_16s_17_4_1_U405 mac_muladd_8ns_8s_16s_17_4_1_U406 mac_muladd_8ns_8s_16s_17_4_1_U407 mul_8ns_8s_16_1_1_U312 mul_8ns_8s_16_1_1_U313 mul_8ns_8s_16_1_1_U314 mac_muladd_8ns_8s_22s_23_4_1_U511 mul_8ns_8s_16_1_1_U315 mac_muladd_8ns_8s_16s_17_4_1_U408 mul_8ns_8s_16_1_1_U316 mac_muladd_8ns_8s_16s_17_4_1_U409 mul_8ns_8s_16_1_1_U317 mac_muladd_8ns_8s_16s_17_4_1_U410 mac_muladd_8ns_8s_17s_18_4_1_U476 mul_8ns_8s_16_1_1_U318 mac_muladd_8ns_8s_16s_17_4_1_U411 mul_8ns_8s_16_1_1_U319 mac_muladd_8ns_8s_16s_17_4_1_U412 mac_muladd_8ns_8s_18s_19_4_1_U477 mul_8ns_8s_16_1_1_U320 mac_muladd_8ns_8s_16s_17_4_1_U413 mul_8ns_8s_16_1_1_U321 mac_muladd_8ns_8s_16s_17_4_1_U414 mul_8ns_8s_16_1_1_U322 mac_muladd_8ns_8s_16s_17_4_1_U415 mul_8ns_8s_16_1_1_U323 mac_muladd_8ns_8s_16s_17_4_1_U416 mul_8ns_8s_16_1_1_U324 mac_muladd_8ns_8s_16s_17_4_1_U417 mul_8ns_8s_16_1_1_U325 mac_muladd_8ns_8s_16s_17_4_1_U418 mul_8ns_8s_16_1_1_U326 mac_muladd_8ns_8s_16s_17_4_1_U419 mul_8ns_8s_16_1_1_U327 mac_muladd_8ns_8s_16s_17_4_1_U420 mul_8ns_8s_16_1_1_U328 mac_muladd_8ns_8s_16s_17_4_1_U421 mul_8ns_8s_16_1_1_U329 mac_muladd_8ns_8s_16s_17_4_1_U422 mul_8ns_8s_16_1_1_U330 mac_muladd_8ns_8s_16s_17_4_1_U423 mul_8ns_8s_16_1_1_U331 mac_muladd_8ns_8s_16s_17_4_1_U424 mul_8ns_8s_16_1_1_U332 mac_muladd_8ns_8s_16s_17_4_1_U425 mul_8ns_8s_16_1_1_U333 mac_muladd_8ns_8s_16s_17_4_1_U426 mul_8ns_8s_16_1_1_U334 mac_muladd_8ns_8s_16s_17_4_1_U427 mac_muladd_8ns_8s_16s_17_4_1_U428 mul_8ns_8s_16_1_1_U335 mac_muladd_8ns_8s_16s_17_4_1_U429 mul_8ns_8s_16_1_1_U336 mac_muladd_8ns_8s_16s_17_4_1_U430 mul_8ns_8s_16_1_1_U337 mac_muladd_8ns_8s_16s_17_4_1_U431 mul_8ns_8s_16_1_1_U338 mul_8ns_8s_16_1_1_U339 mac_muladd_8ns_8s_16s_17_4_1_U432 mul_8ns_8s_16_1_1_U340 mac_muladd_8ns_8s_16s_17_4_1_U433 mul_8ns_8s_16_1_1_U341 mac_muladd_8ns_8s_16s_17_4_1_U434 mul_8ns_8s_16_1_1_U342 mac_muladd_8ns_8s_16s_17_4_1_U435 mul_8ns_8s_16_1_1_U343 mac_muladd_8ns_8s_16s_17_4_1_U436 mul_8ns_8s_16_1_1_U344 mac_muladd_8ns_8s_16s_17_4_1_U437 mac_muladd_8ns_8s_17s_18_4_1_U478 mul_8ns_8s_16_1_1_U345 mac_muladd_8ns_8s_16s_17_4_1_U438 mul_8ns_8s_16_1_1_U346 mac_muladd_8ns_8s_16s_17_4_1_U439 mac_muladd_8ns_8s_17s_18_4_1_U479 mul_8ns_8s_16_1_1_U347 mac_muladd_8ns_8s_16s_17_4_1_U440 mac_muladd_8ns_8s_17s_18_4_1_U480 mul_8ns_8s_16_1_1_U348 mac_muladd_8ns_8s_16s_17_4_1_U441 mac_muladd_8ns_8s_17s_18_4_1_U481 mul_8ns_8s_16_1_1_U349 mac_muladd_8ns_8s_16s_17_4_1_U442 mac_muladd_8ns_8s_17s_18_4_1_U482 mul_8ns_8s_16_1_1_U350 mac_muladd_8ns_8s_16s_17_4_1_U443 mac_muladd_8ns_8s_17s_18_4_1_U483 mul_8ns_8s_16_1_1_U351 mac_muladd_8ns_8s_16s_17_4_1_U444 mac_muladd_8ns_8s_17s_18_4_1_U484 mul_8ns_8s_16_1_1_U352 mac_muladd_8ns_8s_16s_17_4_1_U445 mac_muladd_8ns_8s_17s_18_4_1_U485 mul_8ns_8s_16_1_1_U353 mac_muladd_8ns_8s_16s_17_4_1_U446 mac_muladd_8ns_8s_17s_18_4_1_U486 mul_8ns_8s_16_1_1_U354 mac_muladd_8ns_8s_16s_17_4_1_U447 mac_muladd_8ns_8s_17s_18_4_1_U487 mul_8ns_8s_16_1_1_U355 mac_muladd_8ns_8s_16s_17_4_1_U448 mac_muladd_8ns_8s_17s_18_4_1_U488 mul_8ns_8s_16_1_1_U356 mac_muladd_8ns_8s_16s_17_4_1_U449 mac_muladd_8ns_8s_17s_18_4_1_U489 mul_8ns_8s_16_1_1_U357 mac_muladd_8ns_8s_16s_17_4_1_U450 mac_muladd_8ns_8s_17s_18_4_1_U490 mul_8ns_8s_16_1_1_U358 mac_muladd_8ns_8s_16s_17_4_1_U451 mac_muladd_8ns_8s_17s_18_4_1_U491 mul_8ns_8s_16_1_1_U359 mac_muladd_8ns_8s_16s_17_4_1_U452 mac_muladd_8ns_8s_17s_18_4_1_U492 mul_8ns_8s_16_1_1_U360 mac_muladd_8ns_8s_16s_17_4_1_U453 mul_8ns_8s_16_1_1_U361 mac_muladd_8ns_8s_16s_17_4_1_U454 mul_8ns_8s_16_1_1_U362 mac_muladd_8ns_8s_16s_17_4_1_U455 mac_muladd_8ns_8s_17s_18_4_1_U493 mul_8ns_8s_16_1_1_U363 mac_muladd_8ns_8s_16s_17_4_1_U456 mac_muladd_8ns_8s_17s_18_4_1_U494 mul_8ns_8s_16_1_1_U364 mac_muladd_8ns_8s_16s_17_4_1_U457 mac_muladd_8ns_8s_17s_18_4_1_U495 mul_8ns_8s_16_1_1_U365 mac_muladd_8ns_8s_16s_17_4_1_U458 mac_muladd_8ns_8s_17s_18_4_1_U496 mul_8ns_8s_16_1_1_U366 mac_muladd_8ns_8s_16s_17_4_1_U459 mac_muladd_8ns_8s_17s_18_4_1_U497 mul_8ns_8s_16_1_1_U367 mac_muladd_8ns_8s_16s_17_4_1_U460 mac_muladd_8ns_8s_17s_18_4_1_U498 mul_8ns_8s_16_1_1_U368 mac_muladd_8ns_8s_16s_17_4_1_U461 mac_muladd_8ns_8s_17s_18_4_1_U499 mul_8ns_8s_16_1_1_U369 mac_muladd_8ns_8s_16s_17_4_1_U462 mac_muladd_8ns_8s_17s_18_4_1_U500 mul_8ns_8s_16_1_1_U370 mac_muladd_8ns_8s_16s_17_4_1_U463 mac_muladd_8ns_8s_17s_18_4_1_U501 mul_8ns_8s_16_1_1_U371 mac_muladd_8ns_8s_16s_17_4_1_U464 mac_muladd_8ns_8s_17s_18_4_1_U502 mul_8ns_8s_16_1_1_U372 mac_muladd_8ns_8s_16s_17_4_1_U465 mac_muladd_8ns_8s_17s_18_4_1_U503 mul_8ns_8s_16_1_1_U373 mac_muladd_8ns_8s_16s_17_4_1_U466 mac_muladd_8ns_8s_17s_18_4_1_U504 mul_8ns_8s_16_1_1_U374 mac_muladd_8ns_8s_16s_17_4_1_U467 mac_muladd_8ns_8s_17s_18_4_1_U505 mul_8ns_8s_16_1_1_U375 mac_muladd_8ns_8s_16s_17_4_1_U468 mac_muladd_8ns_8s_17s_18_4_1_U506 mul_8ns_8s_16_1_1_U376 mac_muladd_8ns_8s_16s_17_4_1_U469 mac_muladd_8ns_8s_17s_18_4_1_U507 mul_8ns_8s_16_1_1_U377 mac_muladd_8ns_8s_16s_17_4_1_U470 mul_8ns_8s_16_1_1_U378 mac_muladd_8ns_8s_16s_17_4_1_U471 mul_8ns_8s_16_1_1_U379 mac_muladd_8ns_8s_16s_17_4_1_U472 mac_muladd_8ns_8s_16s_17_4_1_U380 mac_muladd_8ns_8s_16s_17_4_1_U412 sum_10_fu_12193_p2 mac_muladd_8ns_8s_18s_19_4_1_U477 mac_muladd_8ns_8s_16s_17_4_1_U401 mac_muladd_8ns_8s_17s_18_4_1_U473 sum_11_fu_12708_p2 mac_muladd_8ns_8s_19s_20_4_1_U508 mac_muladd_8ns_8s_16s_17_4_1_U388 add_ln188_9_fu_13112_p2 mac_muladd_8ns_8s_16s_17_4_1_U395 mac_muladd_8ns_8s_16s_17_4_1_U396 mac_muladd_8ns_8s_17s_18_4_1_U475 add_ln188_13_fu_12723_p2 sum_12_fu_13120_p2 mac_muladd_8ns_8s_20s_21_4_1_U509 mac_muladd_8ns_8s_16s_17_4_1_U400 add_ln188_17_fu_13220_p2 mac_muladd_8ns_8s_16s_17_4_1_U382 mac_muladd_8ns_8s_16s_17_4_1_U381 add_ln188_20_fu_12215_p2 add_ln188_21_fu_13228_p2 mac_muladd_8ns_8s_16s_17_4_1_U411 mac_muladd_8ns_8s_16s_17_4_1_U389 add_ln188_24_fu_12227_p2 mac_muladd_8ns_8s_16s_17_4_1_U402 mac_muladd_8ns_8s_16s_17_4_1_U390 mac_muladd_8ns_8s_17s_18_4_1_U476 add_ln188_28_fu_12738_p2 add_ln188_29_fu_12748_p2 sum_13_fu_13237_p2 mac_muladd_8ns_8s_21s_22_4_1_U510 mac_muladd_8ns_8s_16s_17_4_1_U410 add_ln188_33_fu_13252_p2 mac_muladd_8ns_8s_16s_17_4_1_U391 mac_muladd_8ns_8s_16s_17_4_1_U403 add_ln188_36_fu_12242_p2 add_ln188_37_fu_13260_p2 mac_muladd_8ns_8s_16s_17_4_1_U383 mac_muladd_8ns_8s_16s_17_4_1_U397 add_ln188_40_fu_12254_p2 mac_muladd_8ns_8s_16s_17_4_1_U409 mac_muladd_8ns_8s_16s_17_4_1_U392 add_ln188_43_fu_12270_p2 add_ln188_44_fu_12280_p2 add_ln188_45_fu_13269_p2 mac_muladd_8ns_8s_16s_17_4_1_U404 mac_muladd_8ns_8s_16s_17_4_1_U384 add_ln188_48_fu_12292_p2 mac_muladd_8ns_8s_16s_17_4_1_U398 mac_muladd_8ns_8s_16s_17_4_1_U408 add_ln188_51_fu_12308_p2 add_ln188_52_fu_12318_p2 mac_muladd_8ns_8s_16s_17_4_1_U393 mac_muladd_8ns_8s_16s_17_4_1_U405 add_ln188_55_fu_12330_p2 mac_muladd_8ns_8s_16s_17_4_1_U385 mac_muladd_8ns_8s_16s_17_4_1_U406 mac_muladd_8ns_8s_17s_18_4_1_U474 add_ln188_59_fu_12763_p2 add_ln188_60_fu_12773_p2 add_ln188_61_fu_13136_p2 sum_14_fu_13278_p2 mac_muladd_8ns_8s_22s_23_4_1_U511 mac_muladd_8ns_8s_16s_17_4_1_U394 add_ln188_65_fu_13290_p2 mac_muladd_8ns_8s_16s_17_4_1_U407 mac_muladd_8ns_8s_16s_17_4_1_U386 add_ln188_68_fu_12345_p2 add_ln188_69_fu_13298_p2 mac_muladd_8ns_8s_16s_17_4_1_U399 mac_muladd_8ns_8s_16s_17_4_1_U387 add_ln188_72_fu_12357_p2 mac_muladd_8ns_8s_16s_17_4_1_U413 mac_muladd_8ns_8s_16s_17_4_1_U414 add_ln188_75_fu_12373_p2 add_ln188_76_fu_12383_p2 add_ln188_77_fu_13307_p2 mac_muladd_8ns_8s_16s_17_4_1_U415 mac_muladd_8ns_8s_16s_17_4_1_U416 add_ln188_80_fu_12395_p2 mac_muladd_8ns_8s_16s_17_4_1_U417 mac_muladd_8ns_8s_16s_17_4_1_U418 add_ln188_83_fu_12411_p2 add_ln188_84_fu_12421_p2 mac_muladd_8ns_8s_16s_17_4_1_U419 mac_muladd_8ns_8s_16s_17_4_1_U420 add_ln188_87_fu_12433_p2 mac_muladd_8ns_8s_16s_17_4_1_U421 mac_muladd_8ns_8s_16s_17_4_1_U422 add_ln188_90_fu_12449_p2 add_ln188_91_fu_12459_p2 add_ln188_92_fu_12785_p2 add_ln188_93_fu_13316_p2 mac_muladd_8ns_8s_16s_17_4_1_U423 mac_muladd_8ns_8s_16s_17_4_1_U424 add_ln188_96_fu_12471_p2 mac_muladd_8ns_8s_16s_17_4_1_U425 mac_muladd_8ns_8s_16s_17_4_1_U426 add_ln188_99_fu_12487_p2 add_ln188_100_fu_12497_p2 mac_muladd_8ns_8s_16s_17_4_1_U427 mac_muladd_8ns_8s_16s_17_4_1_U428 add_ln188_103_fu_12509_p2 mac_muladd_8ns_8s_16s_17_4_1_U429 mac_muladd_8ns_8s_16s_17_4_1_U430 add_ln188_106_fu_12525_p2 add_ln188_107_fu_12535_p2 add_ln188_108_fu_12797_p2 mac_muladd_8ns_8s_16s_17_4_1_U431 mac_muladd_8ns_8s_16s_17_4_1_U432 add_ln188_111_fu_12547_p2 mac_muladd_8ns_8s_16s_17_4_1_U433 mac_muladd_8ns_8s_16s_17_4_1_U434 add_ln188_114_fu_12563_p2 add_ln188_115_fu_12573_p2 mac_muladd_8ns_8s_16s_17_4_1_U435 mac_muladd_8ns_8s_16s_17_4_1_U436 add_ln188_118_fu_12585_p2 mac_muladd_8ns_8s_16s_17_4_1_U437 mac_muladd_8ns_8s_16s_17_4_1_U438 mac_muladd_8ns_8s_17s_18_4_1_U478 add_ln188_122_fu_12812_p2 add_ln188_123_fu_12822_p2 add_ln188_124_fu_13151_p2 add_ln188_125_fu_13161_p2 sum_15_fu_13324_p2 mac_muladd_8ns_8s_16s_17_4_1_U439 add_ln188_128_fu_13337_p2 mac_muladd_8ns_8s_16s_17_4_1_U440 mac_muladd_8ns_8s_17s_18_4_1_U479 add_ln188_131_fu_13346_p2 mac_muladd_8ns_8s_16s_17_4_1_U441 mac_muladd_8ns_8s_17s_18_4_1_U480 mac_muladd_8ns_8s_16s_17_4_1_U442 mac_muladd_8ns_8s_17s_18_4_1_U481 add_ln188_136_fu_12834_p2 add_ln188_137_fu_13355_p2 mac_muladd_8ns_8s_16s_17_4_1_U443 mac_muladd_8ns_8s_17s_18_4_1_U482 mac_muladd_8ns_8s_16s_17_4_1_U444 mac_muladd_8ns_8s_17s_18_4_1_U483 add_ln188_142_fu_12846_p2 mac_muladd_8ns_8s_16s_17_4_1_U445 mac_muladd_8ns_8s_17s_18_4_1_U484 mac_muladd_8ns_8s_16s_17_4_1_U446 mac_muladd_8ns_8s_17s_18_4_1_U485 add_ln188_147_fu_12862_p2 add_ln188_148_fu_12872_p2 add_ln188_149_fu_13364_p2 mac_muladd_8ns_8s_16s_17_4_1_U447 mac_muladd_8ns_8s_17s_18_4_1_U486 mac_muladd_8ns_8s_16s_17_4_1_U448 mac_muladd_8ns_8s_17s_18_4_1_U487 add_ln188_154_fu_12884_p2 mac_muladd_8ns_8s_16s_17_4_1_U449 mac_muladd_8ns_8s_17s_18_4_1_U488 mac_muladd_8ns_8s_16s_17_4_1_U450 mac_muladd_8ns_8s_17s_18_4_1_U489 add_ln188_159_fu_12900_p2 add_ln188_160_fu_12910_p2 mac_muladd_8ns_8s_16s_17_4_1_U451 mac_muladd_8ns_8s_17s_18_4_1_U490 mac_muladd_8ns_8s_16s_17_4_1_U452 mac_muladd_8ns_8s_17s_18_4_1_U491 add_ln188_165_fu_12922_p2 mac_muladd_8ns_8s_16s_17_4_1_U453 mac_muladd_8ns_8s_17s_18_4_1_U492 mac_muladd_8ns_8s_16s_17_4_1_U454 mac_muladd_8ns_8s_16s_17_4_1_U455 add_ln188_170_fu_12642_p2 add_ln188_171_fu_12938_p2 add_ln188_172_fu_12948_p2 add_ln188_173_fu_13173_p2 add_ln188_174_fu_13373_p2 mac_muladd_8ns_8s_16s_17_4_1_U456 mac_muladd_8ns_8s_17s_18_4_1_U493 mac_muladd_8ns_8s_16s_17_4_1_U457 mac_muladd_8ns_8s_17s_18_4_1_U494 add_ln188_179_fu_12960_p2 mac_muladd_8ns_8s_16s_17_4_1_U458 mac_muladd_8ns_8s_17s_18_4_1_U495 mac_muladd_8ns_8s_16s_17_4_1_U459 mac_muladd_8ns_8s_17s_18_4_1_U496 add_ln188_184_fu_12976_p2 add_ln188_185_fu_12986_p2 mac_muladd_8ns_8s_16s_17_4_1_U460 mac_muladd_8ns_8s_17s_18_4_1_U497 mac_muladd_8ns_8s_16s_17_4_1_U461 mac_muladd_8ns_8s_17s_18_4_1_U498 add_ln188_190_fu_12998_p2 mac_muladd_8ns_8s_16s_17_4_1_U462 mac_muladd_8ns_8s_17s_18_4_1_U499 mac_muladd_8ns_8s_16s_17_4_1_U463 mac_muladd_8ns_8s_17s_18_4_1_U500 add_ln188_195_fu_13014_p2 add_ln188_196_fu_13024_p2 add_ln188_197_fu_13185_p2 mac_muladd_8ns_8s_16s_17_4_1_U464 mac_muladd_8ns_8s_17s_18_4_1_U501 mac_muladd_8ns_8s_16s_17_4_1_U465 mac_muladd_8ns_8s_17s_18_4_1_U502 add_ln188_202_fu_13036_p2 mac_muladd_8ns_8s_16s_17_4_1_U466 mac_muladd_8ns_8s_17s_18_4_1_U503 mac_muladd_8ns_8s_16s_17_4_1_U467 mac_muladd_8ns_8s_17s_18_4_1_U504 add_ln188_207_fu_13052_p2 add_ln188_208_fu_13062_p2 mac_muladd_8ns_8s_16s_17_4_1_U468 mac_muladd_8ns_8s_17s_18_4_1_U505 mac_muladd_8ns_8s_16s_17_4_1_U469 mac_muladd_8ns_8s_17s_18_4_1_U506 add_ln188_213_fu_13074_p2 mac_muladd_8ns_8s_16s_17_4_1_U470 mac_muladd_8ns_8s_17s_18_4_1_U507 mac_muladd_8ns_8s_16s_17_4_1_U471 mac_muladd_8ns_8s_16s_17_4_1_U472 add_ln188_218_fu_12699_p2 add_ln188_219_fu_13090_p2 add_ln188_220_fu_13100_p2 add_ln188_221_fu_13201_p2 add_ln188_222_fu_13211_p2 sum_8_fu_13381_p2 fmul_32ns_32ns_32_4_max_dsp_1_U285 add_ln344_fu_13434_p2 sub_ln1364_fu_13448_p2 result_V_2_fu_13516_p2 add_ln193_fu_13531_p2 add_ln193_1_fu_13536_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_11ns_11ns_22_4_1_U757</BindInstances>
                </Instance>
                <Instance>
                    <InstName>WriteToMem_U0</InstName>
                    <ModuleName>WriteToMem</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>290</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_WriteToMem_Pipeline_write_image_fu_103</InstName>
                            <ModuleName>WriteToMem_Pipeline_write_image</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>103</ID>
                            <BindInstances>add_ln67_fu_180_p2 x_1_fu_212_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_16ns_11ns_22_4_1_U774 sub_fu_144_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>dst_c_U stride_c_U height_c14_U height_c13_U height_c_U width_c12_U width_c11_U width_c_U bias_c_U factor_c_U coefs_stream_U pixel_stream_U window_stream_U output_stream_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ReadFromMem_Pipeline_read_coefs</Name>
            <Loops>
                <read_coefs/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_coefs>
                        <Name>read_coefs</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.857 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_coefs>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1036</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_coefs" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_122_p2" SOURCE="../src/filter2d_hw.cpp:37" URAM="0" VARIABLE="add_ln37"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadFromMem_Pipeline_read_image</Name>
            <Loops>
                <read_image/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2210763</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.368 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 2210763</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_image>
                        <Name>read_image</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2210760</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 2210761</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 7.368 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_image>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1130</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>261</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_image" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_168_p2" SOURCE="../src/filter2d_hw.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_image" OPTYPE="add" PRAGMA="" RTLNAME="x_fu_200_p2" SOURCE="../src/filter2d_hw.cpp:48" URAM="0" VARIABLE="x"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadFromMem</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>332</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2211165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.107 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.370 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>332 ~ 2211165</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2469</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1484</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_11ns_22_4_1_U16" SOURCE="../src/filter2d_hw.cpp:37" URAM="0" VARIABLE="mul13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub20_fu_227_p2" SOURCE="../src/filter2d_hw.cpp:42" URAM="0" VARIABLE="sub20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Window2D_Pipeline_update_window</Name>
            <Loops>
                <update_window/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>1043527</Average-caseLatency>
                    <Worst-caseLatency>2087051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.478 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.956 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 2087051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <update_window>
                        <Name>update_window</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2087047</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 2087049</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 6.956 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </update_window>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2113</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>293</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_window" OPTYPE="add" PRAGMA="" RTLNAME="n_3_fu_1247_p2" SOURCE="../src/filter2d_hw.cpp:103" URAM="0" VARIABLE="n_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="update_window" OPTYPE="add" PRAGMA="" RTLNAME="col_ptr_1_fu_1284_p2" SOURCE="../src/filter2d_hw.cpp:129" URAM="0" VARIABLE="col_ptr_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Window2D</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>1043531</Average-caseLatency>
                    <Worst-caseLatency>2087055</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.664 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.478 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.956 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8 ~ 2087055</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>14</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2237</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>492</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="LineBuffer_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_1_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_2_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_3_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_4_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_5_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_6_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_7_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_8_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_9_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_10_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_11_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_12_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuffer_13_U" SOURCE="../src/filter2d_hw.cpp:87" URAM="0" VARIABLE="LineBuffer_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln96_fu_183_p2" SOURCE="../src/filter2d_hw.cpp:96" URAM="0" VARIABLE="sub_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ramp_up_fu_189_p2" SOURCE="../src/filter2d_hw.cpp:96" URAM="0" VARIABLE="ramp_up"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U49" SOURCE="../src/filter2d_hw.cpp:97" URAM="0" VARIABLE="num_pixels"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="num_iterations_fu_200_p2" SOURCE="../src/filter2d_hw.cpp:98" URAM="0" VARIABLE="num_iterations"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_206_p2" SOURCE="../src/filter2d_hw.cpp:96" URAM="0" VARIABLE="sub"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Filter2D_Pipeline_load_coefs_VITIS_LOOP_158_1</Name>
            <Loops>
                <load_coefs_VITIS_LOOP_158_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>227</Best-caseLatency>
                    <Average-caseLatency>227</Average-caseLatency>
                    <Worst-caseLatency>227</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.757 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.757 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.757 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>227</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_coefs_VITIS_LOOP_158_1>
                        <Name>load_coefs_VITIS_LOOP_158_1</Name>
                        <TripCount>225</TripCount>
                        <Latency>225</Latency>
                        <AbsoluteTimeLatency>0.750 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_coefs_VITIS_LOOP_158_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1827</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>152</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_coefs_VITIS_LOOP_158_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_3031_p2" SOURCE="../src/filter2d_hw.cpp:157" URAM="0" VARIABLE="add_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_coefs_VITIS_LOOP_158_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_3057_p2" SOURCE="../src/filter2d_hw.cpp:157" URAM="0" VARIABLE="add_ln157_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_coefs_VITIS_LOOP_158_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_3071_p2" SOURCE="../src/filter2d_hw.cpp:158" URAM="0" VARIABLE="add_ln158"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Filter2D_Pipeline_apply_filter_VITIS_LOOP_167_2</Name>
            <Loops>
                <apply_filter_VITIS_LOOP_167_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.377</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2073627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.911 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 2073627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <apply_filter_VITIS_LOOP_167_2>
                        <Name>apply_filter_VITIS_LOOP_167_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2073600</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 2073625</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 6.911 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>27</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </apply_filter_VITIS_LOOP_167_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>135</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>14484</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17424</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="y_4_fu_3879_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="y_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_fu_3885_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_1_fu_3891_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_2_fu_3897_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_3_fu_3903_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_4_fu_3909_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_5_fu_3915_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_6_fu_3921_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_9_fu_3927_p2" SOURCE="" URAM="0" VARIABLE="yoffset_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_10_fu_3933_p2" SOURCE="" URAM="0" VARIABLE="yoffset_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_11_fu_3939_p2" SOURCE="" URAM="0" VARIABLE="yoffset_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_12_fu_3945_p2" SOURCE="" URAM="0" VARIABLE="yoffset_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_13_fu_3951_p2" SOURCE="" URAM="0" VARIABLE="yoffset_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_14_fu_3957_p2" SOURCE="" URAM="0" VARIABLE="yoffset_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_4122_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_mid1_fu_4148_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_1_mid1_fu_4154_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_1_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_2_mid1_fu_4160_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_3_mid1_fu_4166_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_4_mid1_fu_4172_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_4_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_5_mid1_fu_4178_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_5_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_6_mid1_fu_4184_p2" SOURCE="../src/filter2d_hw.cpp:165" URAM="0" VARIABLE="yoffset_6_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="yoffset_14_mid1_fu_4190_p2" SOURCE="" URAM="0" VARIABLE="yoffset_14_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_fu_7693_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U380" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_27_fu_4404_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_8_fu_7723_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U287" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_15_fu_7753_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U381" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_16_fu_7783_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U288" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_17_fu_7813_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U382" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_18_fu_7843_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U289" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_19_fu_7873_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U290" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U383" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U291" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_21_fu_7928_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U384" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_22_fu_7957_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U292" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_23_fu_7986_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U385" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_24_fu_8015_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U293" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_25_fu_8044_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U386" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="xoffset_26_fu_8073_p2" SOURCE="../src/filter2d_hw.cpp:180" URAM="0" VARIABLE="xoffset_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U387" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_19s_20_4_1_U508" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U294" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U388" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U295" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U473" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U389" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U390" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U391" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U296" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U392" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U297" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U393" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U474" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U394" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U298" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U395" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U475" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U299" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U396" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U300" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U301" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_21s_22_4_1_U510" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U302" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U397" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U303" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U398" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U304" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U305" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U306" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U399" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_20s_21_4_1_U509" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U307" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U400" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U308" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U401" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U402" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U309" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U403" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U310" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U404" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U311" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U405" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U406" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U407" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U312" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U313" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U314" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_22s_23_4_1_U511" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U315" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U408" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U316" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U409" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U317" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U410" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U476" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U318" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U411" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U319" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U412" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_18s_19_4_1_U477" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U320" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U413" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U321" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U414" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U322" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U415" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U323" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U416" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U324" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U417" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U325" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U418" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U326" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U419" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U327" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U420" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U328" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U421" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U329" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U422" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U330" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U423" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U331" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U424" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U332" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U425" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U333" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U426" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U334" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U427" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U428" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U335" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U429" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U336" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U430" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U337" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U431" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U338" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U339" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U432" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U340" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U433" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U341" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U434" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U342" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U435" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U343" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U436" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U344" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U437" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U478" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U345" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U438" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U346" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U439" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U479" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U347" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U440" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U480" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U348" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U441" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U481" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U349" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U442" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U482" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U350" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U443" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U483" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U351" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U444" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U484" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U352" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U445" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U485" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U353" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U446" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U486" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U354" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U447" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U487" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U355" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U448" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U488" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U356" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U449" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U489" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U357" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U450" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U490" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U358" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U451" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U491" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U359" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U452" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U492" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U360" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U453" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U361" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U454" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U362" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U455" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U493" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U363" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U456" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U494" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U364" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U457" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U495" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U365" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U458" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U496" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U366" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U459" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U497" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U367" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U460" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U498" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U368" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U461" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U499" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U369" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U462" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U500" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U370" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U463" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U501" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U371" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U464" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U502" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U372" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U465" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U503" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U373" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U466" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U504" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U374" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U467" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U505" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U375" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U468" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U506" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U376" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U469" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U507" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U377" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U470" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U378" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U471" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U379" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U472" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="mul_ln188_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U380" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U412" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_10_fu_12193_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_18s_19_4_1_U477" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U401" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U473" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_11_fu_12708_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_19s_20_4_1_U508" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U388" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_9_fu_13112_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U395" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U396" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U475" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_13_fu_12723_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_12_fu_13120_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_20s_21_4_1_U509" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U400" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_17_fu_13220_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U382" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U381" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_20_fu_12215_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_21_fu_13228_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U411" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U389" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_24_fu_12227_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U402" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U390" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U476" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_28_fu_12738_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_29_fu_12748_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_13_fu_13237_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_21s_22_4_1_U510" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U410" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_33_fu_13252_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U391" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U403" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_36_fu_12242_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_37_fu_13260_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U383" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U397" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_40_fu_12254_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U409" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U392" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_43_fu_12270_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_44_fu_12280_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_45_fu_13269_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U404" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U384" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_48_fu_12292_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U398" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U408" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_51_fu_12308_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_52_fu_12318_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U393" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U405" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_55_fu_12330_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U385" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U406" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U474" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_59_fu_12763_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_60_fu_12773_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_61_fu_13136_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_14_fu_13278_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_22s_23_4_1_U511" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U394" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_65_fu_13290_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U407" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U386" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_68_fu_12345_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_69_fu_13298_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U399" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U387" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_72_fu_12357_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U413" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U414" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_75_fu_12373_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_76_fu_12383_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_77_fu_13307_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U415" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U416" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_80_fu_12395_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U417" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U418" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_83_fu_12411_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_84_fu_12421_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U419" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U420" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_87_fu_12433_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U421" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U422" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_90_fu_12449_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_91_fu_12459_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_92_fu_12785_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_93_fu_13316_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U423" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U424" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_96_fu_12471_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U425" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U426" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_99_fu_12487_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_100_fu_12497_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U427" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U428" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_103_fu_12509_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U429" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U430" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_106_fu_12525_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_107_fu_12535_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_108_fu_12797_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U431" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U432" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_111_fu_12547_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U433" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U434" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_114_fu_12563_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_115_fu_12573_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U435" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U436" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_118_fu_12585_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U437" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U438" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U478" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_122_fu_12812_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_123_fu_12822_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_124_fu_13151_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_125_fu_13161_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_15_fu_13324_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U439" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_128_fu_13337_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U440" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U479" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_131_fu_13346_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U441" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U480" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U442" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U481" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_136_fu_12834_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_137_fu_13355_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U443" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U482" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U444" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U483" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_142_fu_12846_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U445" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U484" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U446" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U485" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_147_fu_12862_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_148_fu_12872_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_149_fu_13364_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U447" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U486" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U448" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U487" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_154_fu_12884_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U449" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U488" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U450" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U489" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_159_fu_12900_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_160_fu_12910_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U451" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U490" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U452" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U491" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_165_fu_12922_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U453" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U492" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U454" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U455" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_170_fu_12642_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_171_fu_12938_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_172_fu_12948_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_173_fu_13173_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_174_fu_13373_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U456" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U493" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U457" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U494" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_179_fu_12960_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U458" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U495" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U459" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U496" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_184_fu_12976_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_185_fu_12986_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U460" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U497" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U461" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U498" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_190_fu_12998_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U462" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U499" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U463" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U500" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_195_fu_13014_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_196_fu_13024_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_197_fu_13185_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U464" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U501" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U465" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U502" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_202_fu_13036_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U466" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U503" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U467" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U504" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_207_fu_13052_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_208_fu_13062_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U468" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U505" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U469" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U506" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_213_fu_13074_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U470" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U507" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U471" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U472" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_218_fu_12699_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_219_fu_13090_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_220_fu_13100_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_221_fu_13201_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_222_fu_13211_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="add_ln188_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_8_fu_13381_p2" SOURCE="../src/filter2d_hw.cpp:188" URAM="0" VARIABLE="sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U285" SOURCE="../src/filter2d_hw.cpp:193" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_13434_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_13448_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1364" URAM="0" VARIABLE="sub_ln1364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_13516_p2" SOURCE="/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files/ap_fixed_base.h:666" URAM="0" VARIABLE="result_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_13531_p2" SOURCE="../src/filter2d_hw.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="apply_filter_VITIS_LOOP_167_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_1_fu_13536_p2" SOURCE="../src/filter2d_hw.cpp:193" URAM="0" VARIABLE="add_ln193_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Filter2D</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>234</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2073859</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.780 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.912 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>234 ~ 2073859</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>136</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>16412</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17705</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_11ns_11ns_22_4_1_U757" SOURCE="../src/filter2d_hw.cpp:153" URAM="0" VARIABLE="mul_ln153"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>WriteToMem_Pipeline_write_image</Name>
            <Loops>
                <write_image/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2210763</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.368 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 2210763</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <write_image>
                        <Name>write_image</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2210760</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 2210761</Latency>
                        <AbsoluteTimeLatency>6.666 ns ~ 7.368 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </write_image>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>640</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>692</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_image" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_180_p2" SOURCE="../src/filter2d_hw.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_image" OPTYPE="add" PRAGMA="" RTLNAME="x_1_fu_212_p2" SOURCE="../src/filter2d_hw.cpp:70" URAM="0" VARIABLE="x_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>WriteToMem</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2210837</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 2210837</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>889</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1299</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_11ns_22_4_1_U774" SOURCE="../src/filter2d_hw.cpp:64" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_144_p2" SOURCE="../src/filter2d_hw.cpp:64" URAM="0" VARIABLE="sub"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Filter2DKernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>376</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2211165</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.253 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.370 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>333</min>
                            <max>2211166</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>333 ~ 2211166</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>44</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>139</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>27186</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>25206</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_c_U" SOURCE="" URAM="0" VARIABLE="dst_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stride_c_U" SOURCE="" URAM="0" VARIABLE="stride_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c14_U" SOURCE="" URAM="0" VARIABLE="height_c14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c13_U" SOURCE="" URAM="0" VARIABLE="height_c13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_c_U" SOURCE="" URAM="0" VARIABLE="height_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c12_U" SOURCE="" URAM="0" VARIABLE="width_c12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c11_U" SOURCE="" URAM="0" VARIABLE="width_c11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="width_c_U" SOURCE="" URAM="0" VARIABLE="width_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bias_c_U" SOURCE="" URAM="0" VARIABLE="bias_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="factor_c_U" SOURCE="" URAM="0" VARIABLE="factor_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="coefs_stream_U" SOURCE="../src/filter2d_hw.cpp:218" URAM="0" VARIABLE="coefs_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pixel_stream_U" SOURCE="../src/filter2d_hw.cpp:219" URAM="0" VARIABLE="pixel_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="window_stream_U" SOURCE="" URAM="0" VARIABLE="window_stream"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="output_stream_U" SOURCE="../src/filter2d_hw.cpp:221" URAM="0" VARIABLE="output_stream"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>coefs_stream_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pixel_stream_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>window_stream_U</Name>
            <ParentInst/>
            <StaticDepth>3</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>output_stream_U</Name>
            <ParentInst/>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="coeffs" index="0" direction="inout" srcType="char const *" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="coeffs_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="coeffs_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="factor" index="1" direction="in" srcType="float" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="factor" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="2" direction="in" srcType="short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="bias" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="3" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="4" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stride" index="5" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="src" index="6" direction="inout" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="src_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="src_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dst" index="7" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dst_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dst_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="coeffs_1" access="W" description="Data signal of coeffs" range="32">
                    <fields>
                        <field offset="0" width="32" name="coeffs" access="W" description="Bit 31 to 0 of coeffs"/>
                    </fields>
                </register>
                <register offset="0x14" name="coeffs_2" access="W" description="Data signal of coeffs" range="32">
                    <fields>
                        <field offset="0" width="32" name="coeffs" access="W" description="Bit 63 to 32 of coeffs"/>
                    </fields>
                </register>
                <register offset="0x1c" name="factor" access="W" description="Data signal of factor" range="32">
                    <fields>
                        <field offset="0" width="32" name="factor" access="W" description="Bit 31 to 0 of factor"/>
                    </fields>
                </register>
                <register offset="0x24" name="bias" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="16" name="bias" access="W" description="Bit 15 to 0 of bias"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x2c" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="16" name="width" access="W" description="Bit 15 to 0 of width"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x34" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="16" name="height" access="W" description="Bit 15 to 0 of height"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x3c" name="stride" access="W" description="Data signal of stride" range="32">
                    <fields>
                        <field offset="0" width="16" name="stride" access="W" description="Bit 15 to 0 of stride"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x44" name="src_1" access="W" description="Data signal of src" range="32">
                    <fields>
                        <field offset="0" width="32" name="src" access="W" description="Bit 31 to 0 of src"/>
                    </fields>
                </register>
                <register offset="0x48" name="src_2" access="W" description="Data signal of src" range="32">
                    <fields>
                        <field offset="0" width="32" name="src" access="W" description="Bit 63 to 32 of src"/>
                    </fields>
                </register>
                <register offset="0x50" name="dst_1" access="W" description="Data signal of dst" range="32">
                    <fields>
                        <field offset="0" width="32" name="dst" access="W" description="Bit 31 to 0 of dst"/>
                    </fields>
                </register>
                <register offset="0x54" name="dst_2" access="W" description="Data signal of dst" range="32">
                    <fields>
                        <field offset="0" width="32" name="dst" access="W" description="Bit 63 to 32 of dst"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="coeffs"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="factor"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="stride"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="src"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="dst"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="coeffs"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="coeffs"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="src"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="src"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="dst"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="512" argName="dst"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">8 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_control">coeffs_1, 0x10, 32, W, Data signal of coeffs, </column>
                    <column name="s_axi_control">coeffs_2, 0x14, 32, W, Data signal of coeffs, </column>
                    <column name="s_axi_control">factor, 0x1c, 32, W, Data signal of factor, </column>
                    <column name="s_axi_control">bias, 0x24, 32, W, Data signal of bias, </column>
                    <column name="s_axi_control">width, 0x2c, 32, W, Data signal of width, </column>
                    <column name="s_axi_control">height, 0x34, 32, W, Data signal of height, </column>
                    <column name="s_axi_control">stride, 0x3c, 32, W, Data signal of stride, </column>
                    <column name="s_axi_control">src_1, 0x44, 32, W, Data signal of src, </column>
                    <column name="s_axi_control">src_2, 0x48, 32, W, Data signal of src, </column>
                    <column name="s_axi_control">dst_1, 0x50, 32, W, Data signal of dst, </column>
                    <column name="s_axi_control">dst_2, 0x54, 32, W, Data signal of dst, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="coeffs">inout, char const *</column>
                    <column name="factor">in, float</column>
                    <column name="bias">in, short</column>
                    <column name="width">in, unsigned short</column>
                    <column name="height">in, unsigned short</column>
                    <column name="stride">in, unsigned short</column>
                    <column name="src">inout, unsigned char const *</column>
                    <column name="dst">inout, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="coeffs">m_axi_gmem, interface, , </column>
                    <column name="coeffs">s_axi_control, register, offset, name=coeffs_1 offset=0x10 range=32</column>
                    <column name="coeffs">s_axi_control, register, offset, name=coeffs_2 offset=0x14 range=32</column>
                    <column name="factor">s_axi_control, register, , name=factor offset=0x1c range=32</column>
                    <column name="bias">s_axi_control, register, , name=bias offset=0x24 range=32</column>
                    <column name="width">s_axi_control, register, , name=width offset=0x2c range=32</column>
                    <column name="height">s_axi_control, register, , name=height offset=0x34 range=32</column>
                    <column name="stride">s_axi_control, register, , name=stride offset=0x3c range=32</column>
                    <column name="src">m_axi_gmem, interface, , </column>
                    <column name="src">s_axi_control, register, offset, name=src_1 offset=0x44 range=32</column>
                    <column name="src">s_axi_control, register, offset, name=src_2 offset=0x48 range=32</column>
                    <column name="dst">m_axi_gmem, interface, , </column>
                    <column name="dst">s_axi_control, register, offset, name=dst_1 offset=0x50 range=32</column>
                    <column name="dst">s_axi_control, register, offset, name=dst_2 offset=0x54 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="5">HW Interface, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem">read, 4, 512, ../src/filter2d_hw.cpp:37:17</column>
                    <column name="m_axi_gmem">read, variable, 512, ../src/filter2d_hw.cpp:45:17</column>
                    <column name="m_axi_gmem">write, variable, 512, ../src/filter2d_hw.cpp:67:18</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="../src/filter2d_hw.cpp:88" status="valid" parentFunction="window2d" variable="LineBuffer" isDirective="0" options="variable=LineBuffer dim=1 complete"/>
        <Pragma type="dependence" location="../src/filter2d_hw.cpp:89" status="valid" parentFunction="window2d" variable="LineBuffer" isDirective="0" options="variable=LineBuffer inter false"/>
        <Pragma type="dependence" location="../src/filter2d_hw.cpp:90" status="valid" parentFunction="window2d" variable="LineBuffer" isDirective="0" options="variable=LineBuffer intra false"/>
        <Pragma type="loop_tripcount" location="../src/filter2d_hw.cpp:105" status="valid" parentFunction="window2d" variable="" isDirective="0" options="max=max_iterations"/>
        <Pragma type="pipeline" location="../src/filter2d_hw.cpp:106" status="valid" parentFunction="window2d" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../src/filter2d_hw.cpp:154" status="valid" parentFunction="filter2d" variable="coeffs" isDirective="0" options="variable=coeffs complete dim=0"/>
        <Pragma type="pipeline" location="../src/filter2d_hw.cpp:159" status="valid" parentFunction="filter2d" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../src/filter2d_hw.cpp:169" status="valid" parentFunction="filter2d" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="../src/filter2d_hw.cpp:215" status="valid" parentFunction="filter2dkernel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

