Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"29 spi.h
[v _SPI_init `(v ~T0 @X0 0 ef ]
"25 hc_sr04.h
[v _configUltraSonicIO `(v ~T0 @X0 0 ef ]
"26
[v _configClock `(v ~T0 @X0 0 ef ]
"22
[v _configTimer `(v ~T0 @X0 0 ef ]
"34 transmitter.c
[v _configureTX `(v ~T0 @X0 0 ef ]
"936 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16f1503.h
[s S58 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S58 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 ]
"935
[u S57 `S58 1 ]
[n S57 . . ]
"945
[v _TRISAbits `VS57 ~T0 @X0 0 e@140 ]
"1652
[s S95 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S95 . LATA0 LATA1 LATA2 . LATA4 LATA5 ]
"1651
[u S94 `S95 1 ]
[n S94 . . ]
"1661
[v _LATAbits `VS94 ~T0 @X0 0 e@268 ]
"24 hc_sr04.h
[v _pulse `(v ~T0 @X0 0 ef ]
"418 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16f1503.h
[s S29 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S29 . RA0 RA1 RA2 RA3 RA4 RA5 ]
"417
[u S28 `S29 1 ]
[n S28 . . ]
"427
[v _PORTAbits `VS28 ~T0 @X0 0 e@12 ]
"638
[v _TMR1 `Vus ~T0 @X0 0 e@22 ]
"23 hc_sr04.h
[v _startTimer `(v ~T0 @X0 0 ef ]
"35 transmitter.c
[v _transmitData `(v ~T0 @X0 0 ef1`uc ]
[v F2925 `(v ~T0 @X0 1 tf1`ul ]
"152 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic.h
[v __delay `JF2925 ~T0 @X0 0 e ]
[p i __delay ]
"1696 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16f1503.h
[s S97 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S97 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 ]
"1695
[u S96 `S97 1 ]
[n S96 . . ]
"1705
[v _LATCbits `VS96 ~T0 @X0 0 e@270 ]
"31 spi.h
[v _SPI_writeArray `(uc ~T0 @X0 0 ef2`*uc`uc ]
"30
[v _SPI_write_byte `(uc ~T0 @X0 0 ef1`uc ]
"33
[v _resetIRQ `(v ~T0 @X0 0 ef ]
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1503.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.41\include\pic16f1503.h
[; ;pic16f1503.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1503.h: 54: typedef union {
[; ;pic16f1503.h: 55: struct {
[; ;pic16f1503.h: 56: unsigned INDF0 :8;
[; ;pic16f1503.h: 57: };
[; ;pic16f1503.h: 58: } INDF0bits_t;
[; ;pic16f1503.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1503.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1503.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1503.h: 73: typedef union {
[; ;pic16f1503.h: 74: struct {
[; ;pic16f1503.h: 75: unsigned INDF1 :8;
[; ;pic16f1503.h: 76: };
[; ;pic16f1503.h: 77: } INDF1bits_t;
[; ;pic16f1503.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1503.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1503.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1503.h: 92: typedef union {
[; ;pic16f1503.h: 93: struct {
[; ;pic16f1503.h: 94: unsigned PCL :8;
[; ;pic16f1503.h: 95: };
[; ;pic16f1503.h: 96: } PCLbits_t;
[; ;pic16f1503.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1503.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1503.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1503.h: 111: typedef union {
[; ;pic16f1503.h: 112: struct {
[; ;pic16f1503.h: 113: unsigned C :1;
[; ;pic16f1503.h: 114: unsigned DC :1;
[; ;pic16f1503.h: 115: unsigned Z :1;
[; ;pic16f1503.h: 116: unsigned nPD :1;
[; ;pic16f1503.h: 117: unsigned nTO :1;
[; ;pic16f1503.h: 118: };
[; ;pic16f1503.h: 119: struct {
[; ;pic16f1503.h: 120: unsigned CARRY :1;
[; ;pic16f1503.h: 121: unsigned :1;
[; ;pic16f1503.h: 122: unsigned ZERO :1;
[; ;pic16f1503.h: 123: };
[; ;pic16f1503.h: 124: } STATUSbits_t;
[; ;pic16f1503.h: 125: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1503.h: 164: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1503.h: 167: extern volatile unsigned char FSR0L @ 0x004;
"169
[; ;pic16f1503.h: 169: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1503.h: 172: typedef union {
[; ;pic16f1503.h: 173: struct {
[; ;pic16f1503.h: 174: unsigned FSR0L :8;
[; ;pic16f1503.h: 175: };
[; ;pic16f1503.h: 176: } FSR0Lbits_t;
[; ;pic16f1503.h: 177: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1503.h: 186: extern volatile unsigned char FSR0H @ 0x005;
"188
[; ;pic16f1503.h: 188: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1503.h: 191: typedef union {
[; ;pic16f1503.h: 192: struct {
[; ;pic16f1503.h: 193: unsigned FSR0H :8;
[; ;pic16f1503.h: 194: };
[; ;pic16f1503.h: 195: } FSR0Hbits_t;
[; ;pic16f1503.h: 196: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1503.h: 205: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1503.h: 208: extern volatile unsigned char FSR1L @ 0x006;
"210
[; ;pic16f1503.h: 210: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1503.h: 213: typedef union {
[; ;pic16f1503.h: 214: struct {
[; ;pic16f1503.h: 215: unsigned FSR1L :8;
[; ;pic16f1503.h: 216: };
[; ;pic16f1503.h: 217: } FSR1Lbits_t;
[; ;pic16f1503.h: 218: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1503.h: 227: extern volatile unsigned char FSR1H @ 0x007;
"229
[; ;pic16f1503.h: 229: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1503.h: 232: typedef union {
[; ;pic16f1503.h: 233: struct {
[; ;pic16f1503.h: 234: unsigned FSR1H :8;
[; ;pic16f1503.h: 235: };
[; ;pic16f1503.h: 236: } FSR1Hbits_t;
[; ;pic16f1503.h: 237: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1503.h: 246: extern volatile unsigned char BSR @ 0x008;
"248
[; ;pic16f1503.h: 248: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1503.h: 251: typedef union {
[; ;pic16f1503.h: 252: struct {
[; ;pic16f1503.h: 253: unsigned BSR :5;
[; ;pic16f1503.h: 254: };
[; ;pic16f1503.h: 255: struct {
[; ;pic16f1503.h: 256: unsigned BSR0 :1;
[; ;pic16f1503.h: 257: unsigned BSR1 :1;
[; ;pic16f1503.h: 258: unsigned BSR2 :1;
[; ;pic16f1503.h: 259: unsigned BSR3 :1;
[; ;pic16f1503.h: 260: unsigned BSR4 :1;
[; ;pic16f1503.h: 261: };
[; ;pic16f1503.h: 262: } BSRbits_t;
[; ;pic16f1503.h: 263: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1503.h: 297: extern volatile unsigned char WREG @ 0x009;
"299
[; ;pic16f1503.h: 299: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1503.h: 302: typedef union {
[; ;pic16f1503.h: 303: struct {
[; ;pic16f1503.h: 304: unsigned WREG0 :8;
[; ;pic16f1503.h: 305: };
[; ;pic16f1503.h: 306: } WREGbits_t;
[; ;pic16f1503.h: 307: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1503.h: 316: extern volatile unsigned char PCLATH @ 0x00A;
"318
[; ;pic16f1503.h: 318: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1503.h: 321: typedef union {
[; ;pic16f1503.h: 322: struct {
[; ;pic16f1503.h: 323: unsigned PCLATH :7;
[; ;pic16f1503.h: 324: };
[; ;pic16f1503.h: 325: } PCLATHbits_t;
[; ;pic16f1503.h: 326: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1503.h: 335: extern volatile unsigned char INTCON @ 0x00B;
"337
[; ;pic16f1503.h: 337: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1503.h: 340: typedef union {
[; ;pic16f1503.h: 341: struct {
[; ;pic16f1503.h: 342: unsigned IOCIF :1;
[; ;pic16f1503.h: 343: unsigned INTF :1;
[; ;pic16f1503.h: 344: unsigned TMR0IF :1;
[; ;pic16f1503.h: 345: unsigned IOCIE :1;
[; ;pic16f1503.h: 346: unsigned INTE :1;
[; ;pic16f1503.h: 347: unsigned TMR0IE :1;
[; ;pic16f1503.h: 348: unsigned PEIE :1;
[; ;pic16f1503.h: 349: unsigned GIE :1;
[; ;pic16f1503.h: 350: };
[; ;pic16f1503.h: 351: struct {
[; ;pic16f1503.h: 352: unsigned :2;
[; ;pic16f1503.h: 353: unsigned T0IF :1;
[; ;pic16f1503.h: 354: unsigned :2;
[; ;pic16f1503.h: 355: unsigned T0IE :1;
[; ;pic16f1503.h: 356: };
[; ;pic16f1503.h: 357: } INTCONbits_t;
[; ;pic16f1503.h: 358: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1503.h: 412: extern volatile unsigned char PORTA @ 0x00C;
"414
[; ;pic16f1503.h: 414: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1503.h: 417: typedef union {
[; ;pic16f1503.h: 418: struct {
[; ;pic16f1503.h: 419: unsigned RA0 :1;
[; ;pic16f1503.h: 420: unsigned RA1 :1;
[; ;pic16f1503.h: 421: unsigned RA2 :1;
[; ;pic16f1503.h: 422: unsigned RA3 :1;
[; ;pic16f1503.h: 423: unsigned RA4 :1;
[; ;pic16f1503.h: 424: unsigned RA5 :1;
[; ;pic16f1503.h: 425: };
[; ;pic16f1503.h: 426: } PORTAbits_t;
[; ;pic16f1503.h: 427: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1503.h: 461: extern volatile unsigned char PORTC @ 0x00E;
"463
[; ;pic16f1503.h: 463: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1503.h: 466: typedef union {
[; ;pic16f1503.h: 467: struct {
[; ;pic16f1503.h: 468: unsigned RC0 :1;
[; ;pic16f1503.h: 469: unsigned RC1 :1;
[; ;pic16f1503.h: 470: unsigned RC2 :1;
[; ;pic16f1503.h: 471: unsigned RC3 :1;
[; ;pic16f1503.h: 472: unsigned RC4 :1;
[; ;pic16f1503.h: 473: unsigned RC5 :1;
[; ;pic16f1503.h: 474: };
[; ;pic16f1503.h: 475: } PORTCbits_t;
[; ;pic16f1503.h: 476: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1503.h: 510: extern volatile unsigned char PIR1 @ 0x011;
"512
[; ;pic16f1503.h: 512: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1503.h: 515: typedef union {
[; ;pic16f1503.h: 516: struct {
[; ;pic16f1503.h: 517: unsigned TMR1IF :1;
[; ;pic16f1503.h: 518: unsigned TMR2IF :1;
[; ;pic16f1503.h: 519: unsigned :1;
[; ;pic16f1503.h: 520: unsigned SSP1IF :1;
[; ;pic16f1503.h: 521: unsigned :2;
[; ;pic16f1503.h: 522: unsigned ADIF :1;
[; ;pic16f1503.h: 523: unsigned TMR1GIF :1;
[; ;pic16f1503.h: 524: };
[; ;pic16f1503.h: 525: } PIR1bits_t;
[; ;pic16f1503.h: 526: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1503.h: 555: extern volatile unsigned char PIR2 @ 0x012;
"557
[; ;pic16f1503.h: 557: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1503.h: 560: typedef union {
[; ;pic16f1503.h: 561: struct {
[; ;pic16f1503.h: 562: unsigned :2;
[; ;pic16f1503.h: 563: unsigned NCO1IF :1;
[; ;pic16f1503.h: 564: unsigned BCL1IF :1;
[; ;pic16f1503.h: 565: unsigned :1;
[; ;pic16f1503.h: 566: unsigned C1IF :1;
[; ;pic16f1503.h: 567: unsigned C2IF :1;
[; ;pic16f1503.h: 568: };
[; ;pic16f1503.h: 569: } PIR2bits_t;
[; ;pic16f1503.h: 570: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1503.h: 594: extern volatile unsigned char PIR3 @ 0x013;
"596
[; ;pic16f1503.h: 596: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1503.h: 599: typedef union {
[; ;pic16f1503.h: 600: struct {
[; ;pic16f1503.h: 601: unsigned CLC1IF :1;
[; ;pic16f1503.h: 602: unsigned CLC2IF :1;
[; ;pic16f1503.h: 603: };
[; ;pic16f1503.h: 604: } PIR3bits_t;
[; ;pic16f1503.h: 605: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1503.h: 619: extern volatile unsigned char TMR0 @ 0x015;
"621
[; ;pic16f1503.h: 621: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1503.h: 624: typedef union {
[; ;pic16f1503.h: 625: struct {
[; ;pic16f1503.h: 626: unsigned TMR0 :8;
[; ;pic16f1503.h: 627: };
[; ;pic16f1503.h: 628: } TMR0bits_t;
[; ;pic16f1503.h: 629: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1503.h: 638: extern volatile unsigned short TMR1 @ 0x016;
"640
[; ;pic16f1503.h: 640: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1503.h: 644: extern volatile unsigned char TMR1L @ 0x016;
"646
[; ;pic16f1503.h: 646: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1503.h: 649: typedef union {
[; ;pic16f1503.h: 650: struct {
[; ;pic16f1503.h: 651: unsigned TMR1L :8;
[; ;pic16f1503.h: 652: };
[; ;pic16f1503.h: 653: } TMR1Lbits_t;
[; ;pic16f1503.h: 654: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1503.h: 663: extern volatile unsigned char TMR1H @ 0x017;
"665
[; ;pic16f1503.h: 665: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1503.h: 668: typedef union {
[; ;pic16f1503.h: 669: struct {
[; ;pic16f1503.h: 670: unsigned TMR1H :8;
[; ;pic16f1503.h: 671: };
[; ;pic16f1503.h: 672: } TMR1Hbits_t;
[; ;pic16f1503.h: 673: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1503.h: 682: extern volatile unsigned char T1CON @ 0x018;
"684
[; ;pic16f1503.h: 684: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1503.h: 687: typedef union {
[; ;pic16f1503.h: 688: struct {
[; ;pic16f1503.h: 689: unsigned TMR1ON :1;
[; ;pic16f1503.h: 690: unsigned :1;
[; ;pic16f1503.h: 691: unsigned nT1SYNC :1;
[; ;pic16f1503.h: 692: unsigned T1OSCEN :1;
[; ;pic16f1503.h: 693: unsigned T1CKPS :2;
[; ;pic16f1503.h: 694: unsigned TMR1CS :2;
[; ;pic16f1503.h: 695: };
[; ;pic16f1503.h: 696: struct {
[; ;pic16f1503.h: 697: unsigned :4;
[; ;pic16f1503.h: 698: unsigned T1CKPS0 :1;
[; ;pic16f1503.h: 699: unsigned T1CKPS1 :1;
[; ;pic16f1503.h: 700: unsigned TMR1CS0 :1;
[; ;pic16f1503.h: 701: unsigned TMR1CS1 :1;
[; ;pic16f1503.h: 702: };
[; ;pic16f1503.h: 703: } T1CONbits_t;
[; ;pic16f1503.h: 704: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1503.h: 753: extern volatile unsigned char T1GCON @ 0x019;
"755
[; ;pic16f1503.h: 755: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1503.h: 758: typedef union {
[; ;pic16f1503.h: 759: struct {
[; ;pic16f1503.h: 760: unsigned T1GSS :2;
[; ;pic16f1503.h: 761: unsigned T1GVAL :1;
[; ;pic16f1503.h: 762: unsigned T1GGO_nDONE :1;
[; ;pic16f1503.h: 763: unsigned T1GSPM :1;
[; ;pic16f1503.h: 764: unsigned T1GTM :1;
[; ;pic16f1503.h: 765: unsigned T1GPOL :1;
[; ;pic16f1503.h: 766: unsigned TMR1GE :1;
[; ;pic16f1503.h: 767: };
[; ;pic16f1503.h: 768: struct {
[; ;pic16f1503.h: 769: unsigned T1GSS0 :1;
[; ;pic16f1503.h: 770: unsigned T1GSS1 :1;
[; ;pic16f1503.h: 771: };
[; ;pic16f1503.h: 772: } T1GCONbits_t;
[; ;pic16f1503.h: 773: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1503.h: 822: extern volatile unsigned char TMR2 @ 0x01A;
"824
[; ;pic16f1503.h: 824: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1503.h: 827: typedef union {
[; ;pic16f1503.h: 828: struct {
[; ;pic16f1503.h: 829: unsigned TMR2 :8;
[; ;pic16f1503.h: 830: };
[; ;pic16f1503.h: 831: } TMR2bits_t;
[; ;pic16f1503.h: 832: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1503.h: 841: extern volatile unsigned char PR2 @ 0x01B;
"843
[; ;pic16f1503.h: 843: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1503.h: 846: typedef union {
[; ;pic16f1503.h: 847: struct {
[; ;pic16f1503.h: 848: unsigned PR2 :8;
[; ;pic16f1503.h: 849: };
[; ;pic16f1503.h: 850: } PR2bits_t;
[; ;pic16f1503.h: 851: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1503.h: 860: extern volatile unsigned char T2CON @ 0x01C;
"862
[; ;pic16f1503.h: 862: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1503.h: 865: typedef union {
[; ;pic16f1503.h: 866: struct {
[; ;pic16f1503.h: 867: unsigned T2CKPS :2;
[; ;pic16f1503.h: 868: unsigned TMR2ON :1;
[; ;pic16f1503.h: 869: unsigned T2OUTPS :4;
[; ;pic16f1503.h: 870: };
[; ;pic16f1503.h: 871: struct {
[; ;pic16f1503.h: 872: unsigned T2CKPS0 :1;
[; ;pic16f1503.h: 873: unsigned T2CKPS1 :1;
[; ;pic16f1503.h: 874: unsigned :1;
[; ;pic16f1503.h: 875: unsigned T2OUTPS0 :1;
[; ;pic16f1503.h: 876: unsigned T2OUTPS1 :1;
[; ;pic16f1503.h: 877: unsigned T2OUTPS2 :1;
[; ;pic16f1503.h: 878: unsigned T2OUTPS3 :1;
[; ;pic16f1503.h: 879: };
[; ;pic16f1503.h: 880: } T2CONbits_t;
[; ;pic16f1503.h: 881: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1503.h: 930: extern volatile unsigned char TRISA @ 0x08C;
"932
[; ;pic16f1503.h: 932: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1503.h: 935: typedef union {
[; ;pic16f1503.h: 936: struct {
[; ;pic16f1503.h: 937: unsigned TRISA0 :1;
[; ;pic16f1503.h: 938: unsigned TRISA1 :1;
[; ;pic16f1503.h: 939: unsigned TRISA2 :1;
[; ;pic16f1503.h: 940: unsigned TRISA3 :1;
[; ;pic16f1503.h: 941: unsigned TRISA4 :1;
[; ;pic16f1503.h: 942: unsigned TRISA5 :1;
[; ;pic16f1503.h: 943: };
[; ;pic16f1503.h: 944: } TRISAbits_t;
[; ;pic16f1503.h: 945: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1503.h: 979: extern volatile unsigned char TRISC @ 0x08E;
"981
[; ;pic16f1503.h: 981: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1503.h: 984: typedef union {
[; ;pic16f1503.h: 985: struct {
[; ;pic16f1503.h: 986: unsigned TRISC0 :1;
[; ;pic16f1503.h: 987: unsigned TRISC1 :1;
[; ;pic16f1503.h: 988: unsigned TRISC2 :1;
[; ;pic16f1503.h: 989: unsigned TRISC3 :1;
[; ;pic16f1503.h: 990: unsigned TRISC4 :1;
[; ;pic16f1503.h: 991: unsigned TRISC5 :1;
[; ;pic16f1503.h: 992: };
[; ;pic16f1503.h: 993: } TRISCbits_t;
[; ;pic16f1503.h: 994: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1503.h: 1028: extern volatile unsigned char PIE1 @ 0x091;
"1030
[; ;pic16f1503.h: 1030: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1503.h: 1033: typedef union {
[; ;pic16f1503.h: 1034: struct {
[; ;pic16f1503.h: 1035: unsigned TMR1IE :1;
[; ;pic16f1503.h: 1036: unsigned TMR2IE :1;
[; ;pic16f1503.h: 1037: unsigned :1;
[; ;pic16f1503.h: 1038: unsigned SSP1IE :1;
[; ;pic16f1503.h: 1039: unsigned :2;
[; ;pic16f1503.h: 1040: unsigned ADIE :1;
[; ;pic16f1503.h: 1041: unsigned TMR1GIE :1;
[; ;pic16f1503.h: 1042: };
[; ;pic16f1503.h: 1043: } PIE1bits_t;
[; ;pic16f1503.h: 1044: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1503.h: 1073: extern volatile unsigned char PIE2 @ 0x092;
"1075
[; ;pic16f1503.h: 1075: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1503.h: 1078: typedef union {
[; ;pic16f1503.h: 1079: struct {
[; ;pic16f1503.h: 1080: unsigned :2;
[; ;pic16f1503.h: 1081: unsigned NCO1IE :1;
[; ;pic16f1503.h: 1082: unsigned BCL1IE :1;
[; ;pic16f1503.h: 1083: unsigned :1;
[; ;pic16f1503.h: 1084: unsigned C1IE :1;
[; ;pic16f1503.h: 1085: unsigned C2IE :1;
[; ;pic16f1503.h: 1086: };
[; ;pic16f1503.h: 1087: } PIE2bits_t;
[; ;pic16f1503.h: 1088: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1503.h: 1112: extern volatile unsigned char PIE3 @ 0x093;
"1114
[; ;pic16f1503.h: 1114: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1503.h: 1117: typedef union {
[; ;pic16f1503.h: 1118: struct {
[; ;pic16f1503.h: 1119: unsigned CLC1IE :1;
[; ;pic16f1503.h: 1120: unsigned CLC2IE :1;
[; ;pic16f1503.h: 1121: };
[; ;pic16f1503.h: 1122: } PIE3bits_t;
[; ;pic16f1503.h: 1123: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1503.h: 1137: extern volatile unsigned char OPTION_REG @ 0x095;
"1139
[; ;pic16f1503.h: 1139: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1503.h: 1142: typedef union {
[; ;pic16f1503.h: 1143: struct {
[; ;pic16f1503.h: 1144: unsigned PS :3;
[; ;pic16f1503.h: 1145: unsigned PSA :1;
[; ;pic16f1503.h: 1146: unsigned TMR0SE :1;
[; ;pic16f1503.h: 1147: unsigned TMR0CS :1;
[; ;pic16f1503.h: 1148: unsigned INTEDG :1;
[; ;pic16f1503.h: 1149: unsigned nWPUEN :1;
[; ;pic16f1503.h: 1150: };
[; ;pic16f1503.h: 1151: struct {
[; ;pic16f1503.h: 1152: unsigned PS0 :1;
[; ;pic16f1503.h: 1153: unsigned PS1 :1;
[; ;pic16f1503.h: 1154: unsigned PS2 :1;
[; ;pic16f1503.h: 1155: unsigned :1;
[; ;pic16f1503.h: 1156: unsigned T0SE :1;
[; ;pic16f1503.h: 1157: unsigned T0CS :1;
[; ;pic16f1503.h: 1158: };
[; ;pic16f1503.h: 1159: } OPTION_REGbits_t;
[; ;pic16f1503.h: 1160: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1503.h: 1219: extern volatile unsigned char PCON @ 0x096;
"1221
[; ;pic16f1503.h: 1221: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1503.h: 1224: typedef union {
[; ;pic16f1503.h: 1225: struct {
[; ;pic16f1503.h: 1226: unsigned nBOR :1;
[; ;pic16f1503.h: 1227: unsigned nPOR :1;
[; ;pic16f1503.h: 1228: unsigned nRI :1;
[; ;pic16f1503.h: 1229: unsigned nRMCLR :1;
[; ;pic16f1503.h: 1230: unsigned nRWDT :1;
[; ;pic16f1503.h: 1231: unsigned :1;
[; ;pic16f1503.h: 1232: unsigned STKUNF :1;
[; ;pic16f1503.h: 1233: unsigned STKOVF :1;
[; ;pic16f1503.h: 1234: };
[; ;pic16f1503.h: 1235: } PCONbits_t;
[; ;pic16f1503.h: 1236: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1503.h: 1275: extern volatile unsigned char WDTCON @ 0x097;
"1277
[; ;pic16f1503.h: 1277: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1503.h: 1280: typedef union {
[; ;pic16f1503.h: 1281: struct {
[; ;pic16f1503.h: 1282: unsigned SWDTEN :1;
[; ;pic16f1503.h: 1283: unsigned WDTPS :5;
[; ;pic16f1503.h: 1284: };
[; ;pic16f1503.h: 1285: struct {
[; ;pic16f1503.h: 1286: unsigned :1;
[; ;pic16f1503.h: 1287: unsigned WDTPS0 :1;
[; ;pic16f1503.h: 1288: unsigned WDTPS1 :1;
[; ;pic16f1503.h: 1289: unsigned WDTPS2 :1;
[; ;pic16f1503.h: 1290: unsigned WDTPS3 :1;
[; ;pic16f1503.h: 1291: unsigned WDTPS4 :1;
[; ;pic16f1503.h: 1292: };
[; ;pic16f1503.h: 1293: } WDTCONbits_t;
[; ;pic16f1503.h: 1294: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1503.h: 1333: extern volatile unsigned char OSCCON @ 0x099;
"1335
[; ;pic16f1503.h: 1335: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1503.h: 1338: typedef union {
[; ;pic16f1503.h: 1339: struct {
[; ;pic16f1503.h: 1340: unsigned SCS :2;
[; ;pic16f1503.h: 1341: unsigned :1;
[; ;pic16f1503.h: 1342: unsigned IRCF :4;
[; ;pic16f1503.h: 1343: };
[; ;pic16f1503.h: 1344: struct {
[; ;pic16f1503.h: 1345: unsigned SCS0 :1;
[; ;pic16f1503.h: 1346: unsigned SCS1 :1;
[; ;pic16f1503.h: 1347: unsigned :1;
[; ;pic16f1503.h: 1348: unsigned IRCF0 :1;
[; ;pic16f1503.h: 1349: unsigned IRCF1 :1;
[; ;pic16f1503.h: 1350: unsigned IRCF2 :1;
[; ;pic16f1503.h: 1351: unsigned IRCF3 :1;
[; ;pic16f1503.h: 1352: };
[; ;pic16f1503.h: 1353: } OSCCONbits_t;
[; ;pic16f1503.h: 1354: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1503.h: 1398: extern volatile unsigned char OSCSTAT @ 0x09A;
"1400
[; ;pic16f1503.h: 1400: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1503.h: 1403: typedef union {
[; ;pic16f1503.h: 1404: struct {
[; ;pic16f1503.h: 1405: unsigned HFIOFS :1;
[; ;pic16f1503.h: 1406: unsigned LFIOFR :1;
[; ;pic16f1503.h: 1407: unsigned :2;
[; ;pic16f1503.h: 1408: unsigned HFIOFR :1;
[; ;pic16f1503.h: 1409: };
[; ;pic16f1503.h: 1410: } OSCSTATbits_t;
[; ;pic16f1503.h: 1411: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1503.h: 1430: extern volatile unsigned short ADRES @ 0x09B;
"1432
[; ;pic16f1503.h: 1432: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1503.h: 1436: extern volatile unsigned char ADRESL @ 0x09B;
"1438
[; ;pic16f1503.h: 1438: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1503.h: 1441: typedef union {
[; ;pic16f1503.h: 1442: struct {
[; ;pic16f1503.h: 1443: unsigned ADRESL :8;
[; ;pic16f1503.h: 1444: };
[; ;pic16f1503.h: 1445: } ADRESLbits_t;
[; ;pic16f1503.h: 1446: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1503.h: 1455: extern volatile unsigned char ADRESH @ 0x09C;
"1457
[; ;pic16f1503.h: 1457: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1503.h: 1460: typedef union {
[; ;pic16f1503.h: 1461: struct {
[; ;pic16f1503.h: 1462: unsigned ADRESH :8;
[; ;pic16f1503.h: 1463: };
[; ;pic16f1503.h: 1464: } ADRESHbits_t;
[; ;pic16f1503.h: 1465: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1503.h: 1474: extern volatile unsigned char ADCON0 @ 0x09D;
"1476
[; ;pic16f1503.h: 1476: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1503.h: 1479: typedef union {
[; ;pic16f1503.h: 1480: struct {
[; ;pic16f1503.h: 1481: unsigned ADON :1;
[; ;pic16f1503.h: 1482: unsigned GO_nDONE :1;
[; ;pic16f1503.h: 1483: unsigned CHS :5;
[; ;pic16f1503.h: 1484: };
[; ;pic16f1503.h: 1485: struct {
[; ;pic16f1503.h: 1486: unsigned :1;
[; ;pic16f1503.h: 1487: unsigned ADGO :1;
[; ;pic16f1503.h: 1488: unsigned CHS0 :1;
[; ;pic16f1503.h: 1489: unsigned CHS1 :1;
[; ;pic16f1503.h: 1490: unsigned CHS2 :1;
[; ;pic16f1503.h: 1491: unsigned CHS3 :1;
[; ;pic16f1503.h: 1492: unsigned CHS4 :1;
[; ;pic16f1503.h: 1493: };
[; ;pic16f1503.h: 1494: struct {
[; ;pic16f1503.h: 1495: unsigned :1;
[; ;pic16f1503.h: 1496: unsigned GO :1;
[; ;pic16f1503.h: 1497: };
[; ;pic16f1503.h: 1498: } ADCON0bits_t;
[; ;pic16f1503.h: 1499: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1503.h: 1553: extern volatile unsigned char ADCON1 @ 0x09E;
"1555
[; ;pic16f1503.h: 1555: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1503.h: 1558: typedef union {
[; ;pic16f1503.h: 1559: struct {
[; ;pic16f1503.h: 1560: unsigned ADPREF :2;
[; ;pic16f1503.h: 1561: unsigned :2;
[; ;pic16f1503.h: 1562: unsigned ADCS :3;
[; ;pic16f1503.h: 1563: unsigned ADFM :1;
[; ;pic16f1503.h: 1564: };
[; ;pic16f1503.h: 1565: struct {
[; ;pic16f1503.h: 1566: unsigned ADPREF0 :1;
[; ;pic16f1503.h: 1567: unsigned ADPREF1 :1;
[; ;pic16f1503.h: 1568: };
[; ;pic16f1503.h: 1569: } ADCON1bits_t;
[; ;pic16f1503.h: 1570: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1503.h: 1599: extern volatile unsigned char ADCON2 @ 0x09F;
"1601
[; ;pic16f1503.h: 1601: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1503.h: 1604: typedef union {
[; ;pic16f1503.h: 1605: struct {
[; ;pic16f1503.h: 1606: unsigned :4;
[; ;pic16f1503.h: 1607: unsigned TRIGSEL :4;
[; ;pic16f1503.h: 1608: };
[; ;pic16f1503.h: 1609: struct {
[; ;pic16f1503.h: 1610: unsigned :4;
[; ;pic16f1503.h: 1611: unsigned TRIGSEL0 :1;
[; ;pic16f1503.h: 1612: unsigned TRIGSEL1 :1;
[; ;pic16f1503.h: 1613: unsigned TRIGSEL2 :1;
[; ;pic16f1503.h: 1614: unsigned TRIGSEL3 :1;
[; ;pic16f1503.h: 1615: };
[; ;pic16f1503.h: 1616: } ADCON2bits_t;
[; ;pic16f1503.h: 1617: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1503.h: 1646: extern volatile unsigned char LATA @ 0x10C;
"1648
[; ;pic16f1503.h: 1648: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1503.h: 1651: typedef union {
[; ;pic16f1503.h: 1652: struct {
[; ;pic16f1503.h: 1653: unsigned LATA0 :1;
[; ;pic16f1503.h: 1654: unsigned LATA1 :1;
[; ;pic16f1503.h: 1655: unsigned LATA2 :1;
[; ;pic16f1503.h: 1656: unsigned :1;
[; ;pic16f1503.h: 1657: unsigned LATA4 :1;
[; ;pic16f1503.h: 1658: unsigned LATA5 :1;
[; ;pic16f1503.h: 1659: };
[; ;pic16f1503.h: 1660: } LATAbits_t;
[; ;pic16f1503.h: 1661: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1503.h: 1690: extern volatile unsigned char LATC @ 0x10E;
"1692
[; ;pic16f1503.h: 1692: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1503.h: 1695: typedef union {
[; ;pic16f1503.h: 1696: struct {
[; ;pic16f1503.h: 1697: unsigned LATC0 :1;
[; ;pic16f1503.h: 1698: unsigned LATC1 :1;
[; ;pic16f1503.h: 1699: unsigned LATC2 :1;
[; ;pic16f1503.h: 1700: unsigned LATC3 :1;
[; ;pic16f1503.h: 1701: unsigned LATC4 :1;
[; ;pic16f1503.h: 1702: unsigned LATC5 :1;
[; ;pic16f1503.h: 1703: };
[; ;pic16f1503.h: 1704: } LATCbits_t;
[; ;pic16f1503.h: 1705: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1503.h: 1739: extern volatile unsigned char CM1CON0 @ 0x111;
"1741
[; ;pic16f1503.h: 1741: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1503.h: 1744: typedef union {
[; ;pic16f1503.h: 1745: struct {
[; ;pic16f1503.h: 1746: unsigned C1SYNC :1;
[; ;pic16f1503.h: 1747: unsigned C1HYS :1;
[; ;pic16f1503.h: 1748: unsigned C1SP :1;
[; ;pic16f1503.h: 1749: unsigned :1;
[; ;pic16f1503.h: 1750: unsigned C1POL :1;
[; ;pic16f1503.h: 1751: unsigned C1OE :1;
[; ;pic16f1503.h: 1752: unsigned C1OUT :1;
[; ;pic16f1503.h: 1753: unsigned C1ON :1;
[; ;pic16f1503.h: 1754: };
[; ;pic16f1503.h: 1755: } CM1CON0bits_t;
[; ;pic16f1503.h: 1756: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1503.h: 1795: extern volatile unsigned char CM1CON1 @ 0x112;
"1797
[; ;pic16f1503.h: 1797: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1503.h: 1800: typedef union {
[; ;pic16f1503.h: 1801: struct {
[; ;pic16f1503.h: 1802: unsigned C1NCH :3;
[; ;pic16f1503.h: 1803: unsigned :1;
[; ;pic16f1503.h: 1804: unsigned C1PCH :2;
[; ;pic16f1503.h: 1805: unsigned C1INTN :1;
[; ;pic16f1503.h: 1806: unsigned C1INTP :1;
[; ;pic16f1503.h: 1807: };
[; ;pic16f1503.h: 1808: struct {
[; ;pic16f1503.h: 1809: unsigned C1NCH0 :1;
[; ;pic16f1503.h: 1810: unsigned C1NCH1 :1;
[; ;pic16f1503.h: 1811: unsigned C1NCH2 :1;
[; ;pic16f1503.h: 1812: unsigned :1;
[; ;pic16f1503.h: 1813: unsigned C1PCH0 :1;
[; ;pic16f1503.h: 1814: unsigned C1PCH1 :1;
[; ;pic16f1503.h: 1815: };
[; ;pic16f1503.h: 1816: } CM1CON1bits_t;
[; ;pic16f1503.h: 1817: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1503.h: 1866: extern volatile unsigned char CM2CON0 @ 0x113;
"1868
[; ;pic16f1503.h: 1868: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1503.h: 1871: typedef union {
[; ;pic16f1503.h: 1872: struct {
[; ;pic16f1503.h: 1873: unsigned C2SYNC :1;
[; ;pic16f1503.h: 1874: unsigned C2HYS :1;
[; ;pic16f1503.h: 1875: unsigned C2SP :1;
[; ;pic16f1503.h: 1876: unsigned :1;
[; ;pic16f1503.h: 1877: unsigned C2POL :1;
[; ;pic16f1503.h: 1878: unsigned C2OE :1;
[; ;pic16f1503.h: 1879: unsigned C2OUT :1;
[; ;pic16f1503.h: 1880: unsigned C2ON :1;
[; ;pic16f1503.h: 1881: };
[; ;pic16f1503.h: 1882: } CM2CON0bits_t;
[; ;pic16f1503.h: 1883: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1503.h: 1922: extern volatile unsigned char CM2CON1 @ 0x114;
"1924
[; ;pic16f1503.h: 1924: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1503.h: 1927: typedef union {
[; ;pic16f1503.h: 1928: struct {
[; ;pic16f1503.h: 1929: unsigned C2NCH :3;
[; ;pic16f1503.h: 1930: unsigned :1;
[; ;pic16f1503.h: 1931: unsigned C2PCH :2;
[; ;pic16f1503.h: 1932: unsigned C2INTN :1;
[; ;pic16f1503.h: 1933: unsigned C2INTP :1;
[; ;pic16f1503.h: 1934: };
[; ;pic16f1503.h: 1935: struct {
[; ;pic16f1503.h: 1936: unsigned C2NCH0 :1;
[; ;pic16f1503.h: 1937: unsigned C2NCH1 :1;
[; ;pic16f1503.h: 1938: unsigned C2NCH2 :1;
[; ;pic16f1503.h: 1939: unsigned :1;
[; ;pic16f1503.h: 1940: unsigned C2PCH0 :1;
[; ;pic16f1503.h: 1941: unsigned C2PCH1 :1;
[; ;pic16f1503.h: 1942: };
[; ;pic16f1503.h: 1943: } CM2CON1bits_t;
[; ;pic16f1503.h: 1944: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1503.h: 1993: extern volatile unsigned char CMOUT @ 0x115;
"1995
[; ;pic16f1503.h: 1995: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1503.h: 1998: typedef union {
[; ;pic16f1503.h: 1999: struct {
[; ;pic16f1503.h: 2000: unsigned MC1OUT :1;
[; ;pic16f1503.h: 2001: unsigned MC2OUT :1;
[; ;pic16f1503.h: 2002: };
[; ;pic16f1503.h: 2003: } CMOUTbits_t;
[; ;pic16f1503.h: 2004: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1503.h: 2018: extern volatile unsigned char BORCON @ 0x116;
"2020
[; ;pic16f1503.h: 2020: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1503.h: 2023: typedef union {
[; ;pic16f1503.h: 2024: struct {
[; ;pic16f1503.h: 2025: unsigned BORRDY :1;
[; ;pic16f1503.h: 2026: unsigned :5;
[; ;pic16f1503.h: 2027: unsigned BORFS :1;
[; ;pic16f1503.h: 2028: unsigned SBOREN :1;
[; ;pic16f1503.h: 2029: };
[; ;pic16f1503.h: 2030: } BORCONbits_t;
[; ;pic16f1503.h: 2031: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1503.h: 2050: extern volatile unsigned char FVRCON @ 0x117;
"2052
[; ;pic16f1503.h: 2052: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1503.h: 2055: typedef union {
[; ;pic16f1503.h: 2056: struct {
[; ;pic16f1503.h: 2057: unsigned ADFVR :2;
[; ;pic16f1503.h: 2058: unsigned CDAFVR :2;
[; ;pic16f1503.h: 2059: unsigned TSRNG :1;
[; ;pic16f1503.h: 2060: unsigned TSEN :1;
[; ;pic16f1503.h: 2061: unsigned FVRRDY :1;
[; ;pic16f1503.h: 2062: unsigned FVREN :1;
[; ;pic16f1503.h: 2063: };
[; ;pic16f1503.h: 2064: struct {
[; ;pic16f1503.h: 2065: unsigned ADFVR0 :1;
[; ;pic16f1503.h: 2066: unsigned ADFVR1 :1;
[; ;pic16f1503.h: 2067: unsigned CDAFVR0 :1;
[; ;pic16f1503.h: 2068: unsigned CDAFVR1 :1;
[; ;pic16f1503.h: 2069: };
[; ;pic16f1503.h: 2070: } FVRCONbits_t;
[; ;pic16f1503.h: 2071: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1503.h: 2125: extern volatile unsigned char DACCON0 @ 0x118;
"2127
[; ;pic16f1503.h: 2127: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1503.h: 2130: typedef union {
[; ;pic16f1503.h: 2131: struct {
[; ;pic16f1503.h: 2132: unsigned :2;
[; ;pic16f1503.h: 2133: unsigned DACPSS :1;
[; ;pic16f1503.h: 2134: unsigned :1;
[; ;pic16f1503.h: 2135: unsigned DACOE2 :1;
[; ;pic16f1503.h: 2136: unsigned DACOE1 :1;
[; ;pic16f1503.h: 2137: unsigned :1;
[; ;pic16f1503.h: 2138: unsigned DACEN :1;
[; ;pic16f1503.h: 2139: };
[; ;pic16f1503.h: 2140: } DACCON0bits_t;
[; ;pic16f1503.h: 2141: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1503.h: 2165: extern volatile unsigned char DACCON1 @ 0x119;
"2167
[; ;pic16f1503.h: 2167: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1503.h: 2170: typedef union {
[; ;pic16f1503.h: 2171: struct {
[; ;pic16f1503.h: 2172: unsigned DACR :5;
[; ;pic16f1503.h: 2173: };
[; ;pic16f1503.h: 2174: struct {
[; ;pic16f1503.h: 2175: unsigned DACR0 :1;
[; ;pic16f1503.h: 2176: unsigned DACR1 :1;
[; ;pic16f1503.h: 2177: unsigned DACR2 :1;
[; ;pic16f1503.h: 2178: unsigned DACR3 :1;
[; ;pic16f1503.h: 2179: unsigned DACR4 :1;
[; ;pic16f1503.h: 2180: };
[; ;pic16f1503.h: 2181: } DACCON1bits_t;
[; ;pic16f1503.h: 2182: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1503.h: 2216: extern volatile unsigned char APFCON @ 0x11D;
"2218
[; ;pic16f1503.h: 2218: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1503.h: 2221: typedef union {
[; ;pic16f1503.h: 2222: struct {
[; ;pic16f1503.h: 2223: unsigned NCO1SEL :1;
[; ;pic16f1503.h: 2224: unsigned CLC1SEL :1;
[; ;pic16f1503.h: 2225: unsigned :1;
[; ;pic16f1503.h: 2226: unsigned T1GSEL :1;
[; ;pic16f1503.h: 2227: unsigned SSSEL :1;
[; ;pic16f1503.h: 2228: unsigned SDOSEL :1;
[; ;pic16f1503.h: 2229: };
[; ;pic16f1503.h: 2230: } APFCONbits_t;
[; ;pic16f1503.h: 2231: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1503.h: 2260: extern volatile unsigned char ANSELA @ 0x18C;
"2262
[; ;pic16f1503.h: 2262: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1503.h: 2265: typedef union {
[; ;pic16f1503.h: 2266: struct {
[; ;pic16f1503.h: 2267: unsigned ANSA0 :1;
[; ;pic16f1503.h: 2268: unsigned ANSA1 :1;
[; ;pic16f1503.h: 2269: unsigned ANSA2 :1;
[; ;pic16f1503.h: 2270: unsigned :1;
[; ;pic16f1503.h: 2271: unsigned ANSA4 :1;
[; ;pic16f1503.h: 2272: };
[; ;pic16f1503.h: 2273: struct {
[; ;pic16f1503.h: 2274: unsigned ANSELA :6;
[; ;pic16f1503.h: 2275: };
[; ;pic16f1503.h: 2276: } ANSELAbits_t;
[; ;pic16f1503.h: 2277: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1503.h: 2306: extern volatile unsigned char ANSELC @ 0x18E;
"2308
[; ;pic16f1503.h: 2308: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1503.h: 2311: typedef union {
[; ;pic16f1503.h: 2312: struct {
[; ;pic16f1503.h: 2313: unsigned ANSC0 :1;
[; ;pic16f1503.h: 2314: unsigned ANSC1 :1;
[; ;pic16f1503.h: 2315: unsigned ANSC2 :1;
[; ;pic16f1503.h: 2316: unsigned ANSC3 :1;
[; ;pic16f1503.h: 2317: };
[; ;pic16f1503.h: 2318: struct {
[; ;pic16f1503.h: 2319: unsigned ANSELC :8;
[; ;pic16f1503.h: 2320: };
[; ;pic16f1503.h: 2321: } ANSELCbits_t;
[; ;pic16f1503.h: 2322: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1503.h: 2351: extern volatile unsigned short PMADR @ 0x191;
"2353
[; ;pic16f1503.h: 2353: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1503.h: 2357: extern volatile unsigned char PMADRL @ 0x191;
"2359
[; ;pic16f1503.h: 2359: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1503.h: 2362: typedef union {
[; ;pic16f1503.h: 2363: struct {
[; ;pic16f1503.h: 2364: unsigned PMADRL :8;
[; ;pic16f1503.h: 2365: };
[; ;pic16f1503.h: 2366: } PMADRLbits_t;
[; ;pic16f1503.h: 2367: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1503.h: 2376: extern volatile unsigned char PMADRH @ 0x192;
"2378
[; ;pic16f1503.h: 2378: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1503.h: 2381: typedef union {
[; ;pic16f1503.h: 2382: struct {
[; ;pic16f1503.h: 2383: unsigned PMADRH :7;
[; ;pic16f1503.h: 2384: };
[; ;pic16f1503.h: 2385: } PMADRHbits_t;
[; ;pic16f1503.h: 2386: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1503.h: 2395: extern volatile unsigned short PMDAT @ 0x193;
"2397
[; ;pic16f1503.h: 2397: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1503.h: 2401: extern volatile unsigned char PMDATL @ 0x193;
"2403
[; ;pic16f1503.h: 2403: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1503.h: 2406: typedef union {
[; ;pic16f1503.h: 2407: struct {
[; ;pic16f1503.h: 2408: unsigned PMDATL :8;
[; ;pic16f1503.h: 2409: };
[; ;pic16f1503.h: 2410: } PMDATLbits_t;
[; ;pic16f1503.h: 2411: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1503.h: 2420: extern volatile unsigned char PMDATH @ 0x194;
"2422
[; ;pic16f1503.h: 2422: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1503.h: 2425: typedef union {
[; ;pic16f1503.h: 2426: struct {
[; ;pic16f1503.h: 2427: unsigned PMDATH :6;
[; ;pic16f1503.h: 2428: };
[; ;pic16f1503.h: 2429: } PMDATHbits_t;
[; ;pic16f1503.h: 2430: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1503.h: 2439: extern volatile unsigned char PMCON1 @ 0x195;
"2441
[; ;pic16f1503.h: 2441: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1503.h: 2444: typedef union {
[; ;pic16f1503.h: 2445: struct {
[; ;pic16f1503.h: 2446: unsigned RD :1;
[; ;pic16f1503.h: 2447: unsigned WR :1;
[; ;pic16f1503.h: 2448: unsigned WREN :1;
[; ;pic16f1503.h: 2449: unsigned WRERR :1;
[; ;pic16f1503.h: 2450: unsigned FREE :1;
[; ;pic16f1503.h: 2451: unsigned LWLO :1;
[; ;pic16f1503.h: 2452: unsigned CFGS :1;
[; ;pic16f1503.h: 2453: };
[; ;pic16f1503.h: 2454: } PMCON1bits_t;
[; ;pic16f1503.h: 2455: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1503.h: 2494: extern volatile unsigned char PMCON2 @ 0x196;
"2496
[; ;pic16f1503.h: 2496: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1503.h: 2499: typedef union {
[; ;pic16f1503.h: 2500: struct {
[; ;pic16f1503.h: 2501: unsigned PMCON2 :8;
[; ;pic16f1503.h: 2502: };
[; ;pic16f1503.h: 2503: } PMCON2bits_t;
[; ;pic16f1503.h: 2504: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1503.h: 2513: extern volatile unsigned char VREGCON @ 0x197;
"2515
[; ;pic16f1503.h: 2515: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1503.h: 2518: typedef union {
[; ;pic16f1503.h: 2519: struct {
[; ;pic16f1503.h: 2520: unsigned :1;
[; ;pic16f1503.h: 2521: unsigned VREGPM :1;
[; ;pic16f1503.h: 2522: };
[; ;pic16f1503.h: 2523: } VREGCONbits_t;
[; ;pic16f1503.h: 2524: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1503.h: 2533: extern volatile unsigned char WPUA @ 0x20C;
"2535
[; ;pic16f1503.h: 2535: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1503.h: 2538: typedef union {
[; ;pic16f1503.h: 2539: struct {
[; ;pic16f1503.h: 2540: unsigned WPUA0 :1;
[; ;pic16f1503.h: 2541: unsigned WPUA1 :1;
[; ;pic16f1503.h: 2542: unsigned WPUA2 :1;
[; ;pic16f1503.h: 2543: unsigned WPUA3 :1;
[; ;pic16f1503.h: 2544: unsigned WPUA4 :1;
[; ;pic16f1503.h: 2545: unsigned WPUA5 :1;
[; ;pic16f1503.h: 2546: };
[; ;pic16f1503.h: 2547: struct {
[; ;pic16f1503.h: 2548: unsigned WPUA :6;
[; ;pic16f1503.h: 2549: };
[; ;pic16f1503.h: 2550: } WPUAbits_t;
[; ;pic16f1503.h: 2551: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1503.h: 2590: extern volatile unsigned char SSP1BUF @ 0x211;
"2592
[; ;pic16f1503.h: 2592: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1503.h: 2595: extern volatile unsigned char SSPBUF @ 0x211;
"2597
[; ;pic16f1503.h: 2597: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1503.h: 2600: typedef union {
[; ;pic16f1503.h: 2601: struct {
[; ;pic16f1503.h: 2602: unsigned SSPBUF :8;
[; ;pic16f1503.h: 2603: };
[; ;pic16f1503.h: 2604: } SSP1BUFbits_t;
[; ;pic16f1503.h: 2605: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1503.h: 2613: typedef union {
[; ;pic16f1503.h: 2614: struct {
[; ;pic16f1503.h: 2615: unsigned SSPBUF :8;
[; ;pic16f1503.h: 2616: };
[; ;pic16f1503.h: 2617: } SSPBUFbits_t;
[; ;pic16f1503.h: 2618: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1503.h: 2627: extern volatile unsigned char SSP1ADD @ 0x212;
"2629
[; ;pic16f1503.h: 2629: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1503.h: 2632: extern volatile unsigned char SSPADD @ 0x212;
"2634
[; ;pic16f1503.h: 2634: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1503.h: 2637: typedef union {
[; ;pic16f1503.h: 2638: struct {
[; ;pic16f1503.h: 2639: unsigned ADD :8;
[; ;pic16f1503.h: 2640: };
[; ;pic16f1503.h: 2641: } SSP1ADDbits_t;
[; ;pic16f1503.h: 2642: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1503.h: 2650: typedef union {
[; ;pic16f1503.h: 2651: struct {
[; ;pic16f1503.h: 2652: unsigned ADD :8;
[; ;pic16f1503.h: 2653: };
[; ;pic16f1503.h: 2654: } SSPADDbits_t;
[; ;pic16f1503.h: 2655: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1503.h: 2664: extern volatile unsigned char SSP1MSK @ 0x213;
"2666
[; ;pic16f1503.h: 2666: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1503.h: 2669: extern volatile unsigned char SSPMSK @ 0x213;
"2671
[; ;pic16f1503.h: 2671: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1503.h: 2674: typedef union {
[; ;pic16f1503.h: 2675: struct {
[; ;pic16f1503.h: 2676: unsigned MSK :8;
[; ;pic16f1503.h: 2677: };
[; ;pic16f1503.h: 2678: } SSP1MSKbits_t;
[; ;pic16f1503.h: 2679: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1503.h: 2687: typedef union {
[; ;pic16f1503.h: 2688: struct {
[; ;pic16f1503.h: 2689: unsigned MSK :8;
[; ;pic16f1503.h: 2690: };
[; ;pic16f1503.h: 2691: } SSPMSKbits_t;
[; ;pic16f1503.h: 2692: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1503.h: 2701: extern volatile unsigned char SSP1STAT @ 0x214;
"2703
[; ;pic16f1503.h: 2703: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1503.h: 2706: extern volatile unsigned char SSPSTAT @ 0x214;
"2708
[; ;pic16f1503.h: 2708: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1503.h: 2711: typedef union {
[; ;pic16f1503.h: 2712: struct {
[; ;pic16f1503.h: 2713: unsigned BF :1;
[; ;pic16f1503.h: 2714: unsigned UA :1;
[; ;pic16f1503.h: 2715: unsigned R_nW :1;
[; ;pic16f1503.h: 2716: unsigned S :1;
[; ;pic16f1503.h: 2717: unsigned P :1;
[; ;pic16f1503.h: 2718: unsigned D_nA :1;
[; ;pic16f1503.h: 2719: unsigned CKE :1;
[; ;pic16f1503.h: 2720: unsigned SMP :1;
[; ;pic16f1503.h: 2721: };
[; ;pic16f1503.h: 2722: } SSP1STATbits_t;
[; ;pic16f1503.h: 2723: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1503.h: 2766: typedef union {
[; ;pic16f1503.h: 2767: struct {
[; ;pic16f1503.h: 2768: unsigned BF :1;
[; ;pic16f1503.h: 2769: unsigned UA :1;
[; ;pic16f1503.h: 2770: unsigned R_nW :1;
[; ;pic16f1503.h: 2771: unsigned S :1;
[; ;pic16f1503.h: 2772: unsigned P :1;
[; ;pic16f1503.h: 2773: unsigned D_nA :1;
[; ;pic16f1503.h: 2774: unsigned CKE :1;
[; ;pic16f1503.h: 2775: unsigned SMP :1;
[; ;pic16f1503.h: 2776: };
[; ;pic16f1503.h: 2777: } SSPSTATbits_t;
[; ;pic16f1503.h: 2778: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1503.h: 2822: extern volatile unsigned char SSP1CON1 @ 0x215;
"2824
[; ;pic16f1503.h: 2824: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1503.h: 2827: extern volatile unsigned char SSPCON @ 0x215;
"2829
[; ;pic16f1503.h: 2829: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1503.h: 2831: extern volatile unsigned char SSPCON1 @ 0x215;
"2833
[; ;pic16f1503.h: 2833: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1503.h: 2836: typedef union {
[; ;pic16f1503.h: 2837: struct {
[; ;pic16f1503.h: 2838: unsigned SSPM0 :1;
[; ;pic16f1503.h: 2839: unsigned SSPM1 :1;
[; ;pic16f1503.h: 2840: unsigned SSPM2 :1;
[; ;pic16f1503.h: 2841: unsigned SSPM3 :1;
[; ;pic16f1503.h: 2842: unsigned CKP :1;
[; ;pic16f1503.h: 2843: unsigned SSPEN :1;
[; ;pic16f1503.h: 2844: unsigned SSPOV :1;
[; ;pic16f1503.h: 2845: unsigned WCOL :1;
[; ;pic16f1503.h: 2846: };
[; ;pic16f1503.h: 2847: struct {
[; ;pic16f1503.h: 2848: unsigned SSPM :4;
[; ;pic16f1503.h: 2849: };
[; ;pic16f1503.h: 2850: } SSP1CON1bits_t;
[; ;pic16f1503.h: 2851: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1503.h: 2899: typedef union {
[; ;pic16f1503.h: 2900: struct {
[; ;pic16f1503.h: 2901: unsigned SSPM0 :1;
[; ;pic16f1503.h: 2902: unsigned SSPM1 :1;
[; ;pic16f1503.h: 2903: unsigned SSPM2 :1;
[; ;pic16f1503.h: 2904: unsigned SSPM3 :1;
[; ;pic16f1503.h: 2905: unsigned CKP :1;
[; ;pic16f1503.h: 2906: unsigned SSPEN :1;
[; ;pic16f1503.h: 2907: unsigned SSPOV :1;
[; ;pic16f1503.h: 2908: unsigned WCOL :1;
[; ;pic16f1503.h: 2909: };
[; ;pic16f1503.h: 2910: struct {
[; ;pic16f1503.h: 2911: unsigned SSPM :4;
[; ;pic16f1503.h: 2912: };
[; ;pic16f1503.h: 2913: } SSPCONbits_t;
[; ;pic16f1503.h: 2914: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1503.h: 2961: typedef union {
[; ;pic16f1503.h: 2962: struct {
[; ;pic16f1503.h: 2963: unsigned SSPM0 :1;
[; ;pic16f1503.h: 2964: unsigned SSPM1 :1;
[; ;pic16f1503.h: 2965: unsigned SSPM2 :1;
[; ;pic16f1503.h: 2966: unsigned SSPM3 :1;
[; ;pic16f1503.h: 2967: unsigned CKP :1;
[; ;pic16f1503.h: 2968: unsigned SSPEN :1;
[; ;pic16f1503.h: 2969: unsigned SSPOV :1;
[; ;pic16f1503.h: 2970: unsigned WCOL :1;
[; ;pic16f1503.h: 2971: };
[; ;pic16f1503.h: 2972: struct {
[; ;pic16f1503.h: 2973: unsigned SSPM :4;
[; ;pic16f1503.h: 2974: };
[; ;pic16f1503.h: 2975: } SSPCON1bits_t;
[; ;pic16f1503.h: 2976: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1503.h: 3025: extern volatile unsigned char SSP1CON2 @ 0x216;
"3027
[; ;pic16f1503.h: 3027: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1503.h: 3030: extern volatile unsigned char SSPCON2 @ 0x216;
"3032
[; ;pic16f1503.h: 3032: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1503.h: 3035: typedef union {
[; ;pic16f1503.h: 3036: struct {
[; ;pic16f1503.h: 3037: unsigned SEN :1;
[; ;pic16f1503.h: 3038: unsigned RSEN :1;
[; ;pic16f1503.h: 3039: unsigned PEN :1;
[; ;pic16f1503.h: 3040: unsigned RCEN :1;
[; ;pic16f1503.h: 3041: unsigned ACKEN :1;
[; ;pic16f1503.h: 3042: unsigned ACKDT :1;
[; ;pic16f1503.h: 3043: unsigned ACKSTAT :1;
[; ;pic16f1503.h: 3044: unsigned GCEN :1;
[; ;pic16f1503.h: 3045: };
[; ;pic16f1503.h: 3046: } SSP1CON2bits_t;
[; ;pic16f1503.h: 3047: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1503.h: 3090: typedef union {
[; ;pic16f1503.h: 3091: struct {
[; ;pic16f1503.h: 3092: unsigned SEN :1;
[; ;pic16f1503.h: 3093: unsigned RSEN :1;
[; ;pic16f1503.h: 3094: unsigned PEN :1;
[; ;pic16f1503.h: 3095: unsigned RCEN :1;
[; ;pic16f1503.h: 3096: unsigned ACKEN :1;
[; ;pic16f1503.h: 3097: unsigned ACKDT :1;
[; ;pic16f1503.h: 3098: unsigned ACKSTAT :1;
[; ;pic16f1503.h: 3099: unsigned GCEN :1;
[; ;pic16f1503.h: 3100: };
[; ;pic16f1503.h: 3101: } SSPCON2bits_t;
[; ;pic16f1503.h: 3102: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1503.h: 3146: extern volatile unsigned char SSP1CON3 @ 0x217;
"3148
[; ;pic16f1503.h: 3148: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1503.h: 3151: extern volatile unsigned char SSPCON3 @ 0x217;
"3153
[; ;pic16f1503.h: 3153: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1503.h: 3156: typedef union {
[; ;pic16f1503.h: 3157: struct {
[; ;pic16f1503.h: 3158: unsigned DHEN :1;
[; ;pic16f1503.h: 3159: unsigned AHEN :1;
[; ;pic16f1503.h: 3160: unsigned SBCDE :1;
[; ;pic16f1503.h: 3161: unsigned SDAHT :1;
[; ;pic16f1503.h: 3162: unsigned BOEN :1;
[; ;pic16f1503.h: 3163: unsigned SCIE :1;
[; ;pic16f1503.h: 3164: unsigned PCIE :1;
[; ;pic16f1503.h: 3165: unsigned ACKTIM :1;
[; ;pic16f1503.h: 3166: };
[; ;pic16f1503.h: 3167: } SSP1CON3bits_t;
[; ;pic16f1503.h: 3168: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1503.h: 3211: typedef union {
[; ;pic16f1503.h: 3212: struct {
[; ;pic16f1503.h: 3213: unsigned DHEN :1;
[; ;pic16f1503.h: 3214: unsigned AHEN :1;
[; ;pic16f1503.h: 3215: unsigned SBCDE :1;
[; ;pic16f1503.h: 3216: unsigned SDAHT :1;
[; ;pic16f1503.h: 3217: unsigned BOEN :1;
[; ;pic16f1503.h: 3218: unsigned SCIE :1;
[; ;pic16f1503.h: 3219: unsigned PCIE :1;
[; ;pic16f1503.h: 3220: unsigned ACKTIM :1;
[; ;pic16f1503.h: 3221: };
[; ;pic16f1503.h: 3222: } SSPCON3bits_t;
[; ;pic16f1503.h: 3223: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1503.h: 3267: extern volatile unsigned char IOCAP @ 0x391;
"3269
[; ;pic16f1503.h: 3269: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1503.h: 3272: typedef union {
[; ;pic16f1503.h: 3273: struct {
[; ;pic16f1503.h: 3274: unsigned IOCAP0 :1;
[; ;pic16f1503.h: 3275: unsigned IOCAP1 :1;
[; ;pic16f1503.h: 3276: unsigned IOCAP2 :1;
[; ;pic16f1503.h: 3277: unsigned IOCAP3 :1;
[; ;pic16f1503.h: 3278: unsigned IOCAP4 :1;
[; ;pic16f1503.h: 3279: unsigned IOCAP5 :1;
[; ;pic16f1503.h: 3280: };
[; ;pic16f1503.h: 3281: struct {
[; ;pic16f1503.h: 3282: unsigned IOCAP :6;
[; ;pic16f1503.h: 3283: };
[; ;pic16f1503.h: 3284: } IOCAPbits_t;
[; ;pic16f1503.h: 3285: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1503.h: 3324: extern volatile unsigned char IOCAN @ 0x392;
"3326
[; ;pic16f1503.h: 3326: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1503.h: 3329: typedef union {
[; ;pic16f1503.h: 3330: struct {
[; ;pic16f1503.h: 3331: unsigned IOCAN0 :1;
[; ;pic16f1503.h: 3332: unsigned IOCAN1 :1;
[; ;pic16f1503.h: 3333: unsigned IOCAN2 :1;
[; ;pic16f1503.h: 3334: unsigned IOCAN3 :1;
[; ;pic16f1503.h: 3335: unsigned IOCAN4 :1;
[; ;pic16f1503.h: 3336: unsigned IOCAN5 :1;
[; ;pic16f1503.h: 3337: };
[; ;pic16f1503.h: 3338: struct {
[; ;pic16f1503.h: 3339: unsigned IOCAN :6;
[; ;pic16f1503.h: 3340: };
[; ;pic16f1503.h: 3341: } IOCANbits_t;
[; ;pic16f1503.h: 3342: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1503.h: 3381: extern volatile unsigned char IOCAF @ 0x393;
"3383
[; ;pic16f1503.h: 3383: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1503.h: 3386: typedef union {
[; ;pic16f1503.h: 3387: struct {
[; ;pic16f1503.h: 3388: unsigned IOCAF0 :1;
[; ;pic16f1503.h: 3389: unsigned IOCAF1 :1;
[; ;pic16f1503.h: 3390: unsigned IOCAF2 :1;
[; ;pic16f1503.h: 3391: unsigned IOCAF3 :1;
[; ;pic16f1503.h: 3392: unsigned IOCAF4 :1;
[; ;pic16f1503.h: 3393: unsigned IOCAF5 :1;
[; ;pic16f1503.h: 3394: };
[; ;pic16f1503.h: 3395: struct {
[; ;pic16f1503.h: 3396: unsigned IOCAF :6;
[; ;pic16f1503.h: 3397: };
[; ;pic16f1503.h: 3398: } IOCAFbits_t;
[; ;pic16f1503.h: 3399: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1503.h: 3439: extern volatile unsigned short long NCO1ACC @ 0x498;
"3442
[; ;pic16f1503.h: 3442: asm("NCO1ACC equ 0498h");
[; <" NCO1ACC equ 0498h ;# ">
[; ;pic16f1503.h: 3446: extern volatile unsigned char NCO1ACCL @ 0x498;
"3448
[; ;pic16f1503.h: 3448: asm("NCO1ACCL equ 0498h");
[; <" NCO1ACCL equ 0498h ;# ">
[; ;pic16f1503.h: 3451: typedef union {
[; ;pic16f1503.h: 3452: struct {
[; ;pic16f1503.h: 3453: unsigned NCO1ACC0 :1;
[; ;pic16f1503.h: 3454: unsigned NCO1ACC1 :1;
[; ;pic16f1503.h: 3455: unsigned NCO1ACC2 :1;
[; ;pic16f1503.h: 3456: unsigned NCO1ACC3 :1;
[; ;pic16f1503.h: 3457: unsigned NCO1ACC4 :1;
[; ;pic16f1503.h: 3458: unsigned NCO1ACC5 :1;
[; ;pic16f1503.h: 3459: unsigned NCO1ACC6 :1;
[; ;pic16f1503.h: 3460: unsigned NCO1ACC7 :1;
[; ;pic16f1503.h: 3461: };
[; ;pic16f1503.h: 3462: struct {
[; ;pic16f1503.h: 3463: unsigned NCO1ACC :8;
[; ;pic16f1503.h: 3464: };
[; ;pic16f1503.h: 3465: } NCO1ACCLbits_t;
[; ;pic16f1503.h: 3466: extern volatile NCO1ACCLbits_t NCO1ACCLbits @ 0x498;
[; ;pic16f1503.h: 3515: extern volatile unsigned char NCO1ACCH @ 0x499;
"3517
[; ;pic16f1503.h: 3517: asm("NCO1ACCH equ 0499h");
[; <" NCO1ACCH equ 0499h ;# ">
[; ;pic16f1503.h: 3520: typedef union {
[; ;pic16f1503.h: 3521: struct {
[; ;pic16f1503.h: 3522: unsigned NCO1ACC8 :1;
[; ;pic16f1503.h: 3523: unsigned NCO1ACC9 :1;
[; ;pic16f1503.h: 3524: unsigned NCO1ACC10 :1;
[; ;pic16f1503.h: 3525: unsigned NCO1ACC11 :1;
[; ;pic16f1503.h: 3526: unsigned NCO1ACC12 :1;
[; ;pic16f1503.h: 3527: unsigned NCO1ACC13 :1;
[; ;pic16f1503.h: 3528: unsigned NCO1ACC14 :1;
[; ;pic16f1503.h: 3529: unsigned NCO1ACC15 :1;
[; ;pic16f1503.h: 3530: };
[; ;pic16f1503.h: 3531: struct {
[; ;pic16f1503.h: 3532: unsigned NCO1ACC :8;
[; ;pic16f1503.h: 3533: };
[; ;pic16f1503.h: 3534: } NCO1ACCHbits_t;
[; ;pic16f1503.h: 3535: extern volatile NCO1ACCHbits_t NCO1ACCHbits @ 0x499;
[; ;pic16f1503.h: 3584: extern volatile unsigned char NCO1ACCU @ 0x49A;
"3586
[; ;pic16f1503.h: 3586: asm("NCO1ACCU equ 049Ah");
[; <" NCO1ACCU equ 049Ah ;# ">
[; ;pic16f1503.h: 3589: typedef union {
[; ;pic16f1503.h: 3590: struct {
[; ;pic16f1503.h: 3591: unsigned NCO1ACC16 :1;
[; ;pic16f1503.h: 3592: unsigned NCO1ACC17 :1;
[; ;pic16f1503.h: 3593: unsigned NCO1ACC18 :1;
[; ;pic16f1503.h: 3594: unsigned NCO1ACC19 :1;
[; ;pic16f1503.h: 3595: };
[; ;pic16f1503.h: 3596: struct {
[; ;pic16f1503.h: 3597: unsigned NCO1ACC :8;
[; ;pic16f1503.h: 3598: };
[; ;pic16f1503.h: 3599: } NCO1ACCUbits_t;
[; ;pic16f1503.h: 3600: extern volatile NCO1ACCUbits_t NCO1ACCUbits @ 0x49A;
[; ;pic16f1503.h: 3630: extern volatile unsigned short long NCO1INC @ 0x49B;
"3633
[; ;pic16f1503.h: 3633: asm("NCO1INC equ 049Bh");
[; <" NCO1INC equ 049Bh ;# ">
[; ;pic16f1503.h: 3637: extern volatile unsigned char NCO1INCL @ 0x49B;
"3639
[; ;pic16f1503.h: 3639: asm("NCO1INCL equ 049Bh");
[; <" NCO1INCL equ 049Bh ;# ">
[; ;pic16f1503.h: 3642: typedef union {
[; ;pic16f1503.h: 3643: struct {
[; ;pic16f1503.h: 3644: unsigned NCO1INC0 :1;
[; ;pic16f1503.h: 3645: unsigned NCO1INC1 :1;
[; ;pic16f1503.h: 3646: unsigned NCO1INC2 :1;
[; ;pic16f1503.h: 3647: unsigned NCO1INC3 :1;
[; ;pic16f1503.h: 3648: unsigned NCO1INC4 :1;
[; ;pic16f1503.h: 3649: unsigned NCO1INC5 :1;
[; ;pic16f1503.h: 3650: unsigned NCO1INC6 :1;
[; ;pic16f1503.h: 3651: unsigned NCO1INC7 :1;
[; ;pic16f1503.h: 3652: };
[; ;pic16f1503.h: 3653: struct {
[; ;pic16f1503.h: 3654: unsigned NCO1INC :8;
[; ;pic16f1503.h: 3655: };
[; ;pic16f1503.h: 3656: } NCO1INCLbits_t;
[; ;pic16f1503.h: 3657: extern volatile NCO1INCLbits_t NCO1INCLbits @ 0x49B;
[; ;pic16f1503.h: 3706: extern volatile unsigned char NCO1INCH @ 0x49C;
"3708
[; ;pic16f1503.h: 3708: asm("NCO1INCH equ 049Ch");
[; <" NCO1INCH equ 049Ch ;# ">
[; ;pic16f1503.h: 3711: typedef union {
[; ;pic16f1503.h: 3712: struct {
[; ;pic16f1503.h: 3713: unsigned NCO1INC8 :1;
[; ;pic16f1503.h: 3714: unsigned NCO1INC9 :1;
[; ;pic16f1503.h: 3715: unsigned NCO1INC10 :1;
[; ;pic16f1503.h: 3716: unsigned NCO1INC11 :1;
[; ;pic16f1503.h: 3717: unsigned NCO1INC12 :1;
[; ;pic16f1503.h: 3718: unsigned NCO1INC13 :1;
[; ;pic16f1503.h: 3719: unsigned NCO1INC14 :1;
[; ;pic16f1503.h: 3720: unsigned NCO1INC15 :1;
[; ;pic16f1503.h: 3721: };
[; ;pic16f1503.h: 3722: struct {
[; ;pic16f1503.h: 3723: unsigned NCO1INC :8;
[; ;pic16f1503.h: 3724: };
[; ;pic16f1503.h: 3725: } NCO1INCHbits_t;
[; ;pic16f1503.h: 3726: extern volatile NCO1INCHbits_t NCO1INCHbits @ 0x49C;
[; ;pic16f1503.h: 3775: extern volatile unsigned char NCO1INCU @ 0x49D;
"3777
[; ;pic16f1503.h: 3777: asm("NCO1INCU equ 049Dh");
[; <" NCO1INCU equ 049Dh ;# ">
[; ;pic16f1503.h: 3781: extern volatile unsigned char NCO1CON @ 0x49E;
"3783
[; ;pic16f1503.h: 3783: asm("NCO1CON equ 049Eh");
[; <" NCO1CON equ 049Eh ;# ">
[; ;pic16f1503.h: 3786: typedef union {
[; ;pic16f1503.h: 3787: struct {
[; ;pic16f1503.h: 3788: unsigned N1PFM :1;
[; ;pic16f1503.h: 3789: unsigned :3;
[; ;pic16f1503.h: 3790: unsigned N1POL :1;
[; ;pic16f1503.h: 3791: unsigned N1OUT :1;
[; ;pic16f1503.h: 3792: unsigned N1OE :1;
[; ;pic16f1503.h: 3793: unsigned N1EN :1;
[; ;pic16f1503.h: 3794: };
[; ;pic16f1503.h: 3795: } NCO1CONbits_t;
[; ;pic16f1503.h: 3796: extern volatile NCO1CONbits_t NCO1CONbits @ 0x49E;
[; ;pic16f1503.h: 3825: extern volatile unsigned char NCO1CLK @ 0x49F;
"3827
[; ;pic16f1503.h: 3827: asm("NCO1CLK equ 049Fh");
[; <" NCO1CLK equ 049Fh ;# ">
[; ;pic16f1503.h: 3830: typedef union {
[; ;pic16f1503.h: 3831: struct {
[; ;pic16f1503.h: 3832: unsigned N1CKS0 :1;
[; ;pic16f1503.h: 3833: unsigned N1CKS1 :1;
[; ;pic16f1503.h: 3834: unsigned :3;
[; ;pic16f1503.h: 3835: unsigned N1PWS0 :1;
[; ;pic16f1503.h: 3836: unsigned N1PWS1 :1;
[; ;pic16f1503.h: 3837: unsigned N1PWS2 :1;
[; ;pic16f1503.h: 3838: };
[; ;pic16f1503.h: 3839: struct {
[; ;pic16f1503.h: 3840: unsigned N1CKS :4;
[; ;pic16f1503.h: 3841: unsigned :1;
[; ;pic16f1503.h: 3842: unsigned N1PWS :3;
[; ;pic16f1503.h: 3843: };
[; ;pic16f1503.h: 3844: } NCO1CLKbits_t;
[; ;pic16f1503.h: 3845: extern volatile NCO1CLKbits_t NCO1CLKbits @ 0x49F;
[; ;pic16f1503.h: 3884: extern volatile unsigned char PWM1DCL @ 0x611;
"3886
[; ;pic16f1503.h: 3886: asm("PWM1DCL equ 0611h");
[; <" PWM1DCL equ 0611h ;# ">
[; ;pic16f1503.h: 3889: typedef union {
[; ;pic16f1503.h: 3890: struct {
[; ;pic16f1503.h: 3891: unsigned :6;
[; ;pic16f1503.h: 3892: unsigned PWM1DCL :2;
[; ;pic16f1503.h: 3893: };
[; ;pic16f1503.h: 3894: struct {
[; ;pic16f1503.h: 3895: unsigned :6;
[; ;pic16f1503.h: 3896: unsigned PWM1DCL0 :1;
[; ;pic16f1503.h: 3897: unsigned PWM1DCL1 :1;
[; ;pic16f1503.h: 3898: };
[; ;pic16f1503.h: 3899: } PWM1DCLbits_t;
[; ;pic16f1503.h: 3900: extern volatile PWM1DCLbits_t PWM1DCLbits @ 0x611;
[; ;pic16f1503.h: 3919: extern volatile unsigned char PWM1DCH @ 0x612;
"3921
[; ;pic16f1503.h: 3921: asm("PWM1DCH equ 0612h");
[; <" PWM1DCH equ 0612h ;# ">
[; ;pic16f1503.h: 3924: typedef union {
[; ;pic16f1503.h: 3925: struct {
[; ;pic16f1503.h: 3926: unsigned PWM1DCH :8;
[; ;pic16f1503.h: 3927: };
[; ;pic16f1503.h: 3928: struct {
[; ;pic16f1503.h: 3929: unsigned PWM1DCH0 :1;
[; ;pic16f1503.h: 3930: unsigned PWM1DCH1 :1;
[; ;pic16f1503.h: 3931: unsigned PWM1DCH2 :1;
[; ;pic16f1503.h: 3932: unsigned PWM1DCH3 :1;
[; ;pic16f1503.h: 3933: unsigned PWM1DCH4 :1;
[; ;pic16f1503.h: 3934: unsigned PWM1DCH5 :1;
[; ;pic16f1503.h: 3935: unsigned PWM1DCH6 :1;
[; ;pic16f1503.h: 3936: unsigned PWM1DCH7 :1;
[; ;pic16f1503.h: 3937: };
[; ;pic16f1503.h: 3938: } PWM1DCHbits_t;
[; ;pic16f1503.h: 3939: extern volatile PWM1DCHbits_t PWM1DCHbits @ 0x612;
[; ;pic16f1503.h: 3988: extern volatile unsigned char PWM1CON @ 0x613;
"3990
[; ;pic16f1503.h: 3990: asm("PWM1CON equ 0613h");
[; <" PWM1CON equ 0613h ;# ">
[; ;pic16f1503.h: 3993: extern volatile unsigned char PWM1CON0 @ 0x613;
"3995
[; ;pic16f1503.h: 3995: asm("PWM1CON0 equ 0613h");
[; <" PWM1CON0 equ 0613h ;# ">
[; ;pic16f1503.h: 3998: typedef union {
[; ;pic16f1503.h: 3999: struct {
[; ;pic16f1503.h: 4000: unsigned :4;
[; ;pic16f1503.h: 4001: unsigned PWM1POL :1;
[; ;pic16f1503.h: 4002: unsigned PWM1OUT :1;
[; ;pic16f1503.h: 4003: unsigned PWM1OE :1;
[; ;pic16f1503.h: 4004: unsigned PWM1EN :1;
[; ;pic16f1503.h: 4005: };
[; ;pic16f1503.h: 4006: } PWM1CONbits_t;
[; ;pic16f1503.h: 4007: extern volatile PWM1CONbits_t PWM1CONbits @ 0x613;
[; ;pic16f1503.h: 4030: typedef union {
[; ;pic16f1503.h: 4031: struct {
[; ;pic16f1503.h: 4032: unsigned :4;
[; ;pic16f1503.h: 4033: unsigned PWM1POL :1;
[; ;pic16f1503.h: 4034: unsigned PWM1OUT :1;
[; ;pic16f1503.h: 4035: unsigned PWM1OE :1;
[; ;pic16f1503.h: 4036: unsigned PWM1EN :1;
[; ;pic16f1503.h: 4037: };
[; ;pic16f1503.h: 4038: } PWM1CON0bits_t;
[; ;pic16f1503.h: 4039: extern volatile PWM1CON0bits_t PWM1CON0bits @ 0x613;
[; ;pic16f1503.h: 4063: extern volatile unsigned char PWM2DCL @ 0x614;
"4065
[; ;pic16f1503.h: 4065: asm("PWM2DCL equ 0614h");
[; <" PWM2DCL equ 0614h ;# ">
[; ;pic16f1503.h: 4068: typedef union {
[; ;pic16f1503.h: 4069: struct {
[; ;pic16f1503.h: 4070: unsigned :6;
[; ;pic16f1503.h: 4071: unsigned PWM2DCL :2;
[; ;pic16f1503.h: 4072: };
[; ;pic16f1503.h: 4073: struct {
[; ;pic16f1503.h: 4074: unsigned :6;
[; ;pic16f1503.h: 4075: unsigned PWM2DCL0 :1;
[; ;pic16f1503.h: 4076: unsigned PWM2DCL1 :1;
[; ;pic16f1503.h: 4077: };
[; ;pic16f1503.h: 4078: } PWM2DCLbits_t;
[; ;pic16f1503.h: 4079: extern volatile PWM2DCLbits_t PWM2DCLbits @ 0x614;
[; ;pic16f1503.h: 4098: extern volatile unsigned char PWM2DCH @ 0x615;
"4100
[; ;pic16f1503.h: 4100: asm("PWM2DCH equ 0615h");
[; <" PWM2DCH equ 0615h ;# ">
[; ;pic16f1503.h: 4103: typedef union {
[; ;pic16f1503.h: 4104: struct {
[; ;pic16f1503.h: 4105: unsigned PWM2DCH :8;
[; ;pic16f1503.h: 4106: };
[; ;pic16f1503.h: 4107: struct {
[; ;pic16f1503.h: 4108: unsigned PWM2DCH0 :1;
[; ;pic16f1503.h: 4109: unsigned PWM2DCH1 :1;
[; ;pic16f1503.h: 4110: unsigned PWM2DCH2 :1;
[; ;pic16f1503.h: 4111: unsigned PWM2DCH3 :1;
[; ;pic16f1503.h: 4112: unsigned PWM2DCH4 :1;
[; ;pic16f1503.h: 4113: unsigned PWM2DCH5 :1;
[; ;pic16f1503.h: 4114: unsigned PWM2DCH6 :1;
[; ;pic16f1503.h: 4115: unsigned PWM2DCH7 :1;
[; ;pic16f1503.h: 4116: };
[; ;pic16f1503.h: 4117: } PWM2DCHbits_t;
[; ;pic16f1503.h: 4118: extern volatile PWM2DCHbits_t PWM2DCHbits @ 0x615;
[; ;pic16f1503.h: 4167: extern volatile unsigned char PWM2CON @ 0x616;
"4169
[; ;pic16f1503.h: 4169: asm("PWM2CON equ 0616h");
[; <" PWM2CON equ 0616h ;# ">
[; ;pic16f1503.h: 4172: extern volatile unsigned char PWM2CON0 @ 0x616;
"4174
[; ;pic16f1503.h: 4174: asm("PWM2CON0 equ 0616h");
[; <" PWM2CON0 equ 0616h ;# ">
[; ;pic16f1503.h: 4177: typedef union {
[; ;pic16f1503.h: 4178: struct {
[; ;pic16f1503.h: 4179: unsigned :4;
[; ;pic16f1503.h: 4180: unsigned PWM2POL :1;
[; ;pic16f1503.h: 4181: unsigned PWM2OUT :1;
[; ;pic16f1503.h: 4182: unsigned PWM2OE :1;
[; ;pic16f1503.h: 4183: unsigned PWM2EN :1;
[; ;pic16f1503.h: 4184: };
[; ;pic16f1503.h: 4185: } PWM2CONbits_t;
[; ;pic16f1503.h: 4186: extern volatile PWM2CONbits_t PWM2CONbits @ 0x616;
[; ;pic16f1503.h: 4209: typedef union {
[; ;pic16f1503.h: 4210: struct {
[; ;pic16f1503.h: 4211: unsigned :4;
[; ;pic16f1503.h: 4212: unsigned PWM2POL :1;
[; ;pic16f1503.h: 4213: unsigned PWM2OUT :1;
[; ;pic16f1503.h: 4214: unsigned PWM2OE :1;
[; ;pic16f1503.h: 4215: unsigned PWM2EN :1;
[; ;pic16f1503.h: 4216: };
[; ;pic16f1503.h: 4217: } PWM2CON0bits_t;
[; ;pic16f1503.h: 4218: extern volatile PWM2CON0bits_t PWM2CON0bits @ 0x616;
[; ;pic16f1503.h: 4242: extern volatile unsigned char PWM3DCL @ 0x617;
"4244
[; ;pic16f1503.h: 4244: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1503.h: 4247: typedef union {
[; ;pic16f1503.h: 4248: struct {
[; ;pic16f1503.h: 4249: unsigned :6;
[; ;pic16f1503.h: 4250: unsigned PWM3DCL :2;
[; ;pic16f1503.h: 4251: };
[; ;pic16f1503.h: 4252: struct {
[; ;pic16f1503.h: 4253: unsigned :6;
[; ;pic16f1503.h: 4254: unsigned PWM3DCL0 :1;
[; ;pic16f1503.h: 4255: unsigned PWM3DCL1 :1;
[; ;pic16f1503.h: 4256: };
[; ;pic16f1503.h: 4257: } PWM3DCLbits_t;
[; ;pic16f1503.h: 4258: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1503.h: 4277: extern volatile unsigned char PWM3DCH @ 0x618;
"4279
[; ;pic16f1503.h: 4279: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1503.h: 4282: typedef union {
[; ;pic16f1503.h: 4283: struct {
[; ;pic16f1503.h: 4284: unsigned PWM3DCH :8;
[; ;pic16f1503.h: 4285: };
[; ;pic16f1503.h: 4286: struct {
[; ;pic16f1503.h: 4287: unsigned PWM3DCH0 :1;
[; ;pic16f1503.h: 4288: unsigned PWM3DCH1 :1;
[; ;pic16f1503.h: 4289: unsigned PWM3DCH2 :1;
[; ;pic16f1503.h: 4290: unsigned PWM3DCH3 :1;
[; ;pic16f1503.h: 4291: unsigned PWM3DCH4 :1;
[; ;pic16f1503.h: 4292: unsigned PWM3DCH5 :1;
[; ;pic16f1503.h: 4293: unsigned PWM3DCH6 :1;
[; ;pic16f1503.h: 4294: unsigned PWM3DCH7 :1;
[; ;pic16f1503.h: 4295: };
[; ;pic16f1503.h: 4296: } PWM3DCHbits_t;
[; ;pic16f1503.h: 4297: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1503.h: 4346: extern volatile unsigned char PWM3CON @ 0x619;
"4348
[; ;pic16f1503.h: 4348: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1503.h: 4351: extern volatile unsigned char PWM3CON0 @ 0x619;
"4353
[; ;pic16f1503.h: 4353: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1503.h: 4356: typedef union {
[; ;pic16f1503.h: 4357: struct {
[; ;pic16f1503.h: 4358: unsigned :4;
[; ;pic16f1503.h: 4359: unsigned PWM3POL :1;
[; ;pic16f1503.h: 4360: unsigned PWM3OUT :1;
[; ;pic16f1503.h: 4361: unsigned PWM3OE :1;
[; ;pic16f1503.h: 4362: unsigned PWM3EN :1;
[; ;pic16f1503.h: 4363: };
[; ;pic16f1503.h: 4364: } PWM3CONbits_t;
[; ;pic16f1503.h: 4365: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1503.h: 4388: typedef union {
[; ;pic16f1503.h: 4389: struct {
[; ;pic16f1503.h: 4390: unsigned :4;
[; ;pic16f1503.h: 4391: unsigned PWM3POL :1;
[; ;pic16f1503.h: 4392: unsigned PWM3OUT :1;
[; ;pic16f1503.h: 4393: unsigned PWM3OE :1;
[; ;pic16f1503.h: 4394: unsigned PWM3EN :1;
[; ;pic16f1503.h: 4395: };
[; ;pic16f1503.h: 4396: } PWM3CON0bits_t;
[; ;pic16f1503.h: 4397: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1503.h: 4421: extern volatile unsigned char PWM4DCL @ 0x61A;
"4423
[; ;pic16f1503.h: 4423: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1503.h: 4426: typedef union {
[; ;pic16f1503.h: 4427: struct {
[; ;pic16f1503.h: 4428: unsigned :6;
[; ;pic16f1503.h: 4429: unsigned PWM4DCL :2;
[; ;pic16f1503.h: 4430: };
[; ;pic16f1503.h: 4431: struct {
[; ;pic16f1503.h: 4432: unsigned :6;
[; ;pic16f1503.h: 4433: unsigned PWM4DCL0 :1;
[; ;pic16f1503.h: 4434: unsigned PWM4DCL1 :1;
[; ;pic16f1503.h: 4435: };
[; ;pic16f1503.h: 4436: } PWM4DCLbits_t;
[; ;pic16f1503.h: 4437: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1503.h: 4456: extern volatile unsigned char PWM4DCH @ 0x61B;
"4458
[; ;pic16f1503.h: 4458: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1503.h: 4461: typedef union {
[; ;pic16f1503.h: 4462: struct {
[; ;pic16f1503.h: 4463: unsigned PWM4DCH :8;
[; ;pic16f1503.h: 4464: };
[; ;pic16f1503.h: 4465: struct {
[; ;pic16f1503.h: 4466: unsigned PWM4DCH0 :1;
[; ;pic16f1503.h: 4467: unsigned PWM4DCH1 :1;
[; ;pic16f1503.h: 4468: unsigned PWM4DCH2 :1;
[; ;pic16f1503.h: 4469: unsigned PWM4DCH3 :1;
[; ;pic16f1503.h: 4470: unsigned PWM4DCH4 :1;
[; ;pic16f1503.h: 4471: unsigned PWM4DCH5 :1;
[; ;pic16f1503.h: 4472: unsigned PWM4DCH6 :1;
[; ;pic16f1503.h: 4473: unsigned PWM4DCH7 :1;
[; ;pic16f1503.h: 4474: };
[; ;pic16f1503.h: 4475: } PWM4DCHbits_t;
[; ;pic16f1503.h: 4476: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1503.h: 4525: extern volatile unsigned char PWM4CON @ 0x61C;
"4527
[; ;pic16f1503.h: 4527: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1503.h: 4530: extern volatile unsigned char PWM4CON0 @ 0x61C;
"4532
[; ;pic16f1503.h: 4532: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1503.h: 4535: typedef union {
[; ;pic16f1503.h: 4536: struct {
[; ;pic16f1503.h: 4537: unsigned :4;
[; ;pic16f1503.h: 4538: unsigned PWM4POL :1;
[; ;pic16f1503.h: 4539: unsigned PWM4OUT :1;
[; ;pic16f1503.h: 4540: unsigned PWM4OE :1;
[; ;pic16f1503.h: 4541: unsigned PWM4EN :1;
[; ;pic16f1503.h: 4542: };
[; ;pic16f1503.h: 4543: } PWM4CONbits_t;
[; ;pic16f1503.h: 4544: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1503.h: 4567: typedef union {
[; ;pic16f1503.h: 4568: struct {
[; ;pic16f1503.h: 4569: unsigned :4;
[; ;pic16f1503.h: 4570: unsigned PWM4POL :1;
[; ;pic16f1503.h: 4571: unsigned PWM4OUT :1;
[; ;pic16f1503.h: 4572: unsigned PWM4OE :1;
[; ;pic16f1503.h: 4573: unsigned PWM4EN :1;
[; ;pic16f1503.h: 4574: };
[; ;pic16f1503.h: 4575: } PWM4CON0bits_t;
[; ;pic16f1503.h: 4576: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1503.h: 4600: extern volatile unsigned char CWG1DBR @ 0x691;
"4602
[; ;pic16f1503.h: 4602: asm("CWG1DBR equ 0691h");
[; <" CWG1DBR equ 0691h ;# ">
[; ;pic16f1503.h: 4605: typedef union {
[; ;pic16f1503.h: 4606: struct {
[; ;pic16f1503.h: 4607: unsigned CWG1DBR :6;
[; ;pic16f1503.h: 4608: };
[; ;pic16f1503.h: 4609: struct {
[; ;pic16f1503.h: 4610: unsigned CWG1DBR0 :1;
[; ;pic16f1503.h: 4611: unsigned CWG1DBR1 :1;
[; ;pic16f1503.h: 4612: unsigned CWG1DBR2 :1;
[; ;pic16f1503.h: 4613: unsigned CWG1DBR3 :1;
[; ;pic16f1503.h: 4614: unsigned CWG1DBR4 :1;
[; ;pic16f1503.h: 4615: unsigned CWG1DBR5 :1;
[; ;pic16f1503.h: 4616: };
[; ;pic16f1503.h: 4617: } CWG1DBRbits_t;
[; ;pic16f1503.h: 4618: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0x691;
[; ;pic16f1503.h: 4657: extern volatile unsigned char CWG1DBF @ 0x692;
"4659
[; ;pic16f1503.h: 4659: asm("CWG1DBF equ 0692h");
[; <" CWG1DBF equ 0692h ;# ">
[; ;pic16f1503.h: 4662: typedef union {
[; ;pic16f1503.h: 4663: struct {
[; ;pic16f1503.h: 4664: unsigned CWG1DBF :6;
[; ;pic16f1503.h: 4665: };
[; ;pic16f1503.h: 4666: struct {
[; ;pic16f1503.h: 4667: unsigned CWG1DBF0 :1;
[; ;pic16f1503.h: 4668: unsigned CWG1DBF1 :1;
[; ;pic16f1503.h: 4669: unsigned CWG1DBF2 :1;
[; ;pic16f1503.h: 4670: unsigned CWG1DBF3 :1;
[; ;pic16f1503.h: 4671: unsigned CWG1DBF4 :1;
[; ;pic16f1503.h: 4672: unsigned CWG1DBF5 :1;
[; ;pic16f1503.h: 4673: };
[; ;pic16f1503.h: 4674: } CWG1DBFbits_t;
[; ;pic16f1503.h: 4675: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0x692;
[; ;pic16f1503.h: 4714: extern volatile unsigned char CWG1CON0 @ 0x693;
"4716
[; ;pic16f1503.h: 4716: asm("CWG1CON0 equ 0693h");
[; <" CWG1CON0 equ 0693h ;# ">
[; ;pic16f1503.h: 4719: typedef union {
[; ;pic16f1503.h: 4720: struct {
[; ;pic16f1503.h: 4721: unsigned G1CS0 :1;
[; ;pic16f1503.h: 4722: unsigned :2;
[; ;pic16f1503.h: 4723: unsigned G1POLA :1;
[; ;pic16f1503.h: 4724: unsigned G1POLB :1;
[; ;pic16f1503.h: 4725: unsigned G1OEA :1;
[; ;pic16f1503.h: 4726: unsigned G1OEB :1;
[; ;pic16f1503.h: 4727: unsigned G1EN :1;
[; ;pic16f1503.h: 4728: };
[; ;pic16f1503.h: 4729: struct {
[; ;pic16f1503.h: 4730: unsigned G1CS :2;
[; ;pic16f1503.h: 4731: };
[; ;pic16f1503.h: 4732: } CWG1CON0bits_t;
[; ;pic16f1503.h: 4733: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0x693;
[; ;pic16f1503.h: 4772: extern volatile unsigned char CWG1CON1 @ 0x694;
"4774
[; ;pic16f1503.h: 4774: asm("CWG1CON1 equ 0694h");
[; <" CWG1CON1 equ 0694h ;# ">
[; ;pic16f1503.h: 4777: typedef union {
[; ;pic16f1503.h: 4778: struct {
[; ;pic16f1503.h: 4779: unsigned G1IS0 :1;
[; ;pic16f1503.h: 4780: unsigned G1IS1 :1;
[; ;pic16f1503.h: 4781: unsigned G1IS2 :1;
[; ;pic16f1503.h: 4782: unsigned :1;
[; ;pic16f1503.h: 4783: unsigned G1ASDLA :2;
[; ;pic16f1503.h: 4784: unsigned G1ASDLB :2;
[; ;pic16f1503.h: 4785: };
[; ;pic16f1503.h: 4786: struct {
[; ;pic16f1503.h: 4787: unsigned G1IS :4;
[; ;pic16f1503.h: 4788: unsigned G1ASDLA0 :1;
[; ;pic16f1503.h: 4789: unsigned G1ASDLA1 :1;
[; ;pic16f1503.h: 4790: unsigned G1ASDLB0 :1;
[; ;pic16f1503.h: 4791: unsigned G1ASDLB1 :1;
[; ;pic16f1503.h: 4792: };
[; ;pic16f1503.h: 4793: } CWG1CON1bits_t;
[; ;pic16f1503.h: 4794: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0x694;
[; ;pic16f1503.h: 4848: extern volatile unsigned char CWG1CON2 @ 0x695;
"4850
[; ;pic16f1503.h: 4850: asm("CWG1CON2 equ 0695h");
[; <" CWG1CON2 equ 0695h ;# ">
[; ;pic16f1503.h: 4853: typedef union {
[; ;pic16f1503.h: 4854: struct {
[; ;pic16f1503.h: 4855: unsigned G1ASDSCLC2 :1;
[; ;pic16f1503.h: 4856: unsigned G1ASDSFLT :1;
[; ;pic16f1503.h: 4857: unsigned G1ASDSC1 :1;
[; ;pic16f1503.h: 4858: unsigned G1ASDSC2 :1;
[; ;pic16f1503.h: 4859: unsigned :2;
[; ;pic16f1503.h: 4860: unsigned G1ARSEN :1;
[; ;pic16f1503.h: 4861: unsigned G1ASE :1;
[; ;pic16f1503.h: 4862: };
[; ;pic16f1503.h: 4863: } CWG1CON2bits_t;
[; ;pic16f1503.h: 4864: extern volatile CWG1CON2bits_t CWG1CON2bits @ 0x695;
[; ;pic16f1503.h: 4898: extern volatile unsigned char CLCDATA @ 0xF0F;
"4900
[; ;pic16f1503.h: 4900: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1503.h: 4903: typedef union {
[; ;pic16f1503.h: 4904: struct {
[; ;pic16f1503.h: 4905: unsigned MCLC1OUT :1;
[; ;pic16f1503.h: 4906: unsigned MCLC2OUT :1;
[; ;pic16f1503.h: 4907: };
[; ;pic16f1503.h: 4908: } CLCDATAbits_t;
[; ;pic16f1503.h: 4909: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1503.h: 4923: extern volatile unsigned char CLC1CON @ 0xF10;
"4925
[; ;pic16f1503.h: 4925: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1503.h: 4928: typedef union {
[; ;pic16f1503.h: 4929: struct {
[; ;pic16f1503.h: 4930: unsigned LC1MODE0 :1;
[; ;pic16f1503.h: 4931: unsigned LC1MODE1 :1;
[; ;pic16f1503.h: 4932: unsigned LC1MODE2 :1;
[; ;pic16f1503.h: 4933: unsigned LC1INTN :1;
[; ;pic16f1503.h: 4934: unsigned LC1INTP :1;
[; ;pic16f1503.h: 4935: unsigned LC1OUT :1;
[; ;pic16f1503.h: 4936: unsigned LC1OE :1;
[; ;pic16f1503.h: 4937: unsigned LC1EN :1;
[; ;pic16f1503.h: 4938: };
[; ;pic16f1503.h: 4939: struct {
[; ;pic16f1503.h: 4940: unsigned LCMODE0 :1;
[; ;pic16f1503.h: 4941: unsigned LCMODE1 :1;
[; ;pic16f1503.h: 4942: unsigned LCMODE2 :1;
[; ;pic16f1503.h: 4943: unsigned LCINTN :1;
[; ;pic16f1503.h: 4944: unsigned LCINTP :1;
[; ;pic16f1503.h: 4945: unsigned LCOUT :1;
[; ;pic16f1503.h: 4946: unsigned LCOE :1;
[; ;pic16f1503.h: 4947: unsigned LCEN :1;
[; ;pic16f1503.h: 4948: };
[; ;pic16f1503.h: 4949: struct {
[; ;pic16f1503.h: 4950: unsigned LC1MODE :3;
[; ;pic16f1503.h: 4951: };
[; ;pic16f1503.h: 4952: } CLC1CONbits_t;
[; ;pic16f1503.h: 4953: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1503.h: 5042: extern volatile unsigned char CLC1POL @ 0xF11;
"5044
[; ;pic16f1503.h: 5044: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1503.h: 5047: typedef union {
[; ;pic16f1503.h: 5048: struct {
[; ;pic16f1503.h: 5049: unsigned LC1G1POL :1;
[; ;pic16f1503.h: 5050: unsigned LC1G2POL :1;
[; ;pic16f1503.h: 5051: unsigned LC1G3POL :1;
[; ;pic16f1503.h: 5052: unsigned LC1G4POL :1;
[; ;pic16f1503.h: 5053: unsigned :3;
[; ;pic16f1503.h: 5054: unsigned LC1POL :1;
[; ;pic16f1503.h: 5055: };
[; ;pic16f1503.h: 5056: struct {
[; ;pic16f1503.h: 5057: unsigned G1POL :1;
[; ;pic16f1503.h: 5058: unsigned G2POL :1;
[; ;pic16f1503.h: 5059: unsigned G3POL :1;
[; ;pic16f1503.h: 5060: unsigned G4POL :1;
[; ;pic16f1503.h: 5061: unsigned :3;
[; ;pic16f1503.h: 5062: unsigned POL :1;
[; ;pic16f1503.h: 5063: };
[; ;pic16f1503.h: 5064: } CLC1POLbits_t;
[; ;pic16f1503.h: 5065: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1503.h: 5119: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"5121
[; ;pic16f1503.h: 5121: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1503.h: 5124: typedef union {
[; ;pic16f1503.h: 5125: struct {
[; ;pic16f1503.h: 5126: unsigned LC1D1S0 :1;
[; ;pic16f1503.h: 5127: unsigned LC1D1S1 :1;
[; ;pic16f1503.h: 5128: unsigned LC1D1S2 :1;
[; ;pic16f1503.h: 5129: unsigned :1;
[; ;pic16f1503.h: 5130: unsigned LC1D2S0 :1;
[; ;pic16f1503.h: 5131: unsigned LC1D2S1 :1;
[; ;pic16f1503.h: 5132: unsigned LC1D2S2 :1;
[; ;pic16f1503.h: 5133: };
[; ;pic16f1503.h: 5134: struct {
[; ;pic16f1503.h: 5135: unsigned D1S0 :1;
[; ;pic16f1503.h: 5136: unsigned D1S1 :1;
[; ;pic16f1503.h: 5137: unsigned D1S2 :1;
[; ;pic16f1503.h: 5138: unsigned :1;
[; ;pic16f1503.h: 5139: unsigned D2S0 :1;
[; ;pic16f1503.h: 5140: unsigned D2S1 :1;
[; ;pic16f1503.h: 5141: unsigned D2S2 :1;
[; ;pic16f1503.h: 5142: };
[; ;pic16f1503.h: 5143: struct {
[; ;pic16f1503.h: 5144: unsigned LC1D1S :3;
[; ;pic16f1503.h: 5145: unsigned :1;
[; ;pic16f1503.h: 5146: unsigned LC1D2S :3;
[; ;pic16f1503.h: 5147: };
[; ;pic16f1503.h: 5148: } CLC1SEL0bits_t;
[; ;pic16f1503.h: 5149: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1503.h: 5223: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"5225
[; ;pic16f1503.h: 5225: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1503.h: 5228: typedef union {
[; ;pic16f1503.h: 5229: struct {
[; ;pic16f1503.h: 5230: unsigned LC1D3S0 :1;
[; ;pic16f1503.h: 5231: unsigned LC1D3S1 :1;
[; ;pic16f1503.h: 5232: unsigned LC1D3S2 :1;
[; ;pic16f1503.h: 5233: unsigned :1;
[; ;pic16f1503.h: 5234: unsigned LC1D4S0 :1;
[; ;pic16f1503.h: 5235: unsigned LC1D4S1 :1;
[; ;pic16f1503.h: 5236: unsigned LC1D4S2 :1;
[; ;pic16f1503.h: 5237: };
[; ;pic16f1503.h: 5238: struct {
[; ;pic16f1503.h: 5239: unsigned D3S0 :1;
[; ;pic16f1503.h: 5240: unsigned D3S1 :1;
[; ;pic16f1503.h: 5241: unsigned D3S2 :1;
[; ;pic16f1503.h: 5242: unsigned :1;
[; ;pic16f1503.h: 5243: unsigned D4S0 :1;
[; ;pic16f1503.h: 5244: unsigned D4S1 :1;
[; ;pic16f1503.h: 5245: unsigned D4S2 :1;
[; ;pic16f1503.h: 5246: };
[; ;pic16f1503.h: 5247: struct {
[; ;pic16f1503.h: 5248: unsigned LC1D3S :3;
[; ;pic16f1503.h: 5249: unsigned :1;
[; ;pic16f1503.h: 5250: unsigned LC1D4S :3;
[; ;pic16f1503.h: 5251: };
[; ;pic16f1503.h: 5252: } CLC1SEL1bits_t;
[; ;pic16f1503.h: 5253: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1503.h: 5327: extern volatile unsigned char CLC1GLS0 @ 0xF14;
"5329
[; ;pic16f1503.h: 5329: asm("CLC1GLS0 equ 0F14h");
[; <" CLC1GLS0 equ 0F14h ;# ">
[; ;pic16f1503.h: 5332: typedef union {
[; ;pic16f1503.h: 5333: struct {
[; ;pic16f1503.h: 5334: unsigned LC1G1D1N :1;
[; ;pic16f1503.h: 5335: unsigned LC1G1D1T :1;
[; ;pic16f1503.h: 5336: unsigned LC1G1D2N :1;
[; ;pic16f1503.h: 5337: unsigned LC1G1D2T :1;
[; ;pic16f1503.h: 5338: unsigned LC1G1D3N :1;
[; ;pic16f1503.h: 5339: unsigned LC1G1D3T :1;
[; ;pic16f1503.h: 5340: unsigned LC1G1D4N :1;
[; ;pic16f1503.h: 5341: unsigned LC1G1D4T :1;
[; ;pic16f1503.h: 5342: };
[; ;pic16f1503.h: 5343: struct {
[; ;pic16f1503.h: 5344: unsigned D1N :1;
[; ;pic16f1503.h: 5345: unsigned D1T :1;
[; ;pic16f1503.h: 5346: unsigned D2N :1;
[; ;pic16f1503.h: 5347: unsigned D2T :1;
[; ;pic16f1503.h: 5348: unsigned D3N :1;
[; ;pic16f1503.h: 5349: unsigned D3T :1;
[; ;pic16f1503.h: 5350: unsigned D4N :1;
[; ;pic16f1503.h: 5351: unsigned D4T :1;
[; ;pic16f1503.h: 5352: };
[; ;pic16f1503.h: 5353: } CLC1GLS0bits_t;
[; ;pic16f1503.h: 5354: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF14;
[; ;pic16f1503.h: 5438: extern volatile unsigned char CLC1GLS1 @ 0xF15;
"5440
[; ;pic16f1503.h: 5440: asm("CLC1GLS1 equ 0F15h");
[; <" CLC1GLS1 equ 0F15h ;# ">
[; ;pic16f1503.h: 5443: typedef union {
[; ;pic16f1503.h: 5444: struct {
[; ;pic16f1503.h: 5445: unsigned LC1G2D1N :1;
[; ;pic16f1503.h: 5446: unsigned LC1G2D1T :1;
[; ;pic16f1503.h: 5447: unsigned LC1G2D2N :1;
[; ;pic16f1503.h: 5448: unsigned LC1G2D2T :1;
[; ;pic16f1503.h: 5449: unsigned LC1G2D3N :1;
[; ;pic16f1503.h: 5450: unsigned LC1G2D3T :1;
[; ;pic16f1503.h: 5451: unsigned LC1G2D4N :1;
[; ;pic16f1503.h: 5452: unsigned LC1G2D4T :1;
[; ;pic16f1503.h: 5453: };
[; ;pic16f1503.h: 5454: struct {
[; ;pic16f1503.h: 5455: unsigned D1N :1;
[; ;pic16f1503.h: 5456: unsigned D1T :1;
[; ;pic16f1503.h: 5457: unsigned D2N :1;
[; ;pic16f1503.h: 5458: unsigned D2T :1;
[; ;pic16f1503.h: 5459: unsigned D3N :1;
[; ;pic16f1503.h: 5460: unsigned D3T :1;
[; ;pic16f1503.h: 5461: unsigned D4N :1;
[; ;pic16f1503.h: 5462: unsigned D4T :1;
[; ;pic16f1503.h: 5463: };
[; ;pic16f1503.h: 5464: } CLC1GLS1bits_t;
[; ;pic16f1503.h: 5465: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF15;
[; ;pic16f1503.h: 5549: extern volatile unsigned char CLC1GLS2 @ 0xF16;
"5551
[; ;pic16f1503.h: 5551: asm("CLC1GLS2 equ 0F16h");
[; <" CLC1GLS2 equ 0F16h ;# ">
[; ;pic16f1503.h: 5554: typedef union {
[; ;pic16f1503.h: 5555: struct {
[; ;pic16f1503.h: 5556: unsigned LC1G3D1N :1;
[; ;pic16f1503.h: 5557: unsigned LC1G3D1T :1;
[; ;pic16f1503.h: 5558: unsigned LC1G3D2N :1;
[; ;pic16f1503.h: 5559: unsigned LC1G3D2T :1;
[; ;pic16f1503.h: 5560: unsigned LC1G3D3N :1;
[; ;pic16f1503.h: 5561: unsigned LC1G3D3T :1;
[; ;pic16f1503.h: 5562: unsigned LC1G3D4N :1;
[; ;pic16f1503.h: 5563: unsigned LC1G3D4T :1;
[; ;pic16f1503.h: 5564: };
[; ;pic16f1503.h: 5565: struct {
[; ;pic16f1503.h: 5566: unsigned D1N :1;
[; ;pic16f1503.h: 5567: unsigned D1T :1;
[; ;pic16f1503.h: 5568: unsigned D2N :1;
[; ;pic16f1503.h: 5569: unsigned D2T :1;
[; ;pic16f1503.h: 5570: unsigned D3N :1;
[; ;pic16f1503.h: 5571: unsigned D3T :1;
[; ;pic16f1503.h: 5572: unsigned D4N :1;
[; ;pic16f1503.h: 5573: unsigned D4T :1;
[; ;pic16f1503.h: 5574: };
[; ;pic16f1503.h: 5575: } CLC1GLS2bits_t;
[; ;pic16f1503.h: 5576: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF16;
[; ;pic16f1503.h: 5660: extern volatile unsigned char CLC1GLS3 @ 0xF17;
"5662
[; ;pic16f1503.h: 5662: asm("CLC1GLS3 equ 0F17h");
[; <" CLC1GLS3 equ 0F17h ;# ">
[; ;pic16f1503.h: 5665: typedef union {
[; ;pic16f1503.h: 5666: struct {
[; ;pic16f1503.h: 5667: unsigned LC1G4D1N :1;
[; ;pic16f1503.h: 5668: unsigned LC1G4D1T :1;
[; ;pic16f1503.h: 5669: unsigned LC1G4D2N :1;
[; ;pic16f1503.h: 5670: unsigned LC1G4D2T :1;
[; ;pic16f1503.h: 5671: unsigned LC1G4D3N :1;
[; ;pic16f1503.h: 5672: unsigned LC1G4D3T :1;
[; ;pic16f1503.h: 5673: unsigned LC1G4D4N :1;
[; ;pic16f1503.h: 5674: unsigned LC1G4D4T :1;
[; ;pic16f1503.h: 5675: };
[; ;pic16f1503.h: 5676: struct {
[; ;pic16f1503.h: 5677: unsigned G4D1N :1;
[; ;pic16f1503.h: 5678: unsigned G4D1T :1;
[; ;pic16f1503.h: 5679: unsigned G4D2N :1;
[; ;pic16f1503.h: 5680: unsigned G4D2T :1;
[; ;pic16f1503.h: 5681: unsigned G4D3N :1;
[; ;pic16f1503.h: 5682: unsigned G4D3T :1;
[; ;pic16f1503.h: 5683: unsigned G4D4N :1;
[; ;pic16f1503.h: 5684: unsigned G4D4T :1;
[; ;pic16f1503.h: 5685: };
[; ;pic16f1503.h: 5686: } CLC1GLS3bits_t;
[; ;pic16f1503.h: 5687: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF17;
[; ;pic16f1503.h: 5771: extern volatile unsigned char CLC2CON @ 0xF18;
"5773
[; ;pic16f1503.h: 5773: asm("CLC2CON equ 0F18h");
[; <" CLC2CON equ 0F18h ;# ">
[; ;pic16f1503.h: 5776: typedef union {
[; ;pic16f1503.h: 5777: struct {
[; ;pic16f1503.h: 5778: unsigned LC2MODE0 :1;
[; ;pic16f1503.h: 5779: unsigned LC2MODE1 :1;
[; ;pic16f1503.h: 5780: unsigned LC2MODE2 :1;
[; ;pic16f1503.h: 5781: unsigned LC2INTN :1;
[; ;pic16f1503.h: 5782: unsigned LC2INTP :1;
[; ;pic16f1503.h: 5783: unsigned LC2OUT :1;
[; ;pic16f1503.h: 5784: unsigned LC2OE :1;
[; ;pic16f1503.h: 5785: unsigned LC2EN :1;
[; ;pic16f1503.h: 5786: };
[; ;pic16f1503.h: 5787: struct {
[; ;pic16f1503.h: 5788: unsigned LCMODE0 :1;
[; ;pic16f1503.h: 5789: unsigned LCMODE1 :1;
[; ;pic16f1503.h: 5790: unsigned LCMODE2 :1;
[; ;pic16f1503.h: 5791: unsigned LCINTN :1;
[; ;pic16f1503.h: 5792: unsigned LCINTP :1;
[; ;pic16f1503.h: 5793: unsigned LCOUT :1;
[; ;pic16f1503.h: 5794: unsigned LCOE :1;
[; ;pic16f1503.h: 5795: unsigned LCEN :1;
[; ;pic16f1503.h: 5796: };
[; ;pic16f1503.h: 5797: struct {
[; ;pic16f1503.h: 5798: unsigned LC2MODE :3;
[; ;pic16f1503.h: 5799: };
[; ;pic16f1503.h: 5800: } CLC2CONbits_t;
[; ;pic16f1503.h: 5801: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF18;
[; ;pic16f1503.h: 5890: extern volatile unsigned char CLC2POL @ 0xF19;
"5892
[; ;pic16f1503.h: 5892: asm("CLC2POL equ 0F19h");
[; <" CLC2POL equ 0F19h ;# ">
[; ;pic16f1503.h: 5895: typedef union {
[; ;pic16f1503.h: 5896: struct {
[; ;pic16f1503.h: 5897: unsigned LC2G1POL :1;
[; ;pic16f1503.h: 5898: unsigned LC2G2POL :1;
[; ;pic16f1503.h: 5899: unsigned LC2G3POL :1;
[; ;pic16f1503.h: 5900: unsigned LC2G4POL :1;
[; ;pic16f1503.h: 5901: unsigned :3;
[; ;pic16f1503.h: 5902: unsigned LC2POL :1;
[; ;pic16f1503.h: 5903: };
[; ;pic16f1503.h: 5904: struct {
[; ;pic16f1503.h: 5905: unsigned G1POL :1;
[; ;pic16f1503.h: 5906: unsigned G2POL :1;
[; ;pic16f1503.h: 5907: unsigned G3POL :1;
[; ;pic16f1503.h: 5908: unsigned G4POL :1;
[; ;pic16f1503.h: 5909: unsigned :3;
[; ;pic16f1503.h: 5910: unsigned POL :1;
[; ;pic16f1503.h: 5911: };
[; ;pic16f1503.h: 5912: } CLC2POLbits_t;
[; ;pic16f1503.h: 5913: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF19;
[; ;pic16f1503.h: 5967: extern volatile unsigned char CLC2SEL0 @ 0xF1A;
"5969
[; ;pic16f1503.h: 5969: asm("CLC2SEL0 equ 0F1Ah");
[; <" CLC2SEL0 equ 0F1Ah ;# ">
[; ;pic16f1503.h: 5972: typedef union {
[; ;pic16f1503.h: 5973: struct {
[; ;pic16f1503.h: 5974: unsigned LC2D1S0 :1;
[; ;pic16f1503.h: 5975: unsigned LC2D1S1 :1;
[; ;pic16f1503.h: 5976: unsigned LC2D1S2 :1;
[; ;pic16f1503.h: 5977: unsigned :1;
[; ;pic16f1503.h: 5978: unsigned LC2D2S0 :1;
[; ;pic16f1503.h: 5979: unsigned LC2D2S1 :1;
[; ;pic16f1503.h: 5980: unsigned LC2D2S2 :1;
[; ;pic16f1503.h: 5981: };
[; ;pic16f1503.h: 5982: struct {
[; ;pic16f1503.h: 5983: unsigned D1S0 :1;
[; ;pic16f1503.h: 5984: unsigned D1S1 :1;
[; ;pic16f1503.h: 5985: unsigned D1S2 :1;
[; ;pic16f1503.h: 5986: unsigned :1;
[; ;pic16f1503.h: 5987: unsigned D2S0 :1;
[; ;pic16f1503.h: 5988: unsigned D2S1 :1;
[; ;pic16f1503.h: 5989: unsigned D2S2 :1;
[; ;pic16f1503.h: 5990: };
[; ;pic16f1503.h: 5991: struct {
[; ;pic16f1503.h: 5992: unsigned LC2D1S :3;
[; ;pic16f1503.h: 5993: unsigned :1;
[; ;pic16f1503.h: 5994: unsigned LC2D2S :3;
[; ;pic16f1503.h: 5995: };
[; ;pic16f1503.h: 5996: } CLC2SEL0bits_t;
[; ;pic16f1503.h: 5997: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1A;
[; ;pic16f1503.h: 6071: extern volatile unsigned char CLC2SEL1 @ 0xF1B;
"6073
[; ;pic16f1503.h: 6073: asm("CLC2SEL1 equ 0F1Bh");
[; <" CLC2SEL1 equ 0F1Bh ;# ">
[; ;pic16f1503.h: 6076: typedef union {
[; ;pic16f1503.h: 6077: struct {
[; ;pic16f1503.h: 6078: unsigned LC2D3S0 :1;
[; ;pic16f1503.h: 6079: unsigned LC2D3S1 :1;
[; ;pic16f1503.h: 6080: unsigned LC2D3S2 :1;
[; ;pic16f1503.h: 6081: unsigned :1;
[; ;pic16f1503.h: 6082: unsigned LC2D4S0 :1;
[; ;pic16f1503.h: 6083: unsigned LC2D4S1 :1;
[; ;pic16f1503.h: 6084: unsigned LC2D4S2 :1;
[; ;pic16f1503.h: 6085: };
[; ;pic16f1503.h: 6086: struct {
[; ;pic16f1503.h: 6087: unsigned D3S0 :1;
[; ;pic16f1503.h: 6088: unsigned D3S1 :1;
[; ;pic16f1503.h: 6089: unsigned D3S2 :1;
[; ;pic16f1503.h: 6090: unsigned :1;
[; ;pic16f1503.h: 6091: unsigned D4S0 :1;
[; ;pic16f1503.h: 6092: unsigned D4S1 :1;
[; ;pic16f1503.h: 6093: unsigned D4S2 :1;
[; ;pic16f1503.h: 6094: };
[; ;pic16f1503.h: 6095: struct {
[; ;pic16f1503.h: 6096: unsigned LC2D3S :3;
[; ;pic16f1503.h: 6097: unsigned :1;
[; ;pic16f1503.h: 6098: unsigned LC2D4S :3;
[; ;pic16f1503.h: 6099: };
[; ;pic16f1503.h: 6100: } CLC2SEL1bits_t;
[; ;pic16f1503.h: 6101: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1B;
[; ;pic16f1503.h: 6175: extern volatile unsigned char CLC2GLS0 @ 0xF1C;
"6177
[; ;pic16f1503.h: 6177: asm("CLC2GLS0 equ 0F1Ch");
[; <" CLC2GLS0 equ 0F1Ch ;# ">
[; ;pic16f1503.h: 6180: typedef union {
[; ;pic16f1503.h: 6181: struct {
[; ;pic16f1503.h: 6182: unsigned LC2G1D1N :1;
[; ;pic16f1503.h: 6183: unsigned LC2G1D1T :1;
[; ;pic16f1503.h: 6184: unsigned LC2G1D2N :1;
[; ;pic16f1503.h: 6185: unsigned LC2G1D2T :1;
[; ;pic16f1503.h: 6186: unsigned LC2G1D3N :1;
[; ;pic16f1503.h: 6187: unsigned LC2G1D3T :1;
[; ;pic16f1503.h: 6188: unsigned LC2G1D4N :1;
[; ;pic16f1503.h: 6189: unsigned LC2G1D4T :1;
[; ;pic16f1503.h: 6190: };
[; ;pic16f1503.h: 6191: struct {
[; ;pic16f1503.h: 6192: unsigned D1N :1;
[; ;pic16f1503.h: 6193: unsigned D1T :1;
[; ;pic16f1503.h: 6194: unsigned D2N :1;
[; ;pic16f1503.h: 6195: unsigned D2T :1;
[; ;pic16f1503.h: 6196: unsigned D3N :1;
[; ;pic16f1503.h: 6197: unsigned D3T :1;
[; ;pic16f1503.h: 6198: unsigned D4N :1;
[; ;pic16f1503.h: 6199: unsigned D4T :1;
[; ;pic16f1503.h: 6200: };
[; ;pic16f1503.h: 6201: } CLC2GLS0bits_t;
[; ;pic16f1503.h: 6202: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF1C;
[; ;pic16f1503.h: 6286: extern volatile unsigned char CLC2GLS1 @ 0xF1D;
"6288
[; ;pic16f1503.h: 6288: asm("CLC2GLS1 equ 0F1Dh");
[; <" CLC2GLS1 equ 0F1Dh ;# ">
[; ;pic16f1503.h: 6291: typedef union {
[; ;pic16f1503.h: 6292: struct {
[; ;pic16f1503.h: 6293: unsigned LC2G2D1N :1;
[; ;pic16f1503.h: 6294: unsigned LC2G2D1T :1;
[; ;pic16f1503.h: 6295: unsigned LC2G2D2N :1;
[; ;pic16f1503.h: 6296: unsigned LC2G2D2T :1;
[; ;pic16f1503.h: 6297: unsigned LC2G2D3N :1;
[; ;pic16f1503.h: 6298: unsigned LC2G2D3T :1;
[; ;pic16f1503.h: 6299: unsigned LC2G2D4N :1;
[; ;pic16f1503.h: 6300: unsigned LC2G2D4T :1;
[; ;pic16f1503.h: 6301: };
[; ;pic16f1503.h: 6302: struct {
[; ;pic16f1503.h: 6303: unsigned D1N :1;
[; ;pic16f1503.h: 6304: unsigned D1T :1;
[; ;pic16f1503.h: 6305: unsigned D2N :1;
[; ;pic16f1503.h: 6306: unsigned D2T :1;
[; ;pic16f1503.h: 6307: unsigned D3N :1;
[; ;pic16f1503.h: 6308: unsigned D3T :1;
[; ;pic16f1503.h: 6309: unsigned D4N :1;
[; ;pic16f1503.h: 6310: unsigned D4T :1;
[; ;pic16f1503.h: 6311: };
[; ;pic16f1503.h: 6312: } CLC2GLS1bits_t;
[; ;pic16f1503.h: 6313: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF1D;
[; ;pic16f1503.h: 6397: extern volatile unsigned char CLC2GLS2 @ 0xF1E;
"6399
[; ;pic16f1503.h: 6399: asm("CLC2GLS2 equ 0F1Eh");
[; <" CLC2GLS2 equ 0F1Eh ;# ">
[; ;pic16f1503.h: 6402: typedef union {
[; ;pic16f1503.h: 6403: struct {
[; ;pic16f1503.h: 6404: unsigned LC2G3D1N :1;
[; ;pic16f1503.h: 6405: unsigned LC2G3D1T :1;
[; ;pic16f1503.h: 6406: unsigned LC2G3D2N :1;
[; ;pic16f1503.h: 6407: unsigned LC2G3D2T :1;
[; ;pic16f1503.h: 6408: unsigned LC2G3D3N :1;
[; ;pic16f1503.h: 6409: unsigned LC2G3D3T :1;
[; ;pic16f1503.h: 6410: unsigned LC2G3D4N :1;
[; ;pic16f1503.h: 6411: unsigned LC2G3D4T :1;
[; ;pic16f1503.h: 6412: };
[; ;pic16f1503.h: 6413: struct {
[; ;pic16f1503.h: 6414: unsigned D1N :1;
[; ;pic16f1503.h: 6415: unsigned D1T :1;
[; ;pic16f1503.h: 6416: unsigned D2N :1;
[; ;pic16f1503.h: 6417: unsigned D2T :1;
[; ;pic16f1503.h: 6418: unsigned D3N :1;
[; ;pic16f1503.h: 6419: unsigned D3T :1;
[; ;pic16f1503.h: 6420: unsigned D4N :1;
[; ;pic16f1503.h: 6421: unsigned D4T :1;
[; ;pic16f1503.h: 6422: };
[; ;pic16f1503.h: 6423: } CLC2GLS2bits_t;
[; ;pic16f1503.h: 6424: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF1E;
[; ;pic16f1503.h: 6508: extern volatile unsigned char CLC2GLS3 @ 0xF1F;
"6510
[; ;pic16f1503.h: 6510: asm("CLC2GLS3 equ 0F1Fh");
[; <" CLC2GLS3 equ 0F1Fh ;# ">
[; ;pic16f1503.h: 6513: typedef union {
[; ;pic16f1503.h: 6514: struct {
[; ;pic16f1503.h: 6515: unsigned LC2G4D1N :1;
[; ;pic16f1503.h: 6516: unsigned LC2G4D1T :1;
[; ;pic16f1503.h: 6517: unsigned LC2G4D2N :1;
[; ;pic16f1503.h: 6518: unsigned LC2G4D2T :1;
[; ;pic16f1503.h: 6519: unsigned LC2G4D3N :1;
[; ;pic16f1503.h: 6520: unsigned LC2G4D3T :1;
[; ;pic16f1503.h: 6521: unsigned LC2G4D4N :1;
[; ;pic16f1503.h: 6522: unsigned LC2G4D4T :1;
[; ;pic16f1503.h: 6523: };
[; ;pic16f1503.h: 6524: struct {
[; ;pic16f1503.h: 6525: unsigned G4D1N :1;
[; ;pic16f1503.h: 6526: unsigned G4D1T :1;
[; ;pic16f1503.h: 6527: unsigned G4D2N :1;
[; ;pic16f1503.h: 6528: unsigned G4D2T :1;
[; ;pic16f1503.h: 6529: unsigned G4D3N :1;
[; ;pic16f1503.h: 6530: unsigned G4D3T :1;
[; ;pic16f1503.h: 6531: unsigned G4D4N :1;
[; ;pic16f1503.h: 6532: unsigned G4D4T :1;
[; ;pic16f1503.h: 6533: };
[; ;pic16f1503.h: 6534: } CLC2GLS3bits_t;
[; ;pic16f1503.h: 6535: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF1F;
[; ;pic16f1503.h: 6619: extern volatile unsigned char BSR_ICDSHAD @ 0xFE3;
"6621
[; ;pic16f1503.h: 6621: asm("BSR_ICDSHAD equ 0FE3h");
[; <" BSR_ICDSHAD equ 0FE3h ;# ">
[; ;pic16f1503.h: 6624: typedef union {
[; ;pic16f1503.h: 6625: struct {
[; ;pic16f1503.h: 6626: unsigned BSR_ICDSHAD :5;
[; ;pic16f1503.h: 6627: };
[; ;pic16f1503.h: 6628: } BSR_ICDSHADbits_t;
[; ;pic16f1503.h: 6629: extern volatile BSR_ICDSHADbits_t BSR_ICDSHADbits @ 0xFE3;
[; ;pic16f1503.h: 6638: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6640
[; ;pic16f1503.h: 6640: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1503.h: 6643: typedef union {
[; ;pic16f1503.h: 6644: struct {
[; ;pic16f1503.h: 6645: unsigned C_SHAD :1;
[; ;pic16f1503.h: 6646: unsigned DC_SHAD :1;
[; ;pic16f1503.h: 6647: unsigned Z_SHAD :1;
[; ;pic16f1503.h: 6648: };
[; ;pic16f1503.h: 6649: } STATUS_SHADbits_t;
[; ;pic16f1503.h: 6650: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1503.h: 6669: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6671
[; ;pic16f1503.h: 6671: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1503.h: 6674: typedef union {
[; ;pic16f1503.h: 6675: struct {
[; ;pic16f1503.h: 6676: unsigned WREG_SHAD :8;
[; ;pic16f1503.h: 6677: };
[; ;pic16f1503.h: 6678: } WREG_SHADbits_t;
[; ;pic16f1503.h: 6679: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1503.h: 6688: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6690
[; ;pic16f1503.h: 6690: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1503.h: 6693: typedef union {
[; ;pic16f1503.h: 6694: struct {
[; ;pic16f1503.h: 6695: unsigned BSR_SHAD :5;
[; ;pic16f1503.h: 6696: };
[; ;pic16f1503.h: 6697: } BSR_SHADbits_t;
[; ;pic16f1503.h: 6698: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1503.h: 6707: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6709
[; ;pic16f1503.h: 6709: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1503.h: 6712: typedef union {
[; ;pic16f1503.h: 6713: struct {
[; ;pic16f1503.h: 6714: unsigned PCLATH_SHAD :7;
[; ;pic16f1503.h: 6715: };
[; ;pic16f1503.h: 6716: } PCLATH_SHADbits_t;
[; ;pic16f1503.h: 6717: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1503.h: 6726: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6728
[; ;pic16f1503.h: 6728: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1503.h: 6731: typedef union {
[; ;pic16f1503.h: 6732: struct {
[; ;pic16f1503.h: 6733: unsigned FSR0L_SHAD :8;
[; ;pic16f1503.h: 6734: };
[; ;pic16f1503.h: 6735: } FSR0L_SHADbits_t;
[; ;pic16f1503.h: 6736: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1503.h: 6745: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6747
[; ;pic16f1503.h: 6747: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1503.h: 6750: typedef union {
[; ;pic16f1503.h: 6751: struct {
[; ;pic16f1503.h: 6752: unsigned FSR0H_SHAD :8;
[; ;pic16f1503.h: 6753: };
[; ;pic16f1503.h: 6754: } FSR0H_SHADbits_t;
[; ;pic16f1503.h: 6755: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1503.h: 6764: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6766
[; ;pic16f1503.h: 6766: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1503.h: 6769: typedef union {
[; ;pic16f1503.h: 6770: struct {
[; ;pic16f1503.h: 6771: unsigned FSR1L_SHAD :8;
[; ;pic16f1503.h: 6772: };
[; ;pic16f1503.h: 6773: } FSR1L_SHADbits_t;
[; ;pic16f1503.h: 6774: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1503.h: 6783: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6785
[; ;pic16f1503.h: 6785: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1503.h: 6788: typedef union {
[; ;pic16f1503.h: 6789: struct {
[; ;pic16f1503.h: 6790: unsigned FSR1H_SHAD :8;
[; ;pic16f1503.h: 6791: };
[; ;pic16f1503.h: 6792: } FSR1H_SHADbits_t;
[; ;pic16f1503.h: 6793: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1503.h: 6802: extern volatile unsigned char STKPTR @ 0xFED;
"6804
[; ;pic16f1503.h: 6804: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1503.h: 6807: typedef union {
[; ;pic16f1503.h: 6808: struct {
[; ;pic16f1503.h: 6809: unsigned STKPTR :5;
[; ;pic16f1503.h: 6810: };
[; ;pic16f1503.h: 6811: } STKPTRbits_t;
[; ;pic16f1503.h: 6812: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1503.h: 6821: extern volatile unsigned char TOSL @ 0xFEE;
"6823
[; ;pic16f1503.h: 6823: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1503.h: 6826: typedef union {
[; ;pic16f1503.h: 6827: struct {
[; ;pic16f1503.h: 6828: unsigned TOSL :8;
[; ;pic16f1503.h: 6829: };
[; ;pic16f1503.h: 6830: } TOSLbits_t;
[; ;pic16f1503.h: 6831: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1503.h: 6840: extern volatile unsigned char TOSH @ 0xFEF;
"6842
[; ;pic16f1503.h: 6842: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1503.h: 6845: typedef union {
[; ;pic16f1503.h: 6846: struct {
[; ;pic16f1503.h: 6847: unsigned TOSH :7;
[; ;pic16f1503.h: 6848: };
[; ;pic16f1503.h: 6849: } TOSHbits_t;
[; ;pic16f1503.h: 6850: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1503.h: 6865: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1503.h: 6867: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1503.h: 6869: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1503.h: 6871: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1503.h: 6873: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1503.h: 6875: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1503.h: 6877: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1503.h: 6879: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1503.h: 6881: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1503.h: 6883: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1503.h: 6885: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1503.h: 6887: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1503.h: 6889: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1503.h: 6891: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1503.h: 6893: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1503.h: 6895: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1503.h: 6897: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1503.h: 6899: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1503.h: 6901: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1503.h: 6903: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1503.h: 6905: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1503.h: 6907: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1503.h: 6909: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1503.h: 6911: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1503.h: 6913: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1503.h: 6915: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1503.h: 6917: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1503.h: 6919: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1503.h: 6921: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1503.h: 6923: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1503.h: 6925: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1503.h: 6927: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1503.h: 6929: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1503.h: 6931: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1503.h: 6933: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1503.h: 6935: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1503.h: 6937: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1503.h: 6939: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1503.h: 6941: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1503.h: 6943: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1503.h: 6945: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1503.h: 6947: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1503.h: 6949: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1503.h: 6951: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1503.h: 6953: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1503.h: 6955: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1503.h: 6957: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1503.h: 6959: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1503.h: 6961: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1503.h: 6963: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1503.h: 6965: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1503.h: 6967: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1503.h: 6969: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1503.h: 6971: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1503.h: 6973: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1503.h: 6975: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1503.h: 6977: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1503.h: 6979: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1503.h: 6981: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1503.h: 6983: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1503.h: 6985: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1503.h: 6987: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1503.h: 6989: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1503.h: 6991: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1503.h: 6993: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1503.h: 6995: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1503.h: 6997: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1503.h: 6999: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1503.h: 7001: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1503.h: 7003: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1503.h: 7005: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1503.h: 7007: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1503.h: 7009: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1503.h: 7011: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1503.h: 7013: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1503.h: 7015: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1503.h: 7017: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1503.h: 7019: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1503.h: 7021: extern volatile __bit CLC1SEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1503.h: 7023: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1503.h: 7025: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1503.h: 7027: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic16f1503.h: 7029: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic16f1503.h: 7031: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic16f1503.h: 7033: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic16f1503.h: 7035: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic16f1503.h: 7037: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic16f1503.h: 7039: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic16f1503.h: 7041: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic16f1503.h: 7043: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic16f1503.h: 7045: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic16f1503.h: 7047: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic16f1503.h: 7049: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic16f1503.h: 7051: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1503.h: 7053: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1503.h: 7055: extern volatile __bit DACOE1 @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1503.h: 7057: extern volatile __bit DACOE2 @ (((unsigned) &DACCON0)*8) + 4;
[; ;pic16f1503.h: 7059: extern volatile __bit DACPSS @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1503.h: 7061: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1503.h: 7063: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1503.h: 7065: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1503.h: 7067: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1503.h: 7069: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1503.h: 7071: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1503.h: 7073: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1503.h: 7075: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1503.h: 7077: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1503.h: 7079: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1503.h: 7081: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1503.h: 7083: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1503.h: 7085: extern volatile __bit G1ARSEN @ (((unsigned) &CWG1CON2)*8) + 6;
[; ;pic16f1503.h: 7087: extern volatile __bit G1ASDLA0 @ (((unsigned) &CWG1CON1)*8) + 4;
[; ;pic16f1503.h: 7089: extern volatile __bit G1ASDLA1 @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic16f1503.h: 7091: extern volatile __bit G1ASDLB0 @ (((unsigned) &CWG1CON1)*8) + 6;
[; ;pic16f1503.h: 7093: extern volatile __bit G1ASDLB1 @ (((unsigned) &CWG1CON1)*8) + 7;
[; ;pic16f1503.h: 7095: extern volatile __bit G1ASDSC1 @ (((unsigned) &CWG1CON2)*8) + 2;
[; ;pic16f1503.h: 7097: extern volatile __bit G1ASDSC2 @ (((unsigned) &CWG1CON2)*8) + 3;
[; ;pic16f1503.h: 7099: extern volatile __bit G1ASDSCLC2 @ (((unsigned) &CWG1CON2)*8) + 0;
[; ;pic16f1503.h: 7101: extern volatile __bit G1ASDSFLT @ (((unsigned) &CWG1CON2)*8) + 1;
[; ;pic16f1503.h: 7103: extern volatile __bit G1ASE @ (((unsigned) &CWG1CON2)*8) + 7;
[; ;pic16f1503.h: 7105: extern volatile __bit G1CS0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic16f1503.h: 7107: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16f1503.h: 7109: extern volatile __bit G1IS0 @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic16f1503.h: 7111: extern volatile __bit G1IS1 @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic16f1503.h: 7113: extern volatile __bit G1IS2 @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic16f1503.h: 7115: extern volatile __bit G1OEA @ (((unsigned) &CWG1CON0)*8) + 5;
[; ;pic16f1503.h: 7117: extern volatile __bit G1OEB @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic16f1503.h: 7119: extern volatile __bit G1POLA @ (((unsigned) &CWG1CON0)*8) + 3;
[; ;pic16f1503.h: 7121: extern volatile __bit G1POLB @ (((unsigned) &CWG1CON0)*8) + 4;
[; ;pic16f1503.h: 7123: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1503.h: 7125: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1503.h: 7127: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1503.h: 7129: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1503.h: 7131: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1503.h: 7133: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1503.h: 7135: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1503.h: 7137: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1503.h: 7139: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1503.h: 7141: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1503.h: 7143: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1503.h: 7145: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1503.h: 7147: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1503.h: 7149: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1503.h: 7151: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1503.h: 7153: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1503.h: 7155: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1503.h: 7157: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1503.h: 7159: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1503.h: 7161: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1503.h: 7163: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1503.h: 7165: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1503.h: 7167: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1503.h: 7169: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1503.h: 7171: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1503.h: 7173: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1503.h: 7175: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1503.h: 7177: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1503.h: 7179: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1503.h: 7181: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1503.h: 7183: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1503.h: 7185: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1503.h: 7187: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1503.h: 7189: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1503.h: 7191: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1503.h: 7193: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1503.h: 7195: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1503.h: 7197: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1503.h: 7199: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1503.h: 7201: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1503.h: 7203: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1503.h: 7205: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1503.h: 7207: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1503.h: 7209: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1503.h: 7211: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1503.h: 7213: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1503.h: 7215: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1503.h: 7217: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1503.h: 7219: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic16f1503.h: 7221: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL0)*8) + 6;
[; ;pic16f1503.h: 7223: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1503.h: 7225: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1503.h: 7227: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1503.h: 7229: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1503.h: 7231: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic16f1503.h: 7233: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL1)*8) + 6;
[; ;pic16f1503.h: 7235: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1503.h: 7237: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1503.h: 7239: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1503.h: 7241: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1503.h: 7243: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1503.h: 7245: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1503.h: 7247: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1503.h: 7249: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1503.h: 7251: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1503.h: 7253: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1503.h: 7255: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1503.h: 7257: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1503.h: 7259: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1503.h: 7261: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1503.h: 7263: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1503.h: 7265: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1503.h: 7267: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1503.h: 7269: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1503.h: 7271: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1503.h: 7273: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1503.h: 7275: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1503.h: 7277: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1503.h: 7279: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1503.h: 7281: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1503.h: 7283: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1503.h: 7285: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1503.h: 7287: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1503.h: 7289: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1503.h: 7291: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1503.h: 7293: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1503.h: 7295: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1503.h: 7297: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1503.h: 7299: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1503.h: 7301: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1503.h: 7303: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1503.h: 7305: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1503.h: 7307: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1503.h: 7309: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1503.h: 7311: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1503.h: 7313: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1503.h: 7315: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1503.h: 7317: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1503.h: 7319: extern volatile __bit LC1OE @ (((unsigned) &CLC1CON)*8) + 6;
[; ;pic16f1503.h: 7321: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1503.h: 7323: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1503.h: 7325: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1503.h: 7327: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1503.h: 7329: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1503.h: 7331: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1503.h: 7333: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic16f1503.h: 7335: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL0)*8) + 6;
[; ;pic16f1503.h: 7337: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1503.h: 7339: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1503.h: 7341: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1503.h: 7343: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1503.h: 7345: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic16f1503.h: 7347: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL1)*8) + 6;
[; ;pic16f1503.h: 7349: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1503.h: 7351: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1503.h: 7353: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1503.h: 7355: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1503.h: 7357: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1503.h: 7359: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1503.h: 7361: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1503.h: 7363: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1503.h: 7365: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1503.h: 7367: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1503.h: 7369: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1503.h: 7371: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1503.h: 7373: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1503.h: 7375: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1503.h: 7377: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1503.h: 7379: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1503.h: 7381: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1503.h: 7383: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1503.h: 7385: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1503.h: 7387: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1503.h: 7389: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1503.h: 7391: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1503.h: 7393: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1503.h: 7395: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1503.h: 7397: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1503.h: 7399: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1503.h: 7401: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1503.h: 7403: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1503.h: 7405: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1503.h: 7407: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1503.h: 7409: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1503.h: 7411: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1503.h: 7413: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1503.h: 7415: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1503.h: 7417: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1503.h: 7419: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1503.h: 7421: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1503.h: 7423: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1503.h: 7425: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1503.h: 7427: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1503.h: 7429: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1503.h: 7431: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1503.h: 7433: extern volatile __bit LC2OE @ (((unsigned) &CLC2CON)*8) + 6;
[; ;pic16f1503.h: 7435: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1503.h: 7437: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1503.h: 7439: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1503.h: 7441: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1503.h: 7443: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1503.h: 7445: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1503.h: 7447: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1503.h: 7449: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1503.h: 7451: extern volatile __bit N1CKS0 @ (((unsigned) &NCO1CLK)*8) + 0;
[; ;pic16f1503.h: 7453: extern volatile __bit N1CKS1 @ (((unsigned) &NCO1CLK)*8) + 1;
[; ;pic16f1503.h: 7455: extern volatile __bit N1EN @ (((unsigned) &NCO1CON)*8) + 7;
[; ;pic16f1503.h: 7457: extern volatile __bit N1OE @ (((unsigned) &NCO1CON)*8) + 6;
[; ;pic16f1503.h: 7459: extern volatile __bit N1OUT @ (((unsigned) &NCO1CON)*8) + 5;
[; ;pic16f1503.h: 7461: extern volatile __bit N1PFM @ (((unsigned) &NCO1CON)*8) + 0;
[; ;pic16f1503.h: 7463: extern volatile __bit N1POL @ (((unsigned) &NCO1CON)*8) + 4;
[; ;pic16f1503.h: 7465: extern volatile __bit N1PWS0 @ (((unsigned) &NCO1CLK)*8) + 5;
[; ;pic16f1503.h: 7467: extern volatile __bit N1PWS1 @ (((unsigned) &NCO1CLK)*8) + 6;
[; ;pic16f1503.h: 7469: extern volatile __bit N1PWS2 @ (((unsigned) &NCO1CLK)*8) + 7;
[; ;pic16f1503.h: 7471: extern volatile __bit NCO1ACC0 @ (((unsigned) &NCO1ACCL)*8) + 0;
[; ;pic16f1503.h: 7473: extern volatile __bit NCO1ACC1 @ (((unsigned) &NCO1ACCL)*8) + 1;
[; ;pic16f1503.h: 7475: extern volatile __bit NCO1ACC10 @ (((unsigned) &NCO1ACCH)*8) + 2;
[; ;pic16f1503.h: 7477: extern volatile __bit NCO1ACC11 @ (((unsigned) &NCO1ACCH)*8) + 3;
[; ;pic16f1503.h: 7479: extern volatile __bit NCO1ACC12 @ (((unsigned) &NCO1ACCH)*8) + 4;
[; ;pic16f1503.h: 7481: extern volatile __bit NCO1ACC13 @ (((unsigned) &NCO1ACCH)*8) + 5;
[; ;pic16f1503.h: 7483: extern volatile __bit NCO1ACC14 @ (((unsigned) &NCO1ACCH)*8) + 6;
[; ;pic16f1503.h: 7485: extern volatile __bit NCO1ACC15 @ (((unsigned) &NCO1ACCH)*8) + 7;
[; ;pic16f1503.h: 7487: extern volatile __bit NCO1ACC16 @ (((unsigned) &NCO1ACCU)*8) + 0;
[; ;pic16f1503.h: 7489: extern volatile __bit NCO1ACC17 @ (((unsigned) &NCO1ACCU)*8) + 1;
[; ;pic16f1503.h: 7491: extern volatile __bit NCO1ACC18 @ (((unsigned) &NCO1ACCU)*8) + 2;
[; ;pic16f1503.h: 7493: extern volatile __bit NCO1ACC19 @ (((unsigned) &NCO1ACCU)*8) + 3;
[; ;pic16f1503.h: 7495: extern volatile __bit NCO1ACC2 @ (((unsigned) &NCO1ACCL)*8) + 2;
[; ;pic16f1503.h: 7497: extern volatile __bit NCO1ACC3 @ (((unsigned) &NCO1ACCL)*8) + 3;
[; ;pic16f1503.h: 7499: extern volatile __bit NCO1ACC4 @ (((unsigned) &NCO1ACCL)*8) + 4;
[; ;pic16f1503.h: 7501: extern volatile __bit NCO1ACC5 @ (((unsigned) &NCO1ACCL)*8) + 5;
[; ;pic16f1503.h: 7503: extern volatile __bit NCO1ACC6 @ (((unsigned) &NCO1ACCL)*8) + 6;
[; ;pic16f1503.h: 7505: extern volatile __bit NCO1ACC7 @ (((unsigned) &NCO1ACCL)*8) + 7;
[; ;pic16f1503.h: 7507: extern volatile __bit NCO1ACC8 @ (((unsigned) &NCO1ACCH)*8) + 0;
[; ;pic16f1503.h: 7509: extern volatile __bit NCO1ACC9 @ (((unsigned) &NCO1ACCH)*8) + 1;
[; ;pic16f1503.h: 7511: extern volatile __bit NCO1IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1503.h: 7513: extern volatile __bit NCO1IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1503.h: 7515: extern volatile __bit NCO1INC0 @ (((unsigned) &NCO1INCL)*8) + 0;
[; ;pic16f1503.h: 7517: extern volatile __bit NCO1INC1 @ (((unsigned) &NCO1INCL)*8) + 1;
[; ;pic16f1503.h: 7519: extern volatile __bit NCO1INC10 @ (((unsigned) &NCO1INCH)*8) + 2;
[; ;pic16f1503.h: 7521: extern volatile __bit NCO1INC11 @ (((unsigned) &NCO1INCH)*8) + 3;
[; ;pic16f1503.h: 7523: extern volatile __bit NCO1INC12 @ (((unsigned) &NCO1INCH)*8) + 4;
[; ;pic16f1503.h: 7525: extern volatile __bit NCO1INC13 @ (((unsigned) &NCO1INCH)*8) + 5;
[; ;pic16f1503.h: 7527: extern volatile __bit NCO1INC14 @ (((unsigned) &NCO1INCH)*8) + 6;
[; ;pic16f1503.h: 7529: extern volatile __bit NCO1INC15 @ (((unsigned) &NCO1INCH)*8) + 7;
[; ;pic16f1503.h: 7531: extern volatile __bit NCO1INC2 @ (((unsigned) &NCO1INCL)*8) + 2;
[; ;pic16f1503.h: 7533: extern volatile __bit NCO1INC3 @ (((unsigned) &NCO1INCL)*8) + 3;
[; ;pic16f1503.h: 7535: extern volatile __bit NCO1INC4 @ (((unsigned) &NCO1INCL)*8) + 4;
[; ;pic16f1503.h: 7537: extern volatile __bit NCO1INC5 @ (((unsigned) &NCO1INCL)*8) + 5;
[; ;pic16f1503.h: 7539: extern volatile __bit NCO1INC6 @ (((unsigned) &NCO1INCL)*8) + 6;
[; ;pic16f1503.h: 7541: extern volatile __bit NCO1INC7 @ (((unsigned) &NCO1INCL)*8) + 7;
[; ;pic16f1503.h: 7543: extern volatile __bit NCO1INC8 @ (((unsigned) &NCO1INCH)*8) + 0;
[; ;pic16f1503.h: 7545: extern volatile __bit NCO1INC9 @ (((unsigned) &NCO1INCH)*8) + 1;
[; ;pic16f1503.h: 7547: extern volatile __bit NCO1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1503.h: 7549: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1503.h: 7551: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1503.h: 7553: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1503.h: 7555: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1503.h: 7557: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1503.h: 7559: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1503.h: 7561: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1503.h: 7563: extern volatile __bit PWM1DCH0 @ (((unsigned) &PWM1DCH)*8) + 0;
[; ;pic16f1503.h: 7565: extern volatile __bit PWM1DCH1 @ (((unsigned) &PWM1DCH)*8) + 1;
[; ;pic16f1503.h: 7567: extern volatile __bit PWM1DCH2 @ (((unsigned) &PWM1DCH)*8) + 2;
[; ;pic16f1503.h: 7569: extern volatile __bit PWM1DCH3 @ (((unsigned) &PWM1DCH)*8) + 3;
[; ;pic16f1503.h: 7571: extern volatile __bit PWM1DCH4 @ (((unsigned) &PWM1DCH)*8) + 4;
[; ;pic16f1503.h: 7573: extern volatile __bit PWM1DCH5 @ (((unsigned) &PWM1DCH)*8) + 5;
[; ;pic16f1503.h: 7575: extern volatile __bit PWM1DCH6 @ (((unsigned) &PWM1DCH)*8) + 6;
[; ;pic16f1503.h: 7577: extern volatile __bit PWM1DCH7 @ (((unsigned) &PWM1DCH)*8) + 7;
[; ;pic16f1503.h: 7579: extern volatile __bit PWM1DCL0 @ (((unsigned) &PWM1DCL)*8) + 6;
[; ;pic16f1503.h: 7581: extern volatile __bit PWM1DCL1 @ (((unsigned) &PWM1DCL)*8) + 7;
[; ;pic16f1503.h: 7583: extern volatile __bit PWM1EN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1503.h: 7585: extern volatile __bit PWM1OE @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1503.h: 7587: extern volatile __bit PWM1OUT @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1503.h: 7589: extern volatile __bit PWM1POL @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1503.h: 7591: extern volatile __bit PWM2DCH0 @ (((unsigned) &PWM2DCH)*8) + 0;
[; ;pic16f1503.h: 7593: extern volatile __bit PWM2DCH1 @ (((unsigned) &PWM2DCH)*8) + 1;
[; ;pic16f1503.h: 7595: extern volatile __bit PWM2DCH2 @ (((unsigned) &PWM2DCH)*8) + 2;
[; ;pic16f1503.h: 7597: extern volatile __bit PWM2DCH3 @ (((unsigned) &PWM2DCH)*8) + 3;
[; ;pic16f1503.h: 7599: extern volatile __bit PWM2DCH4 @ (((unsigned) &PWM2DCH)*8) + 4;
[; ;pic16f1503.h: 7601: extern volatile __bit PWM2DCH5 @ (((unsigned) &PWM2DCH)*8) + 5;
[; ;pic16f1503.h: 7603: extern volatile __bit PWM2DCH6 @ (((unsigned) &PWM2DCH)*8) + 6;
[; ;pic16f1503.h: 7605: extern volatile __bit PWM2DCH7 @ (((unsigned) &PWM2DCH)*8) + 7;
[; ;pic16f1503.h: 7607: extern volatile __bit PWM2DCL0 @ (((unsigned) &PWM2DCL)*8) + 6;
[; ;pic16f1503.h: 7609: extern volatile __bit PWM2DCL1 @ (((unsigned) &PWM2DCL)*8) + 7;
[; ;pic16f1503.h: 7611: extern volatile __bit PWM2EN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1503.h: 7613: extern volatile __bit PWM2OE @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1503.h: 7615: extern volatile __bit PWM2OUT @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1503.h: 7617: extern volatile __bit PWM2POL @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1503.h: 7619: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1503.h: 7621: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1503.h: 7623: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1503.h: 7625: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1503.h: 7627: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1503.h: 7629: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1503.h: 7631: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1503.h: 7633: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1503.h: 7635: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1503.h: 7637: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1503.h: 7639: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1503.h: 7641: extern volatile __bit PWM3OE @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic16f1503.h: 7643: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1503.h: 7645: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1503.h: 7647: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1503.h: 7649: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1503.h: 7651: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1503.h: 7653: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1503.h: 7655: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1503.h: 7657: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1503.h: 7659: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1503.h: 7661: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1503.h: 7663: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1503.h: 7665: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1503.h: 7667: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1503.h: 7669: extern volatile __bit PWM4OE @ (((unsigned) &PWM4CON)*8) + 6;
[; ;pic16f1503.h: 7671: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1503.h: 7673: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1503.h: 7675: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1503.h: 7677: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1503.h: 7679: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1503.h: 7681: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1503.h: 7683: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1503.h: 7685: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1503.h: 7687: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1503.h: 7689: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1503.h: 7691: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1503.h: 7693: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1503.h: 7695: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1503.h: 7697: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1503.h: 7699: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1503.h: 7701: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1503.h: 7703: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1503.h: 7705: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1503.h: 7707: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1503.h: 7709: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1503.h: 7711: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1503.h: 7713: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1503.h: 7715: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1503.h: 7717: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1503.h: 7719: extern volatile __bit SDOSEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic16f1503.h: 7721: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1503.h: 7723: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1503.h: 7725: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1503.h: 7727: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1503.h: 7729: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1503.h: 7731: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1503.h: 7733: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1503.h: 7735: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1503.h: 7737: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1503.h: 7739: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1503.h: 7741: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 4;
[; ;pic16f1503.h: 7743: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1503.h: 7745: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1503.h: 7747: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1503.h: 7749: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1503.h: 7751: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1503.h: 7753: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1503.h: 7755: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1503.h: 7757: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1503.h: 7759: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1503.h: 7761: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1503.h: 7763: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1503.h: 7765: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic16f1503.h: 7767: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1503.h: 7769: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1503.h: 7771: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1503.h: 7773: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1503.h: 7775: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1503.h: 7777: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1503.h: 7779: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1503.h: 7781: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1503.h: 7783: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1503.h: 7785: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1503.h: 7787: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1503.h: 7789: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1503.h: 7791: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1503.h: 7793: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1503.h: 7795: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1503.h: 7797: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1503.h: 7799: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1503.h: 7801: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1503.h: 7803: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1503.h: 7805: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1503.h: 7807: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1503.h: 7809: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1503.h: 7811: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1503.h: 7813: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1503.h: 7815: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1503.h: 7817: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1503.h: 7819: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1503.h: 7821: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1503.h: 7823: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1503.h: 7825: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1503.h: 7827: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1503.h: 7829: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1503.h: 7831: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1503.h: 7833: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1503.h: 7835: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1503.h: 7837: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1503.h: 7839: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1503.h: 7841: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1503.h: 7843: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1503.h: 7845: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1503.h: 7847: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1503.h: 7849: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1503.h: 7851: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1503.h: 7853: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1503.h: 7855: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1503.h: 7857: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1503.h: 7859: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1503.h: 7861: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1503.h: 7863: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1503.h: 7865: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1503.h: 7867: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1503.h: 7869: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1503.h: 7871: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1503.h: 7873: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1503.h: 7875: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1503.h: 7877: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1503.h: 7879: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1503.h: 7881: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1503.h: 7883: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1503.h: 7885: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1503.h: 7887: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1503.h: 7889: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1503.h: 7891: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1503.h: 7893: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1503.h: 7895: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1503.h: 7897: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1503.h: 7899: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1503.h: 7901: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1503.h: 7903: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1503.h: 7905: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1503.h: 7907: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1503.h: 7909: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1503.h: 7911: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 157: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 192: extern unsigned char __resetbits;
[; ;pic.h: 193: extern __bit __powerdown;
[; ;pic.h: 194: extern __bit __timeout;
[; ;spi.h: 28: void configIO(void);
[; ;spi.h: 29: void SPI_init(void);
[; ;spi.h: 30: uint8_t SPI_write_byte(uint8_t data);
[; ;spi.h: 31: uint8_t SPI_writeArray(uint8_t *data, uint8_t length);
[; ;spi.h: 32: uint8_t SPI_read_byte(uint8_t address);
[; ;spi.h: 33: void resetIRQ(void);
"33 NRF_consts.h
[v _RX_ADDR_P `Cuc ~T0 @X0 -> 6 `i e ]
[i _RX_ADDR_P
:U ..
-> -> 10 `i `uc
-> -> 11 `i `uc
-> -> 12 `i `uc
-> -> 13 `i `uc
-> -> 14 `i `uc
-> -> 15 `i `uc
..
]
[; ;NRF_consts.h: 33: const uint8_t RX_ADDR_P[6] = {0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F};
"34
[v _TX_ADDR `Cuc ~T0 @X0 1 e ]
[i _TX_ADDR
-> -> 16 `i `uc
]
[; ;NRF_consts.h: 34: const uint8_t TX_ADDR = 0x10;
"35
[v _RX_PW_P `Cuc ~T0 @X0 -> 6 `i e ]
[i _RX_PW_P
:U ..
-> -> 17 `i `uc
-> -> 18 `i `uc
-> -> 19 `i `uc
-> -> 20 `i `uc
-> -> 21 `i `uc
-> -> 22 `i `uc
..
]
[; ;NRF_consts.h: 35: const uint8_t RX_PW_P[6] = {0x11, 0x12, 0x13, 0x14, 0x15, 0x16};
[; ;hc_sr04.h: 22: void configTimer(void);
[; ;hc_sr04.h: 23: void startTimer(void);
[; ;hc_sr04.h: 24: void pulse(void);
[; ;hc_sr04.h: 25: void configUltraSonicIO(void);
[; ;hc_sr04.h: 26: void configClock(void);
"15 transmitter.c
[p x FOSC=INTOSC ]
"16
[p x WDTE=OFF ]
"17
[p x PWRTE=OFF ]
"18
[p x MCLRE=ON ]
"19
[p x CP=OFF ]
"20
[p x BOREN=OFF ]
"21
[p x CLKOUTEN=OFF ]
"24
[p x WRT=OFF ]
"25
[p x STVREN=ON ]
"26
[p x BORV=LO ]
"27
[p x LPBOR=OFF ]
"28
[p x LVP=OFF ]
[; ;transmitter.c: 34: void configureTX(void);
[; ;transmitter.c: 35: void transmitData(uint8_t data);
[; ;transmitter.c: 36: void bigBlink(uint8_t x);
"44
[v _main `(i ~T0 @X0 1 ef ]
{
[; ;transmitter.c: 44: int main(void) {
[e :U _main ]
[f ]
[; ;transmitter.c: 45: SPI_init();
"45
[e ( _SPI_init ..  ]
[; ;transmitter.c: 46: configUltraSonicIO();
"46
[e ( _configUltraSonicIO ..  ]
[; ;transmitter.c: 47: configClock();
"47
[e ( _configClock ..  ]
[; ;transmitter.c: 48: configTimer();
"48
[e ( _configTimer ..  ]
[; ;transmitter.c: 49: configureTX();
"49
[e ( _configureTX ..  ]
[; ;transmitter.c: 50: TRISAbits.TRISA2 = 0;
"50
[e = . . _TRISAbits 0 2 -> -> 0 `i `uc ]
[; ;transmitter.c: 51: LATAbits.LATA2 = 1;
"51
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
[; ;transmitter.c: 52: while(1) {
"52
[e :U 343 ]
{
[; ;transmitter.c: 53: pulse();
"53
[e ( _pulse ..  ]
[; ;transmitter.c: 54: while(!PORTAbits.RA0 && TMR1 < 60000){ }
"54
[e $U 345  ]
[e :U 346 ]
{
}
[e :U 345 ]
[e $ && ! != -> . . _PORTAbits 0 0 `i -> -> -> 0 `i `Vuc `i < -> _TMR1 `l -> 60000 `l 346  ]
[e :U 347 ]
[; ;transmitter.c: 55: startTimer();
"55
[e ( _startTimer ..  ]
[; ;transmitter.c: 56: while(PORTAbits.RA0 && TMR1 < 60000){}
"56
[e $U 348  ]
[e :U 349 ]
{
}
[e :U 348 ]
[e $ && != -> . . _PORTAbits 0 0 `i -> -> -> 0 `i `Vuc `i < -> _TMR1 `l -> 60000 `l 349  ]
[e :U 350 ]
"57
[v _ticks `ui ~T0 @X0 1 a ]
[; ;transmitter.c: 57: uint16_t ticks = TMR1;
[e = _ticks -> _TMR1 `ui ]
"58
[v _timeuS `d ~T0 @X0 1 a ]
[; ;transmitter.c: 58: double timeuS = ((double)ticks)/2;
[e = _timeuS / -> _ticks `d -> -> 2 `i `d ]
"59
[v _cm `d ~T0 @X0 1 a ]
[; ;transmitter.c: 59: double cm = timeuS/58.82;
[e = _cm / _timeuS .58.82 ]
[; ;transmitter.c: 60: if(cm > 50) {
"60
[e $ ! > _cm -> -> 50 `i `d 351  ]
{
[; ;transmitter.c: 61: cm = 50;
"61
[e = _cm -> -> 50 `i `d ]
"62
}
[e :U 351 ]
[; ;transmitter.c: 62: }
[; ;transmitter.c: 63: if(cm < 25) {
"63
[e $ ! < _cm -> -> 25 `i `d 352  ]
{
[; ;transmitter.c: 64: LATAbits.LATA2 = 1;
"64
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
"65
}
[; ;transmitter.c: 65: }
[e $U 353  ]
"66
[e :U 352 ]
[; ;transmitter.c: 66: else {
{
[; ;transmitter.c: 67: LATAbits.LATA2 = 0;
"67
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
"68
}
[e :U 353 ]
[; ;transmitter.c: 68: }
[; ;transmitter.c: 69: transmitData((uint8_t)cm);
"69
[e ( _transmitData (1 -> _cm `uc ]
[; ;transmitter.c: 70: _delay((unsigned long)((40)*(16000000UL/4000.0)));
"70
[e ( __delay (1 -> * -> -> 40 `i `d / -> -> 16000000 `ul `d .4000.0 `ul ]
"71
}
[e :U 342 ]
"52
[e $U 343  ]
[e :U 344 ]
[; ;transmitter.c: 71: }
[; ;transmitter.c: 73: }
"73
[e :UE 341 ]
}
"75
[v _bigBlink `(v ~T0 @X0 1 ef1`uc ]
{
[; ;transmitter.c: 75: void bigBlink(uint8_t x) {
[e :U _bigBlink ]
[v _x `uc ~T0 @X0 1 r1 ]
[f ]
[; ;transmitter.c: 76: LATAbits.LATA2 = 1;
"76
[e = . . _LATAbits 0 2 -> -> 1 `i `uc ]
[; ;transmitter.c: 77: for(uint8_t i = 0; i<x; ++i) {
"77
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $U 358  ]
[e :U 355 ]
{
[; ;transmitter.c: 78: _delay((unsigned long)((10)*(16000000UL/4000.0)));
"78
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `ul `d .4000.0 `ul ]
"79
}
"77
[e =+ _i -> -> 1 `i `uc ]
[e :U 358 ]
[e $ < -> _i `i -> _x `i 355  ]
[e :U 356 ]
"79
}
[; ;transmitter.c: 79: }
[; ;transmitter.c: 80: LATAbits.LATA2 = 0;
"80
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
[; ;transmitter.c: 81: for(uint8_t i = 0; i<x; ++i) {
"81
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $U 362  ]
[e :U 359 ]
{
[; ;transmitter.c: 82: _delay((unsigned long)((10)*(16000000UL/4000.0)));
"82
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `ul `d .4000.0 `ul ]
"83
}
"81
[e =+ _i -> -> 1 `i `uc ]
[e :U 362 ]
[e $ < -> _i `i -> _x `i 359  ]
[e :U 360 ]
"83
}
[; ;transmitter.c: 83: }
[; ;transmitter.c: 85: }
"85
[e :UE 354 ]
}
"86
[v _configureTX `(v ~T0 @X0 1 ef ]
{
[; ;transmitter.c: 86: void configureTX(void) {
[e :U _configureTX ]
[f ]
[; ;transmitter.c: 99: LATCbits.LATC4 = 0;
"99
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
[; ;transmitter.c: 100: _delay((unsigned long)((1)*(16000000UL/4000.0)));
"100
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `ul `d .4000.0 `ul ]
[; ;transmitter.c: 101: LATCbits.LATC3 = 1;
"101
[e = . . _LATCbits 0 3 -> -> 1 `i `uc ]
[; ;transmitter.c: 102: _delay((unsigned long)((10)*(16000000UL/4000.0)));
"102
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 16000000 `ul `d .4000.0 `ul ]
"103
[v _write `uc ~T0 @X0 -> 2 `i a ]
[; ;transmitter.c: 103: uint8_t write[2];
[; ;transmitter.c: 104: write[0] = (0x00 & 0b00011111) | 0b00100000;
"104
[e = *U + &U _write * -> -> -> 0 `i `ui `ux -> -> # *U &U _write `ui `ux -> | & -> 0 `i -> 31 `i -> 32 `i `uc ]
[; ;transmitter.c: 105: write[1] = 0b01001010;
"105
[e = *U + &U _write * -> -> -> 1 `i `ui `ux -> -> # *U &U _write `ui `ux -> -> 74 `i `uc ]
[; ;transmitter.c: 108: SPI_writeArray(write, 2);
"108
[e ( _SPI_writeArray (2 , &U _write -> -> 2 `i `uc ]
[; ;transmitter.c: 111: write[0] = (0x01 & 0b00011111) | 0b00100000;
"111
[e = *U + &U _write * -> -> -> 0 `i `ui `ux -> -> # *U &U _write `ui `ux -> | & -> 1 `i -> 31 `i -> 32 `i `uc ]
[; ;transmitter.c: 112: write[1] = 0b00000001;
"112
[e = *U + &U _write * -> -> -> 1 `i `ui `ux -> -> # *U &U _write `ui `ux -> -> 1 `i `uc ]
[; ;transmitter.c: 113: SPI_writeArray(write, 2);
"113
[e ( _SPI_writeArray (2 , &U _write -> -> 2 `i `uc ]
[; ;transmitter.c: 115: write[0] = (0x02 & 0b00011111) | 0b00100000;
"115
[e = *U + &U _write * -> -> -> 0 `i `ui `ux -> -> # *U &U _write `ui `ux -> | & -> 2 `i -> 31 `i -> 32 `i `uc ]
[; ;transmitter.c: 116: write[1] = 0b00000001;
"116
[e = *U + &U _write * -> -> -> 1 `i `ui `ux -> -> # *U &U _write `ui `ux -> -> 1 `i `uc ]
[; ;transmitter.c: 117: SPI_writeArray(write, 2);
"117
[e ( _SPI_writeArray (2 , &U _write -> -> 2 `i `uc ]
[; ;transmitter.c: 119: write[0] = (RX_PW_P[0] & 0b00011111) | 0b00100000;
"119
[e = *U + &U _write * -> -> -> 0 `i `ui `ux -> -> # *U &U _write `ui `ux -> | & -> *U + &U _RX_PW_P * -> -> -> 0 `i `ui `ux -> -> # *U &U _RX_PW_P `ui `ux `i -> 31 `i -> 32 `i `uc ]
[; ;transmitter.c: 120: write[1] = 0b00000001;
"120
[e = *U + &U _write * -> -> -> 1 `i `ui `ux -> -> # *U &U _write `ui `ux -> -> 1 `i `uc ]
[; ;transmitter.c: 121: SPI_writeArray(write, 2);
"121
[e ( _SPI_writeArray (2 , &U _write -> -> 2 `i `uc ]
[; ;transmitter.c: 123: write[0] = (0x03 & 0b00011111) | 0b00100000;
"123
[e = *U + &U _write * -> -> -> 0 `i `ui `ux -> -> # *U &U _write `ui `ux -> | & -> 3 `i -> 31 `i -> 32 `i `uc ]
[; ;transmitter.c: 124: write[1] = 0b0000011;
"124
[e = *U + &U _write * -> -> -> 1 `i `ui `ux -> -> # *U &U _write `ui `ux -> -> 3 `i `uc ]
[; ;transmitter.c: 125: SPI_writeArray(write, 2);
"125
[e ( _SPI_writeArray (2 , &U _write -> -> 2 `i `uc ]
[; ;transmitter.c: 127: }
"127
[e :UE 363 ]
}
"131
[v _transmitData `(v ~T0 @X0 1 ef1`uc ]
{
[; ;transmitter.c: 131: void transmitData(uint8_t data) {
[e :U _transmitData ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
"132
[v _write `uc ~T0 @X0 -> 2 `i a ]
[; ;transmitter.c: 132: uint8_t write[2];
[; ;transmitter.c: 133: write[0]= 0b10100000;
"133
[e = *U + &U _write * -> -> -> 0 `i `ui `ux -> -> # *U &U _write `ui `ux -> -> 160 `i `uc ]
[; ;transmitter.c: 134: write[1] = data;
"134
[e = *U + &U _write * -> -> -> 1 `i `ui `ux -> -> # *U &U _write `ui `ux _data ]
[; ;transmitter.c: 135: SPI_writeArray(write, 2);
"135
[e ( _SPI_writeArray (2 , &U _write -> -> 2 `i `uc ]
"136
[v _sreg `uc ~T0 @X0 1 a ]
[; ;transmitter.c: 136: uint8_t sreg;
[; ;transmitter.c: 137: do {
"137
[e :U 367 ]
{
[; ;transmitter.c: 138: LATCbits.LATC4 = 1;
"138
[e = . . _LATCbits 0 4 -> -> 1 `i `uc ]
[; ;transmitter.c: 139: _delay((unsigned long)((15)*(16000000UL/4000000.0)));
"139
[e ( __delay (1 -> * -> -> 15 `i `d / -> -> 16000000 `ul `d .4000000.0 `ul ]
[; ;transmitter.c: 140: LATCbits.LATC4 = 0;
"140
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
[; ;transmitter.c: 141: while(PORTAbits.RA5);
"141
[e $U 368  ]
[e :U 369 ]
[e :U 368 ]
[e $ != -> . . _PORTAbits 0 5 `i -> -> -> 0 `i `Vuc `i 369  ]
[e :U 370 ]
[; ;transmitter.c: 142: LATCbits.LATC3 = 0;
"142
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
[; ;transmitter.c: 143: sreg = SPI_write_byte(0xFF);
"143
[e = _sreg ( _SPI_write_byte (1 -> -> 255 `i `uc ]
[; ;transmitter.c: 144: LATCbits.LATC3 = 1;
"144
[e = . . _LATCbits 0 3 -> -> 1 `i `uc ]
[; ;transmitter.c: 145: resetIRQ();
"145
[e ( _resetIRQ ..  ]
"146
}
[; ;transmitter.c: 146: } while(!(sreg & 0b00100000));
[e $ ! != & -> _sreg `i -> 32 `i -> 0 `i 367  ]
[e :U 366 ]
[; ;transmitter.c: 148: }
"148
[e :UE 364 ]
}
