IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.67        Core1: 46.18        
Core2: 24.85        Core3: 44.43        
Core4: 22.98        Core5: 41.96        
Core6: 23.75        Core7: 37.42        
Core8: 23.56        Core9: 35.91        
Core10: 23.05        Core11: 52.46        
Core12: 25.87        Core13: 51.03        
Core14: 23.13        Core15: 51.25        
Core16: 24.59        Core17: 23.81        
Core18: 26.30        Core19: 32.86        
Core20: 25.91        Core21: 33.62        
Core22: 25.49        Core23: 33.19        
Core24: 23.42        Core25: 29.89        
Core26: 23.87        Core27: 52.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.82
Socket1: 41.09
DDR read Latency(ns)
Socket0: 40117.13
Socket1: 159.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.05        Core1: 44.43        
Core2: 23.21        Core3: 43.47        
Core4: 22.59        Core5: 42.43        
Core6: 23.09        Core7: 38.29        
Core8: 22.94        Core9: 34.27        
Core10: 25.16        Core11: 51.57        
Core12: 23.51        Core13: 48.57        
Core14: 25.12        Core15: 50.47        
Core16: 25.74        Core17: 25.13        
Core18: 25.03        Core19: 32.53        
Core20: 26.23        Core21: 33.04        
Core22: 26.56        Core23: 31.77        
Core24: 23.51        Core25: 28.16        
Core26: 24.58        Core27: 52.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.49
Socket1: 40.31
DDR read Latency(ns)
Socket0: 40668.07
Socket1: 165.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.31        Core1: 44.83        
Core2: 23.89        Core3: 42.94        
Core4: 22.45        Core5: 40.84        
Core6: 21.95        Core7: 37.00        
Core8: 24.02        Core9: 34.30        
Core10: 14.78        Core11: 51.17        
Core12: 20.77        Core13: 47.96        
Core14: 20.48        Core15: 49.68        
Core16: 23.83        Core17: 21.08        
Core18: 20.79        Core19: 32.78        
Core20: 27.49        Core21: 31.62        
Core22: 26.31        Core23: 32.98        
Core24: 24.12        Core25: 28.68        
Core26: 24.70        Core27: 50.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.55
Socket1: 39.35
DDR read Latency(ns)
Socket0: 39926.29
Socket1: 165.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.28        Core1: 44.06        
Core2: 24.32        Core3: 43.24        
Core4: 23.08        Core5: 42.90        
Core6: 23.18        Core7: 37.26        
Core8: 24.14        Core9: 32.95        
Core10: 24.07        Core11: 51.41        
Core12: 24.05        Core13: 48.74        
Core14: 23.39        Core15: 49.57        
Core16: 25.94        Core17: 23.30        
Core18: 26.25        Core19: 32.16        
Core20: 27.67        Core21: 32.66        
Core22: 26.17        Core23: 31.69        
Core24: 25.25        Core25: 28.53        
Core26: 24.98        Core27: 51.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.82
Socket1: 39.87
DDR read Latency(ns)
Socket0: 40218.28
Socket1: 165.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 44.70        
Core2: 24.10        Core3: 43.78        
Core4: 22.87        Core5: 42.11        
Core6: 24.31        Core7: 37.09        
Core8: 24.22        Core9: 33.89        
Core10: 24.98        Core11: 51.60        
Core12: 22.26        Core13: 48.73        
Core14: 23.64        Core15: 50.20        
Core16: 23.88        Core17: 22.59        
Core18: 25.77        Core19: 30.97        
Core20: 26.02        Core21: 32.61        
Core22: 27.34        Core23: 31.88        
Core24: 26.17        Core25: 28.83        
Core26: 26.39        Core27: 51.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.71
Socket1: 39.79
DDR read Latency(ns)
Socket0: 40878.51
Socket1: 165.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.88        Core1: 44.82        
Core2: 23.86        Core3: 42.72        
Core4: 23.01        Core5: 40.84        
Core6: 23.08        Core7: 37.50        
Core8: 24.90        Core9: 34.46        
Core10: 23.28        Core11: 51.10        
Core12: 23.38        Core13: 49.78        
Core14: 23.94        Core15: 48.91        
Core16: 23.84        Core17: 22.71        
Core18: 23.33        Core19: 32.92        
Core20: 24.36        Core21: 31.60        
Core22: 23.60        Core23: 32.65        
Core24: 24.59        Core25: 27.64        
Core26: 24.40        Core27: 51.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.09
Socket1: 39.63
DDR read Latency(ns)
Socket0: 40568.32
Socket1: 165.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.03        Core1: 50.70        
Core2: 25.47        Core3: 48.14        
Core4: 23.59        Core5: 48.28        
Core6: 24.82        Core7: 38.64        
Core8: 24.47        Core9: 38.47        
Core10: 25.04        Core11: 57.19        
Core12: 24.64        Core13: 57.85        
Core14: 24.67        Core15: 57.26        
Core16: 23.62        Core17: 28.19        
Core18: 25.05        Core19: 33.62        
Core20: 25.12        Core21: 38.65        
Core22: 24.91        Core23: 40.51        
Core24: 25.94        Core25: 36.29        
Core26: 28.32        Core27: 56.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.10
Socket1: 46.22
DDR read Latency(ns)
Socket0: 41971.50
Socket1: 146.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.39        Core1: 51.69        
Core2: 25.51        Core3: 48.48        
Core4: 23.85        Core5: 45.94        
Core6: 25.71        Core7: 38.66        
Core8: 24.68        Core9: 39.25        
Core10: 23.84        Core11: 56.89        
Core12: 24.42        Core13: 57.87        
Core14: 24.29        Core15: 57.17        
Core16: 25.51        Core17: 28.30        
Core18: 24.55        Core19: 35.06        
Core20: 24.99        Core21: 39.71        
Core22: 25.28        Core23: 40.54        
Core24: 24.69        Core25: 37.36        
Core26: 25.79        Core27: 56.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.13
Socket1: 46.41
DDR read Latency(ns)
Socket0: 42506.89
Socket1: 148.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.42        Core1: 50.83        
Core2: 25.67        Core3: 48.75        
Core4: 25.82        Core5: 46.98        
Core6: 24.29        Core7: 36.89        
Core8: 15.96        Core9: 39.67        
Core10: 19.25        Core11: 57.00        
Core12: 21.76        Core13: 58.00        
Core14: 21.43        Core15: 56.96        
Core16: 23.70        Core17: 28.85        
Core18: 24.79        Core19: 34.46        
Core20: 26.50        Core21: 39.05        
Core22: 25.82        Core23: 41.10        
Core24: 25.87        Core25: 36.21        
Core26: 26.48        Core27: 56.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 46.19
DDR read Latency(ns)
Socket0: 42340.98
Socket1: 146.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 49.91        
Core2: 24.66        Core3: 48.70        
Core4: 24.50        Core5: 45.69        
Core6: 24.50        Core7: 36.65        
Core8: 24.53        Core9: 38.58        
Core10: 24.22        Core11: 56.81        
Core12: 24.76        Core13: 57.82        
Core14: 24.87        Core15: 56.90        
Core16: 25.01        Core17: 28.84        
Core18: 25.93        Core19: 35.25        
Core20: 26.06        Core21: 39.12        
Core22: 26.23        Core23: 40.29        
Core24: 25.64        Core25: 36.30        
Core26: 25.97        Core27: 56.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.97
Socket1: 46.00
DDR read Latency(ns)
Socket0: 43473.99
Socket1: 148.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 51.32        
Core2: 24.62        Core3: 49.19        
Core4: 23.68        Core5: 46.45        
Core6: 24.54        Core7: 38.37        
Core8: 24.89        Core9: 40.09        
Core10: 23.67        Core11: 57.23        
Core12: 24.37        Core13: 57.94        
Core14: 24.65        Core15: 56.43        
Core16: 25.46        Core17: 29.28        
Core18: 25.63        Core19: 34.48        
Core20: 26.61        Core21: 38.97        
Core22: 25.78        Core23: 39.30        
Core24: 25.43        Core25: 35.89        
Core26: 26.36        Core27: 57.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.96
Socket1: 46.26
DDR read Latency(ns)
Socket0: 43637.51
Socket1: 148.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.18        Core1: 51.74        
Core2: 24.14        Core3: 50.03        
Core4: 24.00        Core5: 46.75        
Core6: 24.81        Core7: 39.19        
Core8: 24.95        Core9: 39.46        
Core10: 24.03        Core11: 57.71        
Core12: 24.93        Core13: 58.43        
Core14: 24.04        Core15: 57.53        
Core16: 23.61        Core17: 29.76        
Core18: 25.19        Core19: 35.00        
Core20: 24.86        Core21: 40.09        
Core22: 25.90        Core23: 40.60        
Core24: 26.52        Core25: 36.43        
Core26: 25.49        Core27: 58.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.88
Socket1: 47.03
DDR read Latency(ns)
Socket0: 43694.52
Socket1: 148.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 45.97        
Core2: 24.92        Core3: 44.33        
Core4: 24.80        Core5: 44.41        
Core6: 24.44        Core7: 35.90        
Core8: 24.02        Core9: 35.12        
Core10: 21.71        Core11: 52.30        
Core12: 23.66        Core13: 53.37        
Core14: 23.35        Core15: 48.78        
Core16: 25.55        Core17: 25.22        
Core18: 24.07        Core19: 31.36        
Core20: 24.88        Core21: 27.77        
Core22: 25.74        Core23: 43.46        
Core24: 23.58        Core25: 29.55        
Core26: 23.81        Core27: 50.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.66
Socket1: 41.38
DDR read Latency(ns)
Socket0: 41976.93
Socket1: 155.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.85        Core1: 45.63        
Core2: 24.65        Core3: 44.36        
Core4: 24.69        Core5: 43.89        
Core6: 23.94        Core7: 35.53        
Core8: 25.92        Core9: 35.21        
Core10: 23.19        Core11: 52.22        
Core12: 23.29        Core13: 52.35        
Core14: 24.70        Core15: 48.20        
Core16: 24.52        Core17: 24.78        
Core18: 23.24        Core19: 31.25        
Core20: 24.33        Core21: 27.75        
Core22: 25.78        Core23: 43.72        
Core24: 25.20        Core25: 31.40        
Core26: 24.43        Core27: 52.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.61
Socket1: 41.43
DDR read Latency(ns)
Socket0: 42596.37
Socket1: 158.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.79        Core1: 45.76        
Core2: 24.96        Core3: 45.38        
Core4: 15.52        Core5: 43.80        
Core6: 19.55        Core7: 35.67        
Core8: 19.48        Core9: 35.53        
Core10: 19.90        Core11: 52.78        
Core12: 24.09        Core13: 53.19        
Core14: 22.30        Core15: 47.37        
Core16: 23.78        Core17: 25.43        
Core18: 22.97        Core19: 31.22        
Core20: 23.20        Core21: 26.35        
Core22: 23.49        Core23: 43.32        
Core24: 25.00        Core25: 31.39        
Core26: 23.77        Core27: 51.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.54
Socket1: 41.42
DDR read Latency(ns)
Socket0: 43132.57
Socket1: 158.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.07        Core1: 45.36        
Core2: 24.39        Core3: 43.71        
Core4: 24.20        Core5: 43.83        
Core6: 24.01        Core7: 35.33        
Core8: 23.79        Core9: 35.13        
Core10: 23.08        Core11: 51.77        
Core12: 23.75        Core13: 53.01        
Core14: 22.82        Core15: 46.54        
Core16: 24.99        Core17: 25.56        
Core18: 22.99        Core19: 31.06        
Core20: 24.77        Core21: 27.62        
Core22: 24.44        Core23: 43.73        
Core24: 23.66        Core25: 30.51        
Core26: 24.69        Core27: 51.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.21
Socket1: 41.14
DDR read Latency(ns)
Socket0: 43712.71
Socket1: 159.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.71        Core1: 44.75        
Core2: 25.36        Core3: 42.65        
Core4: 24.62        Core5: 43.35        
Core6: 24.68        Core7: 34.74        
Core8: 24.67        Core9: 34.70        
Core10: 23.88        Core11: 50.21        
Core12: 23.30        Core13: 52.06        
Core14: 24.34        Core15: 43.20        
Core16: 25.57        Core17: 24.64        
Core18: 24.13        Core19: 29.84        
Core20: 24.93        Core21: 27.44        
Core22: 25.61        Core23: 42.81        
Core24: 24.39        Core25: 28.89        
Core26: 24.63        Core27: 50.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.11
Socket1: 39.91
DDR read Latency(ns)
Socket0: 43332.52
Socket1: 161.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.60        Core1: 44.14        
Core2: 25.01        Core3: 41.76        
Core4: 23.73        Core5: 41.30        
Core6: 25.21        Core7: 33.97        
Core8: 23.50        Core9: 34.08        
Core10: 23.08        Core11: 49.90        
Core12: 23.01        Core13: 51.31        
Core14: 22.43        Core15: 40.59        
Core16: 23.44        Core17: 24.36        
Core18: 22.74        Core19: 30.00        
Core20: 23.17        Core21: 26.01        
Core22: 23.83        Core23: 42.36        
Core24: 23.32        Core25: 29.57        
Core26: 23.94        Core27: 50.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 39.09
DDR read Latency(ns)
Socket0: 43372.46
Socket1: 164.01
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 46.03        
Core2: 24.14        Core3: 43.43        
Core4: 21.57        Core5: 46.51        
Core6: 23.43        Core7: 36.08        
Core8: 24.46        Core9: 35.98        
Core10: 23.96        Core11: 52.40        
Core12: 23.36        Core13: 53.23        
Core14: 24.04        Core15: 52.45        
Core16: 25.25        Core17: 23.59        
Core18: 25.04        Core19: 29.79        
Core20: 25.20        Core21: 32.56        
Core22: 25.34        Core23: 31.96        
Core24: 26.98        Core25: 35.23        
Core26: 25.39        Core27: 50.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.75
Socket1: 41.17
DDR read Latency(ns)
Socket0: 39239.12
Socket1: 154.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.06        Core1: 46.42        
Core2: 25.76        Core3: 43.28        
Core4: 24.32        Core5: 45.95        
Core6: 23.88        Core7: 36.49        
Core8: 25.50        Core9: 35.97        
Core10: 23.46        Core11: 52.94        
Core12: 24.24        Core13: 53.51        
Core14: 22.73        Core15: 52.86        
Core16: 23.38        Core17: 23.76        
Core18: 24.18        Core19: 30.34        
Core20: 24.55        Core21: 33.50        
Core22: 24.53        Core23: 32.36        
Core24: 24.95        Core25: 35.56        
Core26: 24.57        Core27: 51.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.64
Socket1: 41.55
DDR read Latency(ns)
Socket0: 40462.95
Socket1: 155.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.26        Core1: 46.76        
Core2: 25.78        Core3: 43.30        
Core4: 15.90        Core5: 47.40        
Core6: 19.18        Core7: 37.02        
Core8: 19.23        Core9: 37.28        
Core10: 23.30        Core11: 53.37        
Core12: 19.47        Core13: 53.74        
Core14: 21.97        Core15: 53.23        
Core16: 25.18        Core17: 24.22        
Core18: 23.61        Core19: 31.22        
Core20: 24.71        Core21: 33.64        
Core22: 25.78        Core23: 32.73        
Core24: 25.01        Core25: 36.42        
Core26: 24.39        Core27: 50.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 42.07
DDR read Latency(ns)
Socket0: 40198.62
Socket1: 155.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.83        Core1: 47.20        
Core2: 24.78        Core3: 44.95        
Core4: 24.51        Core5: 47.39        
Core6: 24.61        Core7: 37.02        
Core8: 25.53        Core9: 37.27        
Core10: 24.81        Core11: 53.67        
Core12: 23.91        Core13: 54.17        
Core14: 23.04        Core15: 53.47        
Core16: 24.23        Core17: 25.58        
Core18: 24.40        Core19: 29.83        
Core20: 24.70        Core21: 34.37        
Core22: 24.71        Core23: 32.88        
Core24: 24.50        Core25: 35.92        
Core26: 25.02        Core27: 51.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 42.40
DDR read Latency(ns)
Socket0: 41579.84
Socket1: 153.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.92        Core1: 45.21        
Core2: 25.55        Core3: 41.53        
Core4: 24.12        Core5: 47.21        
Core6: 24.65        Core7: 36.30        
Core8: 24.75        Core9: 36.06        
Core10: 24.22        Core11: 53.00        
Core12: 23.64        Core13: 53.51        
Core14: 23.27        Core15: 52.91        
Core16: 23.80        Core17: 23.45        
Core18: 23.79        Core19: 31.58        
Core20: 24.20        Core21: 33.52        
Core22: 24.44        Core23: 31.54        
Core24: 25.43        Core25: 35.34        
Core26: 24.81        Core27: 50.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.57
Socket1: 41.34
DDR read Latency(ns)
Socket0: 40033.88
Socket1: 156.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.52        Core1: 46.33        
Core2: 25.14        Core3: 46.36        
Core4: 26.11        Core5: 47.84        
Core6: 25.51        Core7: 35.99        
Core8: 25.36        Core9: 37.49        
Core10: 25.19        Core11: 54.23        
Core12: 25.88        Core13: 54.50        
Core14: 24.72        Core15: 53.85        
Core16: 25.33        Core17: 25.19        
Core18: 24.83        Core19: 31.91        
Core20: 25.06        Core21: 34.39        
Core22: 24.72        Core23: 33.37        
Core24: 24.69        Core25: 36.55        
Core26: 25.11        Core27: 52.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.93
Socket1: 42.83
DDR read Latency(ns)
Socket0: 40862.93
Socket1: 151.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.75        Core1: 42.79        
Core2: 24.95        Core3: 43.10        
Core4: 23.62        Core5: 43.73        
Core6: 25.18        Core7: 28.79        
Core8: 22.80        Core9: 34.09        
Core10: 21.89        Core11: 49.60        
Core12: 22.53        Core13: 45.19        
Core14: 23.55        Core15: 49.76        
Core16: 23.48        Core17: 27.66        
Core18: 23.47        Core19: 29.58        
Core20: 24.31        Core21: 29.79        
Core22: 25.67        Core23: 26.77        
Core24: 25.91        Core25: 29.75        
Core26: 26.11        Core27: 50.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.13
Socket1: 38.25
DDR read Latency(ns)
Socket0: 42456.77
Socket1: 166.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.51        Core1: 43.12        
Core2: 24.94        Core3: 43.33        
Core4: 25.84        Core5: 43.65        
Core6: 24.88        Core7: 29.74        
Core8: 23.75        Core9: 32.71        
Core10: 22.13        Core11: 50.20        
Core12: 22.21        Core13: 46.80        
Core14: 23.76        Core15: 50.63        
Core16: 24.53        Core17: 28.99        
Core18: 23.94        Core19: 30.90        
Core20: 24.71        Core21: 31.04        
Core22: 26.05        Core23: 28.52        
Core24: 25.30        Core25: 30.43        
Core26: 26.17        Core27: 50.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.09
Socket1: 39.15
DDR read Latency(ns)
Socket0: 42608.85
Socket1: 165.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.48        Core1: 41.82        
Core2: 18.48        Core3: 42.21        
Core4: 21.91        Core5: 42.67        
Core6: 24.86        Core7: 28.83        
Core8: 24.25        Core9: 32.86        
Core10: 22.04        Core11: 47.49        
Core12: 22.53        Core13: 45.38        
Core14: 22.45        Core15: 49.01        
Core16: 21.87        Core17: 27.73        
Core18: 22.46        Core19: 28.16        
Core20: 17.89        Core21: 29.18        
Core22: 26.52        Core23: 27.03        
Core24: 26.38        Core25: 30.42        
Core26: 25.45        Core27: 49.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.98
Socket1: 37.62
DDR read Latency(ns)
Socket0: 41459.21
Socket1: 170.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 40.51        
Core2: 24.69        Core3: 42.66        
Core4: 24.36        Core5: 42.74        
Core6: 24.72        Core7: 28.63        
Core8: 24.76        Core9: 30.10        
Core10: 23.50        Core11: 48.95        
Core12: 23.03        Core13: 45.53        
Core14: 21.87        Core15: 49.66        
Core16: 22.03        Core17: 29.63        
Core18: 23.51        Core19: 28.55        
Core20: 23.48        Core21: 29.57        
Core22: 25.07        Core23: 28.51        
Core24: 26.97        Core25: 29.44        
Core26: 24.55        Core27: 48.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.93
Socket1: 37.96
DDR read Latency(ns)
Socket0: 42214.90
Socket1: 167.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.03        Core1: 41.73        
Core2: 24.88        Core3: 43.90        
Core4: 24.29        Core5: 42.85        
Core6: 23.70        Core7: 29.04        
Core8: 24.80        Core9: 34.27        
Core10: 23.83        Core11: 49.17        
Core12: 23.43        Core13: 46.29        
Core14: 22.11        Core15: 50.24        
Core16: 22.27        Core17: 30.31        
Core18: 23.47        Core19: 29.59        
Core20: 24.95        Core21: 29.66        
Core22: 24.90        Core23: 28.47        
Core24: 24.50        Core25: 30.64        
Core26: 25.85        Core27: 48.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 38.60
DDR read Latency(ns)
Socket0: 43152.97
Socket1: 166.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.51        Core1: 41.93        
Core2: 24.59        Core3: 42.90        
Core4: 24.92        Core5: 43.47        
Core6: 23.73        Core7: 29.82        
Core8: 25.65        Core9: 31.54        
Core10: 22.88        Core11: 49.56        
Core12: 24.50        Core13: 46.15        
Core14: 21.97        Core15: 49.84        
Core16: 22.08        Core17: 28.55        
Core18: 23.17        Core19: 29.29        
Core20: 25.32        Core21: 29.11        
Core22: 25.32        Core23: 27.57        
Core24: 23.67        Core25: 30.16        
Core26: 23.68        Core27: 50.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.09
Socket1: 38.37
DDR read Latency(ns)
Socket0: 42527.85
Socket1: 167.80
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 46.03        
Core2: 23.91        Core3: 47.47        
Core4: 24.72        Core5: 41.14        
Core6: 23.35        Core7: 37.72        
Core8: 22.59        Core9: 38.16        
Core10: 24.36        Core11: 50.74        
Core12: 21.82        Core13: 54.95        
Core14: 21.74        Core15: 53.92        
Core16: 22.75        Core17: 33.31        
Core18: 24.59        Core19: 31.43        
Core20: 26.15        Core21: 33.15        
Core22: 25.65        Core23: 37.52        
Core24: 25.11        Core25: 28.13        
Core26: 22.79        Core27: 41.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.75
Socket1: 42.05
DDR read Latency(ns)
Socket0: 45750.26
Socket1: 151.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.05        Core1: 43.86        
Core2: 24.58        Core3: 47.26        
Core4: 24.72        Core5: 34.07        
Core6: 23.03        Core7: 36.33        
Core8: 22.85        Core9: 33.52        
Core10: 25.34        Core11: 49.98        
Core12: 22.24        Core13: 54.43        
Core14: 21.72        Core15: 53.15        
Core16: 24.49        Core17: 31.95        
Core18: 23.89        Core19: 31.34        
Core20: 25.10        Core21: 31.16        
Core22: 22.95        Core23: 37.27        
Core24: 24.09        Core25: 30.03        
Core26: 23.70        Core27: 41.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.92
Socket1: 40.82
DDR read Latency(ns)
Socket0: 46740.35
Socket1: 159.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.78        Core1: 45.07        
Core2: 24.38        Core3: 46.46        
Core4: 24.95        Core5: 35.93        
Core6: 23.25        Core7: 35.14        
Core8: 22.87        Core9: 35.42        
Core10: 23.00        Core11: 48.23        
Core12: 22.22        Core13: 53.64        
Core14: 16.84        Core15: 51.86        
Core16: 17.63        Core17: 31.83        
Core18: 20.72        Core19: 30.11        
Core20: 24.49        Core21: 32.71        
Core22: 24.27        Core23: 36.49        
Core24: 24.28        Core25: 29.11        
Core26: 23.08        Core27: 39.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 40.33
DDR read Latency(ns)
Socket0: 46052.68
Socket1: 160.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.16        Core1: 43.69        
Core2: 23.19        Core3: 46.25        
Core4: 22.91        Core5: 35.38        
Core6: 22.96        Core7: 33.65        
Core8: 23.13        Core9: 34.78        
Core10: 25.57        Core11: 48.70        
Core12: 22.05        Core13: 53.45        
Core14: 21.89        Core15: 51.70        
Core16: 24.13        Core17: 31.47        
Core18: 24.59        Core19: 31.11        
Core20: 24.40        Core21: 31.17        
Core22: 24.91        Core23: 36.65        
Core24: 26.80        Core25: 29.19        
Core26: 23.86        Core27: 39.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.97
Socket1: 39.95
DDR read Latency(ns)
Socket0: 45541.53
Socket1: 159.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.27        Core1: 45.13        
Core2: 23.86        Core3: 46.37        
Core4: 25.66        Core5: 35.81        
Core6: 23.32        Core7: 33.84        
Core8: 25.62        Core9: 35.08        
Core10: 25.86        Core11: 46.84        
Core12: 22.70        Core13: 53.33        
Core14: 21.92        Core15: 49.28        
Core16: 22.80        Core17: 32.01        
Core18: 24.31        Core19: 31.46        
Core20: 25.48        Core21: 32.18        
Core22: 25.01        Core23: 36.96        
Core24: 23.29        Core25: 30.91        
Core26: 23.59        Core27: 39.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.38
Socket1: 40.10
DDR read Latency(ns)
Socket0: 46577.69
Socket1: 162.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.89        Core1: 43.98        
Core2: 23.52        Core3: 46.80        
Core4: 24.63        Core5: 35.86        
Core6: 23.03        Core7: 35.00        
Core8: 22.86        Core9: 34.54        
Core10: 24.08        Core11: 48.40        
Core12: 22.45        Core13: 53.81        
Core14: 22.03        Core15: 51.56        
Core16: 25.18        Core17: 31.33        
Core18: 24.79        Core19: 30.93        
Core20: 24.53        Core21: 32.28        
Core22: 24.99        Core23: 38.29        
Core24: 25.45        Core25: 29.80        
Core26: 23.46        Core27: 39.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.12
Socket1: 40.37
DDR read Latency(ns)
Socket0: 46154.47
Socket1: 160.46
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 42.26        
Core2: 24.55        Core3: 45.15        
Core4: 23.92        Core5: 46.43        
Core6: 23.87        Core7: 29.65        
Core8: 23.33        Core9: 36.00        
Core10: 23.11        Core11: 44.29        
Core12: 24.65        Core13: 54.58        
Core14: 23.12        Core15: 51.92        
Core16: 24.37        Core17: 32.06        
Core18: 23.14        Core19: 31.97        
Core20: 22.31        Core21: 35.35        
Core22: 22.46        Core23: 31.18        
Core24: 22.19        Core25: 32.65        
Core26: 23.89        Core27: 53.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.89
Socket1: 41.55
DDR read Latency(ns)
Socket0: 43272.47
Socket1: 154.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.15        Core1: 41.99        
Core2: 24.23        Core3: 45.28        
Core4: 26.17        Core5: 46.41        
Core6: 24.30        Core7: 31.48        
Core8: 25.04        Core9: 37.03        
Core10: 24.90        Core11: 43.52        
Core12: 24.95        Core13: 54.91        
Core14: 24.36        Core15: 52.81        
Core16: 24.42        Core17: 33.94        
Core18: 23.99        Core19: 32.62        
Core20: 22.45        Core21: 34.49        
Core22: 22.36        Core23: 31.76        
Core24: 22.61        Core25: 32.52        
Core26: 22.45        Core27: 53.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.94
Socket1: 41.99
DDR read Latency(ns)
Socket0: 44652.60
Socket1: 156.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.52        Core1: 44.39        
Core2: 24.42        Core3: 46.40        
Core4: 25.52        Core5: 46.02        
Core6: 24.28        Core7: 32.50        
Core8: 14.25        Core9: 38.63        
Core10: 21.62        Core11: 46.42        
Core12: 21.60        Core13: 55.53        
Core14: 20.99        Core15: 53.29        
Core16: 20.89        Core17: 32.89        
Core18: 23.49        Core19: 37.27        
Core20: 22.39        Core21: 35.32        
Core22: 22.75        Core23: 31.92        
Core24: 22.96        Core25: 32.71        
Core26: 22.54        Core27: 55.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.89
Socket1: 43.15
DDR read Latency(ns)
Socket0: 45367.08
Socket1: 156.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.12        Core1: 44.09        
Core2: 23.80        Core3: 46.04        
Core4: 24.29        Core5: 48.12        
Core6: 25.56        Core7: 32.47        
Core8: 24.93        Core9: 38.03        
Core10: 25.06        Core11: 45.80        
Core12: 24.79        Core13: 55.82        
Core14: 23.80        Core15: 54.42        
Core16: 25.05        Core17: 33.44        
Core18: 24.33        Core19: 35.15        
Core20: 22.57        Core21: 36.98        
Core22: 22.48        Core23: 33.75        
Core24: 22.48        Core25: 33.09        
Core26: 22.64        Core27: 55.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.04
Socket1: 43.49
DDR read Latency(ns)
Socket0: 47203.40
Socket1: 155.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.69        Core1: 43.30        
Core2: 22.75        Core3: 44.32        
Core4: 22.82        Core5: 46.71        
Core6: 22.67        Core7: 30.52        
Core8: 25.61        Core9: 36.31        
Core10: 25.00        Core11: 42.62        
Core12: 25.43        Core13: 54.64        
Core14: 25.19        Core15: 52.69        
Core16: 23.91        Core17: 30.23        
Core18: 23.54        Core19: 33.66        
Core20: 23.88        Core21: 35.25        
Core22: 22.23        Core23: 33.03        
Core24: 22.35        Core25: 31.57        
Core26: 21.76        Core27: 54.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.66
Socket1: 41.70
DDR read Latency(ns)
Socket0: 45452.66
Socket1: 156.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.19        Core1: 42.29        
Core2: 23.43        Core3: 45.60        
Core4: 25.20        Core5: 47.35        
Core6: 24.27        Core7: 30.73        
Core8: 22.45        Core9: 36.92        
Core10: 24.92        Core11: 43.36        
Core12: 24.17        Core13: 54.81        
Core14: 24.55        Core15: 53.22        
Core16: 24.75        Core17: 33.02        
Core18: 25.19        Core19: 33.45        
Core20: 25.36        Core21: 36.03        
Core22: 22.51        Core23: 33.61        
Core24: 22.26        Core25: 32.71        
Core26: 22.19        Core27: 54.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.80
Socket1: 42.33
DDR read Latency(ns)
Socket0: 45628.97
Socket1: 158.31
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.31        Core1: 44.31        
Core2: 24.28        Core3: 41.52        
Core4: 23.79        Core5: 45.16        
Core6: 25.70        Core7: 32.86        
Core8: 24.79        Core9: 20.55        
Core10: 24.69        Core11: 48.85        
Core12: 22.29        Core13: 48.72        
Core14: 21.25        Core15: 52.71        
Core16: 21.09        Core17: 29.82        
Core18: 23.56        Core19: 28.08        
Core20: 25.11        Core21: 31.79        
Core22: 25.94        Core23: 30.28        
Core24: 24.85        Core25: 33.29        
Core26: 24.85        Core27: 51.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 39.92
DDR read Latency(ns)
Socket0: 41008.86
Socket1: 155.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.88        Core1: 44.36        
Core2: 23.67        Core3: 41.26        
Core4: 22.80        Core5: 44.98        
Core6: 25.65        Core7: 32.18        
Core8: 25.27        Core9: 20.46        
Core10: 24.34        Core11: 50.08        
Core12: 24.21        Core13: 48.13        
Core14: 21.11        Core15: 52.47        
Core16: 22.01        Core17: 29.56        
Core18: 22.05        Core19: 24.58        
Core20: 22.53        Core21: 32.60        
Core22: 22.44        Core23: 30.50        
Core24: 23.72        Core25: 32.45        
Core26: 24.22        Core27: 52.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.35
Socket1: 39.50
DDR read Latency(ns)
Socket0: 40713.87
Socket1: 155.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.70        Core1: 43.15        
Core2: 22.69        Core3: 41.52        
Core4: 23.92        Core5: 44.47        
Core6: 25.40        Core7: 33.03        
Core8: 19.47        Core9: 20.44        
Core10: 19.96        Core11: 49.20        
Core12: 19.83        Core13: 47.33        
Core14: 23.75        Core15: 51.95        
Core16: 21.80        Core17: 29.30        
Core18: 21.84        Core19: 27.35        
Core20: 22.83        Core21: 29.71        
Core22: 22.93        Core23: 29.65        
Core24: 21.42        Core25: 32.70        
Core26: 15.06        Core27: 50.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.75
Socket1: 39.19
DDR read Latency(ns)
Socket0: 39247.03
Socket1: 155.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.66        Core1: 44.49        
Core2: 22.82        Core3: 43.38        
Core4: 19.84        Core5: 46.01        
Core6: 20.69        Core7: 31.69        
Core8: 20.87        Core9: 20.70        
Core10: 20.72        Core11: 50.58        
Core12: 24.66        Core13: 48.65        
Core14: 24.35        Core15: 52.45        
Core16: 21.89        Core17: 29.53        
Core18: 21.99        Core19: 28.99        
Core20: 22.05        Core21: 32.62        
Core22: 22.09        Core23: 30.67        
Core24: 23.75        Core25: 32.11        
Core26: 24.11        Core27: 52.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.34
Socket1: 40.28
DDR read Latency(ns)
Socket0: 40698.68
Socket1: 154.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.17        Core1: 43.11        
Core2: 23.67        Core3: 42.06        
Core4: 24.24        Core5: 44.88        
Core6: 26.60        Core7: 32.09        
Core8: 25.45        Core9: 20.51        
Core10: 24.22        Core11: 49.77        
Core12: 24.38        Core13: 48.14        
Core14: 24.77        Core15: 51.93        
Core16: 24.99        Core17: 29.74        
Core18: 21.84        Core19: 27.20        
Core20: 21.92        Core21: 32.01        
Core22: 22.05        Core23: 29.84        
Core24: 22.68        Core25: 32.13        
Core26: 24.58        Core27: 51.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.60
Socket1: 39.53
DDR read Latency(ns)
Socket0: 39953.67
Socket1: 155.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.22        Core1: 44.53        
Core2: 23.64        Core3: 41.59        
Core4: 24.62        Core5: 45.13        
Core6: 25.40        Core7: 33.15        
Core8: 25.82        Core9: 20.48        
Core10: 25.30        Core11: 50.26        
Core12: 24.86        Core13: 48.14        
Core14: 25.10        Core15: 52.44        
Core16: 25.99        Core17: 29.14        
Core18: 22.02        Core19: 27.07        
Core20: 22.36        Core21: 32.47        
Core22: 22.03        Core23: 30.07        
Core24: 22.04        Core25: 32.56        
Core26: 25.03        Core27: 51.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.87
Socket1: 39.83
DDR read Latency(ns)
Socket0: 41555.96
Socket1: 156.54
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 44.04        
Core2: 24.76        Core3: 41.90        
Core4: 23.75        Core5: 45.53        
Core6: 26.21        Core7: 28.51        
Core8: 25.13        Core9: 38.17        
Core10: 21.62        Core11: 52.81        
Core12: 21.71        Core13: 52.18        
Core14: 21.73        Core15: 49.97        
Core16: 22.08        Core17: 27.63        
Core18: 24.07        Core19: 35.01        
Core20: 25.07        Core21: 33.92        
Core22: 25.02        Core23: 28.00        
Core24: 24.23        Core25: 36.40        
Core26: 24.35        Core27: 51.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.38
Socket1: 40.96
DDR read Latency(ns)
Socket0: 44507.29
Socket1: 161.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.69        Core1: 45.44        
Core2: 23.79        Core3: 41.80        
Core4: 23.36        Core5: 44.63        
Core6: 26.23        Core7: 29.45        
Core8: 25.73        Core9: 39.42        
Core10: 21.51        Core11: 52.11        
Core12: 21.99        Core13: 52.01        
Core14: 21.58        Core15: 49.53        
Core16: 22.19        Core17: 28.31        
Core18: 22.66        Core19: 35.80        
Core20: 24.05        Core21: 34.22        
Core22: 24.20        Core23: 27.29        
Core24: 24.52        Core25: 35.99        
Core26: 25.76        Core27: 52.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.32
Socket1: 41.07
DDR read Latency(ns)
Socket0: 45380.13
Socket1: 162.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.71        Core1: 44.66        
Core2: 24.16        Core3: 42.46        
Core4: 22.57        Core5: 45.39        
Core6: 13.91        Core7: 29.80        
Core8: 20.66        Core9: 38.20        
Core10: 21.26        Core11: 53.18        
Core12: 21.84        Core13: 52.85        
Core14: 21.41        Core15: 51.08        
Core16: 19.40        Core17: 27.17        
Core18: 19.80        Core19: 35.48        
Core20: 23.55        Core21: 34.66        
Core22: 24.89        Core23: 27.08        
Core24: 23.12        Core25: 37.22        
Core26: 24.71        Core27: 52.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.14
Socket1: 41.42
DDR read Latency(ns)
Socket0: 45494.91
Socket1: 161.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.77        Core1: 44.71        
Core2: 25.07        Core3: 42.23        
Core4: 22.80        Core5: 45.54        
Core6: 25.39        Core7: 28.96        
Core8: 24.45        Core9: 38.16        
Core10: 21.61        Core11: 53.05        
Core12: 21.74        Core13: 52.40        
Core14: 21.33        Core15: 50.62        
Core16: 21.74        Core17: 28.56        
Core18: 22.91        Core19: 35.63        
Core20: 23.42        Core21: 34.43        
Core22: 24.58        Core23: 27.27        
Core24: 24.50        Core25: 36.81        
Core26: 24.53        Core27: 52.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.21
Socket1: 41.34
DDR read Latency(ns)
Socket0: 45589.51
Socket1: 160.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.78        Core1: 43.56        
Core2: 24.21        Core3: 40.25        
Core4: 24.32        Core5: 43.87        
Core6: 25.31        Core7: 27.87        
Core8: 25.42        Core9: 37.36        
Core10: 24.55        Core11: 51.78        
Core12: 21.62        Core13: 50.87        
Core14: 21.56        Core15: 47.61        
Core16: 21.62        Core17: 28.82        
Core18: 22.46        Core19: 34.10        
Core20: 22.80        Core21: 32.42        
Core22: 26.26        Core23: 24.49        
Core24: 24.17        Core25: 36.56        
Core26: 24.72        Core27: 51.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.54
Socket1: 39.67
DDR read Latency(ns)
Socket0: 43449.44
Socket1: 163.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.50        Core1: 43.67        
Core2: 24.44        Core3: 40.38        
Core4: 23.06        Core5: 44.78        
Core6: 24.67        Core7: 28.58        
Core8: 24.75        Core9: 37.92        
Core10: 24.93        Core11: 52.33        
Core12: 23.46        Core13: 51.90        
Core14: 21.38        Core15: 49.39        
Core16: 21.49        Core17: 27.41        
Core18: 22.35        Core19: 35.05        
Core20: 22.91        Core21: 33.05        
Core22: 23.26        Core23: 25.11        
Core24: 25.01        Core25: 36.12        
Core26: 24.49        Core27: 51.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 40.13
DDR read Latency(ns)
Socket0: 45445.08
Socket1: 162.71
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.80        Core1: 49.94        
Core2: 23.70        Core3: 46.37        
Core4: 22.02        Core5: 47.52        
Core6: 22.11        Core7: 34.25        
Core8: 21.86        Core9: 29.89        
Core10: 21.06        Core11: 55.58        
Core12: 21.14        Core13: 56.19        
Core14: 23.76        Core15: 56.00        
Core16: 23.45        Core17: 30.73        
Core18: 23.73        Core19: 34.60        
Core20: 24.84        Core21: 38.89        
Core22: 24.32        Core23: 32.64        
Core24: 24.30        Core25: 34.83        
Core26: 23.58        Core27: 56.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.16
Socket1: 44.75
DDR read Latency(ns)
Socket0: 41475.10
Socket1: 146.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.15        Core1: 49.21        
Core2: 24.54        Core3: 45.43        
Core4: 22.36        Core5: 47.64        
Core6: 23.50        Core7: 34.16        
Core8: 24.12        Core9: 29.86        
Core10: 21.09        Core11: 55.25        
Core12: 21.02        Core13: 55.49        
Core14: 22.01        Core15: 55.39        
Core16: 23.83        Core17: 30.14        
Core18: 25.36        Core19: 33.87        
Core20: 24.34        Core21: 38.09        
Core22: 25.60        Core23: 30.85        
Core24: 26.03        Core25: 35.51        
Core26: 24.37        Core27: 55.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 44.13
DDR read Latency(ns)
Socket0: 41524.95
Socket1: 149.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 49.31        
Core2: 24.02        Core3: 46.95        
Core4: 15.59        Core5: 47.00        
Core6: 19.83        Core7: 32.81        
Core8: 18.88        Core9: 30.04        
Core10: 20.85        Core11: 54.79        
Core12: 21.20        Core13: 55.63        
Core14: 21.04        Core15: 55.13        
Core16: 22.66        Core17: 30.71        
Core18: 23.26        Core19: 33.98        
Core20: 24.37        Core21: 38.25        
Core22: 25.18        Core23: 29.62        
Core24: 24.71        Core25: 33.42        
Core26: 23.10        Core27: 55.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.97
Socket1: 43.85
DDR read Latency(ns)
Socket0: 40808.50
Socket1: 147.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.16        Core1: 48.87        
Core2: 24.23        Core3: 45.73        
Core4: 24.78        Core5: 47.26        
Core6: 25.39        Core7: 33.68        
Core8: 25.22        Core9: 28.68        
Core10: 20.81        Core11: 54.18        
Core12: 21.11        Core13: 55.23        
Core14: 20.89        Core15: 54.91        
Core16: 21.91        Core17: 27.76        
Core18: 24.11        Core19: 33.14        
Core20: 25.38        Core21: 38.14        
Core22: 24.79        Core23: 30.99        
Core24: 24.67        Core25: 34.29        
Core26: 23.24        Core27: 55.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.78
Socket1: 43.51
DDR read Latency(ns)
Socket0: 40680.37
Socket1: 148.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 49.50        
Core2: 25.64        Core3: 46.34        
Core4: 25.53        Core5: 47.96        
Core6: 27.20        Core7: 34.67        
Core8: 25.06        Core9: 30.35        
Core10: 21.00        Core11: 55.63        
Core12: 21.08        Core13: 55.98        
Core14: 20.95        Core15: 55.95        
Core16: 21.22        Core17: 28.58        
Core18: 22.16        Core19: 34.03        
Core20: 23.78        Core21: 39.54        
Core22: 24.27        Core23: 29.73        
Core24: 23.94        Core25: 35.15        
Core26: 22.92        Core27: 56.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 44.27
DDR read Latency(ns)
Socket0: 42352.49
Socket1: 146.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.12        Core1: 49.49        
Core2: 24.61        Core3: 45.62        
Core4: 24.77        Core5: 46.37        
Core6: 25.26        Core7: 33.52        
Core8: 26.14        Core9: 28.63        
Core10: 21.07        Core11: 54.41        
Core12: 22.43        Core13: 55.10        
Core14: 21.20        Core15: 54.95        
Core16: 21.44        Core17: 30.64        
Core18: 21.90        Core19: 33.68        
Core20: 24.40        Core21: 38.36        
Core22: 24.48        Core23: 31.93        
Core24: 24.08        Core25: 35.98        
Core26: 21.90        Core27: 55.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 44.07
DDR read Latency(ns)
Socket0: 41937.78
Socket1: 148.67
