
finalaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003898  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003a20  08003a20  00004a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a50  08003a50  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003a50  08003a50  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003a50  08003a50  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a50  08003a50  00004a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a54  08003a54  00004a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003a58  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          000000c8  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000d4  200000d4  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c75b  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020e2  00000000  00000000  00011797  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bc0  00000000  00000000  00013880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008f4  00000000  00000000  00014440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d63e  00000000  00000000  00014d34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e079  00000000  00000000  00032372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b15ed  00000000  00000000  000403eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f19d8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002fc8  00000000  00000000  000f1a1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  000f49e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003a08 	.word	0x08003a08

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003a08 	.word	0x08003a08

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fcb0 	bl	8000b30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f81e 	bl	8000210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f8f8 	bl	80003c8 <MX_GPIO_Init>
  MX_CAN_Init();
 80001d8:	f000 f856 	bl	8000288 <MX_CAN_Init>
  MX_TIM2_Init();
 80001dc:	f000 f8a6 	bl	800032c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	HAL_CAN_Start(&hcan);
 80001e0:	4809      	ldr	r0, [pc, #36]	@ (8000208 <main+0x40>)
 80001e2:	f000 fef4 	bl	8000fce <HAL_CAN_Start>
	HAL_Delay(2000); // ig we need the delay? we'll see
 80001e6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80001ea:	f000 fd07 	bl	8000bfc <HAL_Delay>

	// we are starting the timer in interrupt mode
	HAL_TIM_Base_Start_IT(&htim2);
 80001ee:	4807      	ldr	r0, [pc, #28]	@ (800020c <main+0x44>)
 80001f0:	f002 ffb2 	bl	8003158 <HAL_TIM_Base_Start_IT>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80001f4:	2102      	movs	r1, #2
 80001f6:	4804      	ldr	r0, [pc, #16]	@ (8000208 <main+0x40>)
 80001f8:	f001 f84f 	bl	800129a <HAL_CAN_ActivateNotification>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		// we are doing nothing but sleeping in the main loop so that we are as power efficient as possible
		// the actual 'main' loop code will be called by TIM2 callback every 10ms ( maybe increase period later )
		HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80001fc:	2101      	movs	r1, #1
 80001fe:	2000      	movs	r0, #0
 8000200:	f001 fd66 	bl	8001cd0 <HAL_PWR_EnterSLEEPMode>
 8000204:	e7fa      	b.n	80001fc <main+0x34>
 8000206:	bf00      	nop
 8000208:	20000028 	.word	0x20000028
 800020c:	20000050 	.word	0x20000050

08000210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b090      	sub	sp, #64	@ 0x40
 8000214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000216:	f107 0318 	add.w	r3, r7, #24
 800021a:	2228      	movs	r2, #40	@ 0x28
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f003 fbc6 	bl	80039b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000224:	1d3b      	adds	r3, r7, #4
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
 800022a:	605a      	str	r2, [r3, #4]
 800022c:	609a      	str	r2, [r3, #8]
 800022e:	60da      	str	r2, [r3, #12]
 8000230:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000232:	2302      	movs	r3, #2
 8000234:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000236:	2301      	movs	r3, #1
 8000238:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800023a:	2310      	movs	r3, #16
 800023c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800023e:	2300      	movs	r3, #0
 8000240:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000242:	f107 0318 	add.w	r3, r7, #24
 8000246:	4618      	mov	r0, r3
 8000248:	f001 fd5e 	bl	8001d08 <HAL_RCC_OscConfig>
 800024c:	4603      	mov	r3, r0
 800024e:	2b00      	cmp	r3, #0
 8000250:	d001      	beq.n	8000256 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000252:	f000 f959 	bl	8000508 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000256:	230f      	movs	r3, #15
 8000258:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800025a:	2300      	movs	r3, #0
 800025c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800025e:	2300      	movs	r3, #0
 8000260:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000262:	2300      	movs	r3, #0
 8000264:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000266:	2300      	movs	r3, #0
 8000268:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	2100      	movs	r1, #0
 800026e:	4618      	mov	r0, r3
 8000270:	f002 fd58 	bl	8002d24 <HAL_RCC_ClockConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800027a:	f000 f945 	bl	8000508 <Error_Handler>
  }
}
 800027e:	bf00      	nop
 8000280:	3740      	adds	r7, #64	@ 0x40
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
	...

08000288 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b08a      	sub	sp, #40	@ 0x28
 800028c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800028e:	4b25      	ldr	r3, [pc, #148]	@ (8000324 <MX_CAN_Init+0x9c>)
 8000290:	4a25      	ldr	r2, [pc, #148]	@ (8000328 <MX_CAN_Init+0xa0>)
 8000292:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000294:	4b23      	ldr	r3, [pc, #140]	@ (8000324 <MX_CAN_Init+0x9c>)
 8000296:	2210      	movs	r2, #16
 8000298:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800029a:	4b22      	ldr	r3, [pc, #136]	@ (8000324 <MX_CAN_Init+0x9c>)
 800029c:	2200      	movs	r2, #0
 800029e:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80002a0:	4b20      	ldr	r3, [pc, #128]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80002a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80002ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80002b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80002b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80002be:	4b19      	ldr	r3, [pc, #100]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80002c4:	4b17      	ldr	r3, [pc, #92]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80002ca:	4b16      	ldr	r3, [pc, #88]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80002d0:	4b14      	ldr	r3, [pc, #80]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80002d6:	4813      	ldr	r0, [pc, #76]	@ (8000324 <MX_CAN_Init+0x9c>)
 80002d8:	f000 fcb4 	bl	8000c44 <HAL_CAN_Init>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 80002e2:	f000 f911 	bl	8000508 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
	// setting up can filtering so we only receive messages from the dash
	CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80002e6:	2301      	movs	r3, #1
 80002e8:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 10;
 80002ea:	230a      	movs	r3, #10
 80002ec:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80002ee:	2300      	movs	r3, #0
 80002f0:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = DASHBOARD_ID << 5; // this tells what to compare the incoming data to
 80002f2:	f24e 0320 	movw	r3, #57376	@ 0xe020
 80002f6:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0x0000;
 80002f8:	2300      	movs	r3, #0
 80002fa:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = DASHBOARD_ID << 5; // this tells which bits to compare
 80002fc:	f24e 0320 	movw	r3, #57376	@ 0xe020
 8000300:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 8000302:	2300      	movs	r3, #0
 8000304:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000306:	2300      	movs	r3, #0
 8000308:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800030a:	2301      	movs	r3, #1
 800030c:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 10;
 800030e:	230a      	movs	r3, #10
 8000310:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8000312:	463b      	mov	r3, r7
 8000314:	4619      	mov	r1, r3
 8000316:	4803      	ldr	r0, [pc, #12]	@ (8000324 <MX_CAN_Init+0x9c>)
 8000318:	f000 fd8f 	bl	8000e3a <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 800031c:	bf00      	nop
 800031e:	3728      	adds	r7, #40	@ 0x28
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	20000028 	.word	0x20000028
 8000328:	40006400 	.word	0x40006400

0800032c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b088      	sub	sp, #32
 8000330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000332:	f107 0310 	add.w	r3, r7, #16
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	605a      	str	r2, [r3, #4]
 800033c:	609a      	str	r2, [r3, #8]
 800033e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
 8000346:	605a      	str	r2, [r3, #4]
 8000348:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800034a:	4b1e      	ldr	r3, [pc, #120]	@ (80003c4 <MX_TIM2_Init+0x98>)
 800034c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000350:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8000352:	4b1c      	ldr	r3, [pc, #112]	@ (80003c4 <MX_TIM2_Init+0x98>)
 8000354:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000358:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800035a:	4b1a      	ldr	r3, [pc, #104]	@ (80003c4 <MX_TIM2_Init+0x98>)
 800035c:	2200      	movs	r2, #0
 800035e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8000360:	4b18      	ldr	r3, [pc, #96]	@ (80003c4 <MX_TIM2_Init+0x98>)
 8000362:	2263      	movs	r2, #99	@ 0x63
 8000364:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000366:	4b17      	ldr	r3, [pc, #92]	@ (80003c4 <MX_TIM2_Init+0x98>)
 8000368:	2200      	movs	r2, #0
 800036a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800036c:	4b15      	ldr	r3, [pc, #84]	@ (80003c4 <MX_TIM2_Init+0x98>)
 800036e:	2200      	movs	r2, #0
 8000370:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000372:	4814      	ldr	r0, [pc, #80]	@ (80003c4 <MX_TIM2_Init+0x98>)
 8000374:	f002 fe98 	bl	80030a8 <HAL_TIM_Base_Init>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800037e:	f000 f8c3 	bl	8000508 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000382:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000386:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000388:	f107 0310 	add.w	r3, r7, #16
 800038c:	4619      	mov	r1, r3
 800038e:	480d      	ldr	r0, [pc, #52]	@ (80003c4 <MX_TIM2_Init+0x98>)
 8000390:	f003 f84e 	bl	8003430 <HAL_TIM_ConfigClockSource>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d001      	beq.n	800039e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800039a:	f000 f8b5 	bl	8000508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800039e:	2300      	movs	r3, #0
 80003a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003a2:	2300      	movs	r3, #0
 80003a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003a6:	1d3b      	adds	r3, r7, #4
 80003a8:	4619      	mov	r1, r3
 80003aa:	4806      	ldr	r0, [pc, #24]	@ (80003c4 <MX_TIM2_Init+0x98>)
 80003ac:	f003 fa62 	bl	8003874 <HAL_TIMEx_MasterConfigSynchronization>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d001      	beq.n	80003ba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80003b6:	f000 f8a7 	bl	8000508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80003ba:	bf00      	nop
 80003bc:	3720      	adds	r7, #32
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	20000050 	.word	0x20000050

080003c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b08a      	sub	sp, #40	@ 0x28
 80003cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ce:	f107 0314 	add.w	r3, r7, #20
 80003d2:	2200      	movs	r2, #0
 80003d4:	601a      	str	r2, [r3, #0]
 80003d6:	605a      	str	r2, [r3, #4]
 80003d8:	609a      	str	r2, [r3, #8]
 80003da:	60da      	str	r2, [r3, #12]
 80003dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003de:	4b47      	ldr	r3, [pc, #284]	@ (80004fc <MX_GPIO_Init+0x134>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	4a46      	ldr	r2, [pc, #280]	@ (80004fc <MX_GPIO_Init+0x134>)
 80003e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80003e8:	6153      	str	r3, [r2, #20]
 80003ea:	4b44      	ldr	r3, [pc, #272]	@ (80004fc <MX_GPIO_Init+0x134>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80003f2:	613b      	str	r3, [r7, #16]
 80003f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003f6:	4b41      	ldr	r3, [pc, #260]	@ (80004fc <MX_GPIO_Init+0x134>)
 80003f8:	695b      	ldr	r3, [r3, #20]
 80003fa:	4a40      	ldr	r2, [pc, #256]	@ (80004fc <MX_GPIO_Init+0x134>)
 80003fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000400:	6153      	str	r3, [r2, #20]
 8000402:	4b3e      	ldr	r3, [pc, #248]	@ (80004fc <MX_GPIO_Init+0x134>)
 8000404:	695b      	ldr	r3, [r3, #20]
 8000406:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800040a:	60fb      	str	r3, [r7, #12]
 800040c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040e:	4b3b      	ldr	r3, [pc, #236]	@ (80004fc <MX_GPIO_Init+0x134>)
 8000410:	695b      	ldr	r3, [r3, #20]
 8000412:	4a3a      	ldr	r2, [pc, #232]	@ (80004fc <MX_GPIO_Init+0x134>)
 8000414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000418:	6153      	str	r3, [r2, #20]
 800041a:	4b38      	ldr	r3, [pc, #224]	@ (80004fc <MX_GPIO_Init+0x134>)
 800041c:	695b      	ldr	r3, [r3, #20]
 800041e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000422:	60bb      	str	r3, [r7, #8]
 8000424:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000426:	4b35      	ldr	r3, [pc, #212]	@ (80004fc <MX_GPIO_Init+0x134>)
 8000428:	695b      	ldr	r3, [r3, #20]
 800042a:	4a34      	ldr	r2, [pc, #208]	@ (80004fc <MX_GPIO_Init+0x134>)
 800042c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000430:	6153      	str	r3, [r2, #20]
 8000432:	4b32      	ldr	r3, [pc, #200]	@ (80004fc <MX_GPIO_Init+0x134>)
 8000434:	695b      	ldr	r3, [r3, #20]
 8000436:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800043a:	607b      	str	r3, [r7, #4]
 800043c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HORN_GPIO_Port, HORN_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000444:	482e      	ldr	r0, [pc, #184]	@ (8000500 <MX_GPIO_Init+0x138>)
 8000446:	f001 fc2b 	bl	8001ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, HEARTHBEAT_Pin|FAN_Pin, GPIO_PIN_RESET);
 800044a:	2200      	movs	r2, #0
 800044c:	2181      	movs	r1, #129	@ 0x81
 800044e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000452:	f001 fc25 	bl	8001ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SIGNAL_LEFT_Pin|SIGNAL_RIGHT_Pin|BRAKE_Pin|BACK_LIGHT_Pin
 8000456:	2200      	movs	r2, #0
 8000458:	f643 4107 	movw	r1, #15367	@ 0x3c07
 800045c:	4829      	ldr	r0, [pc, #164]	@ (8000504 <MX_GPIO_Init+0x13c>)
 800045e:	f001 fc1f 	bl	8001ca0 <HAL_GPIO_WritePin>
                          |FRONT_LIGHT_Pin|CAMERA_Pin|ENABLE_POWER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : HORN_Pin */
  GPIO_InitStruct.Pin = HORN_Pin;
 8000462:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000466:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000468:	2301      	movs	r3, #1
 800046a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046c:	2300      	movs	r3, #0
 800046e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000470:	2300      	movs	r3, #0
 8000472:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(HORN_GPIO_Port, &GPIO_InitStruct);
 8000474:	f107 0314 	add.w	r3, r7, #20
 8000478:	4619      	mov	r1, r3
 800047a:	4821      	ldr	r0, [pc, #132]	@ (8000500 <MX_GPIO_Init+0x138>)
 800047c:	f001 fa7e 	bl	800197c <HAL_GPIO_Init>

  /*Configure GPIO pins : HEARTHBEAT_Pin FAN_Pin */
  GPIO_InitStruct.Pin = HEARTHBEAT_Pin|FAN_Pin;
 8000480:	2381      	movs	r3, #129	@ 0x81
 8000482:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000484:	2301      	movs	r3, #1
 8000486:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000488:	2300      	movs	r3, #0
 800048a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800048c:	2300      	movs	r3, #0
 800048e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000490:	f107 0314 	add.w	r3, r7, #20
 8000494:	4619      	mov	r1, r3
 8000496:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800049a:	f001 fa6f 	bl	800197c <HAL_GPIO_Init>

  /*Configure GPIO pins : SIGNAL_LEFT_Pin SIGNAL_RIGHT_Pin BRAKE_Pin BACK_LIGHT_Pin
                           FRONT_LIGHT_Pin CAMERA_Pin ENABLE_POWER_Pin */
  GPIO_InitStruct.Pin = SIGNAL_LEFT_Pin|SIGNAL_RIGHT_Pin|BRAKE_Pin|BACK_LIGHT_Pin
 800049e:	f643 4307 	movw	r3, #15367	@ 0x3c07
 80004a2:	617b      	str	r3, [r7, #20]
                          |FRONT_LIGHT_Pin|CAMERA_Pin|ENABLE_POWER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a4:	2301      	movs	r3, #1
 80004a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a8:	2300      	movs	r3, #0
 80004aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ac:	2300      	movs	r3, #0
 80004ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004b0:	f107 0314 	add.w	r3, r7, #20
 80004b4:	4619      	mov	r1, r3
 80004b6:	4813      	ldr	r0, [pc, #76]	@ (8000504 <MX_GPIO_Init+0x13c>)
 80004b8:	f001 fa60 	bl	800197c <HAL_GPIO_Init>

  /*Configure GPIO pins : OFFLINE_FRONT_LIGHT_Pin OFFLINE_REVERSE_Pin OFFLINE_CAMERA_Pin OFFLINE_HORN_Pin
                           OFFLINE_SIGNAL_RIGHT_Pin OFFLINE_FAN_Pin OFFLINE_SIGNAL_LEFT_Pin */
  GPIO_InitStruct.Pin = OFFLINE_FRONT_LIGHT_Pin|OFFLINE_REVERSE_Pin|OFFLINE_CAMERA_Pin|OFFLINE_HORN_Pin
 80004bc:	f248 33f0 	movw	r3, #33776	@ 0x83f0
 80004c0:	617b      	str	r3, [r7, #20]
                          |OFFLINE_SIGNAL_RIGHT_Pin|OFFLINE_FAN_Pin|OFFLINE_SIGNAL_LEFT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004c2:	2300      	movs	r3, #0
 80004c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c6:	2300      	movs	r3, #0
 80004c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ca:	f107 0314 	add.w	r3, r7, #20
 80004ce:	4619      	mov	r1, r3
 80004d0:	480c      	ldr	r0, [pc, #48]	@ (8000504 <MX_GPIO_Init+0x13c>)
 80004d2:	f001 fa53 	bl	800197c <HAL_GPIO_Init>

  /*Configure GPIO pins : OFFLINE_BACK_LIGHT_Pin OFFLINE_MODE_Pin OFFLINE_BRAKE_Pin */
  GPIO_InitStruct.Pin = OFFLINE_BACK_LIGHT_Pin|OFFLINE_MODE_Pin|OFFLINE_BRAKE_Pin;
 80004d6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80004da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004dc:	2300      	movs	r3, #0
 80004de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	2300      	movs	r3, #0
 80004e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e4:	f107 0314 	add.w	r3, r7, #20
 80004e8:	4619      	mov	r1, r3
 80004ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004ee:	f001 fa45 	bl	800197c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004f2:	bf00      	nop
 80004f4:	3728      	adds	r7, #40	@ 0x28
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	40021000 	.word	0x40021000
 8000500:	48000800 	.word	0x48000800
 8000504:	48000400 	.word	0x48000400

08000508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800050c:	b672      	cpsid	i
}
 800050e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000510:	bf00      	nop
 8000512:	e7fd      	b.n	8000510 <Error_Handler+0x8>

08000514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800051a:	4b0f      	ldr	r3, [pc, #60]	@ (8000558 <HAL_MspInit+0x44>)
 800051c:	699b      	ldr	r3, [r3, #24]
 800051e:	4a0e      	ldr	r2, [pc, #56]	@ (8000558 <HAL_MspInit+0x44>)
 8000520:	f043 0301 	orr.w	r3, r3, #1
 8000524:	6193      	str	r3, [r2, #24]
 8000526:	4b0c      	ldr	r3, [pc, #48]	@ (8000558 <HAL_MspInit+0x44>)
 8000528:	699b      	ldr	r3, [r3, #24]
 800052a:	f003 0301 	and.w	r3, r3, #1
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000532:	4b09      	ldr	r3, [pc, #36]	@ (8000558 <HAL_MspInit+0x44>)
 8000534:	69db      	ldr	r3, [r3, #28]
 8000536:	4a08      	ldr	r2, [pc, #32]	@ (8000558 <HAL_MspInit+0x44>)
 8000538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800053c:	61d3      	str	r3, [r2, #28]
 800053e:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <HAL_MspInit+0x44>)
 8000540:	69db      	ldr	r3, [r3, #28]
 8000542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000546:	603b      	str	r3, [r7, #0]
 8000548:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800054a:	bf00      	nop
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	40021000 	.word	0x40021000

0800055c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b08a      	sub	sp, #40	@ 0x28
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000564:	f107 0314 	add.w	r3, r7, #20
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a20      	ldr	r2, [pc, #128]	@ (80005fc <HAL_CAN_MspInit+0xa0>)
 800057a:	4293      	cmp	r3, r2
 800057c:	d139      	bne.n	80005f2 <HAL_CAN_MspInit+0x96>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800057e:	4b20      	ldr	r3, [pc, #128]	@ (8000600 <HAL_CAN_MspInit+0xa4>)
 8000580:	69db      	ldr	r3, [r3, #28]
 8000582:	4a1f      	ldr	r2, [pc, #124]	@ (8000600 <HAL_CAN_MspInit+0xa4>)
 8000584:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000588:	61d3      	str	r3, [r2, #28]
 800058a:	4b1d      	ldr	r3, [pc, #116]	@ (8000600 <HAL_CAN_MspInit+0xa4>)
 800058c:	69db      	ldr	r3, [r3, #28]
 800058e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000596:	4b1a      	ldr	r3, [pc, #104]	@ (8000600 <HAL_CAN_MspInit+0xa4>)
 8000598:	695b      	ldr	r3, [r3, #20]
 800059a:	4a19      	ldr	r2, [pc, #100]	@ (8000600 <HAL_CAN_MspInit+0xa4>)
 800059c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005a0:	6153      	str	r3, [r2, #20]
 80005a2:	4b17      	ldr	r3, [pc, #92]	@ (8000600 <HAL_CAN_MspInit+0xa4>)
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005aa:	60fb      	str	r3, [r7, #12]
 80005ac:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80005ae:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80005b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005b4:	2302      	movs	r3, #2
 80005b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	2300      	movs	r3, #0
 80005ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005bc:	2303      	movs	r3, #3
 80005be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80005c0:	2309      	movs	r3, #9
 80005c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c4:	f107 0314 	add.w	r3, r7, #20
 80005c8:	4619      	mov	r1, r3
 80005ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ce:	f001 f9d5 	bl	800197c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 80005d2:	2200      	movs	r2, #0
 80005d4:	2100      	movs	r1, #0
 80005d6:	2015      	movs	r0, #21
 80005d8:	f001 f999 	bl	800190e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 80005dc:	2015      	movs	r0, #21
 80005de:	f001 f9b2 	bl	8001946 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_SCE_IRQn, 0, 0);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2100      	movs	r1, #0
 80005e6:	2016      	movs	r0, #22
 80005e8:	f001 f991 	bl	800190e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 80005ec:	2016      	movs	r0, #22
 80005ee:	f001 f9aa 	bl	8001946 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 80005f2:	bf00      	nop
 80005f4:	3728      	adds	r7, #40	@ 0x28
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	40006400 	.word	0x40006400
 8000600:	40021000 	.word	0x40021000

08000604 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000614:	d113      	bne.n	800063e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000616:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <HAL_TIM_Base_MspInit+0x44>)
 8000618:	69db      	ldr	r3, [r3, #28]
 800061a:	4a0b      	ldr	r2, [pc, #44]	@ (8000648 <HAL_TIM_Base_MspInit+0x44>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	61d3      	str	r3, [r2, #28]
 8000622:	4b09      	ldr	r3, [pc, #36]	@ (8000648 <HAL_TIM_Base_MspInit+0x44>)
 8000624:	69db      	ldr	r3, [r3, #28]
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800062e:	2200      	movs	r2, #0
 8000630:	2100      	movs	r1, #0
 8000632:	201c      	movs	r0, #28
 8000634:	f001 f96b 	bl	800190e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000638:	201c      	movs	r0, #28
 800063a:	f001 f984 	bl	8001946 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800063e:	bf00      	nop
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40021000 	.word	0x40021000

0800064c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <NMI_Handler+0x4>

08000654 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <HardFault_Handler+0x4>

0800065c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <MemManage_Handler+0x4>

08000664 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <BusFault_Handler+0x4>

0800066c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000670:	bf00      	nop
 8000672:	e7fd      	b.n	8000670 <UsageFault_Handler+0x4>

08000674 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr

08000682 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000686:	bf00      	nop
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr

08000690 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr

0800069e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069e:	b580      	push	{r7, lr}
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a2:	f000 fa8b 	bl	8000bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80006b0:	4802      	ldr	r0, [pc, #8]	@ (80006bc <CAN_RX1_IRQHandler+0x10>)
 80006b2:	f000 fe18 	bl	80012e6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000028 	.word	0x20000028

080006c0 <CAN_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN_SCE_IRQHandler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_SCE_IRQn 0 */

  /* USER CODE END CAN_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80006c4:	4802      	ldr	r0, [pc, #8]	@ (80006d0 <CAN_SCE_IRQHandler+0x10>)
 80006c6:	f000 fe0e 	bl	80012e6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_SCE_IRQn 1 */

  /* USER CODE END CAN_SCE_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000028 	.word	0x20000028

080006d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80006d8:	4802      	ldr	r0, [pc, #8]	@ (80006e4 <TIM2_IRQHandler+0x10>)
 80006da:	f002 fda7 	bl	800322c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000050 	.word	0x20000050

080006e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006ec:	4b06      	ldr	r3, [pc, #24]	@ (8000708 <SystemInit+0x20>)
 80006ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006f2:	4a05      	ldr	r2, [pc, #20]	@ (8000708 <SystemInit+0x20>)
 80006f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006fc:	bf00      	nop
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	e000ed00 	.word	0xe000ed00

0800070c <USB_LP_CAN_RX0_IRQHandler>:
#include "main.h"

extern CAN_HandleTypeDef hcan;


void USB_LP_CAN_RX0_IRQHandler(void) {
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0

	static CAN_RxHeaderTypeDef Rx_Dash_Header;
	static uint8_t Rx_Dash_Data[1];

	/* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
	HAL_CAN_IRQHandler(&hcan);
 8000710:	4808      	ldr	r0, [pc, #32]	@ (8000734 <USB_LP_CAN_RX0_IRQHandler+0x28>)
 8000712:	f000 fde8 	bl	80012e6 <HAL_CAN_IRQHandler>
	/* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

	//Get CAN message
	HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &Rx_Dash_Header, Rx_Dash_Data);
 8000716:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <USB_LP_CAN_RX0_IRQHandler+0x2c>)
 8000718:	4a08      	ldr	r2, [pc, #32]	@ (800073c <USB_LP_CAN_RX0_IRQHandler+0x30>)
 800071a:	2100      	movs	r1, #0
 800071c:	4805      	ldr	r0, [pc, #20]	@ (8000734 <USB_LP_CAN_RX0_IRQHandler+0x28>)
 800071e:	f000 fc9a 	bl	8001056 <HAL_CAN_GetRxMessage>
	state.state = Rx_Dash_Data[0];
 8000722:	4b05      	ldr	r3, [pc, #20]	@ (8000738 <USB_LP_CAN_RX0_IRQHandler+0x2c>)
 8000724:	781a      	ldrb	r2, [r3, #0]
 8000726:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <USB_LP_CAN_RX0_IRQHandler+0x34>)
 8000728:	701a      	strb	r2, [r3, #0]
	globals.dash_timeout = 0;
 800072a:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <USB_LP_CAN_RX0_IRQHandler+0x38>)
 800072c:	2200      	movs	r2, #0
 800072e:	705a      	strb	r2, [r3, #1]

	/* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000028 	.word	0x20000028
 8000738:	200000b8 	.word	0x200000b8
 800073c:	2000009c 	.word	0x2000009c
 8000740:	200000c0 	.word	0x200000c0
 8000744:	200000bc 	.word	0x200000bc

08000748 <HAL_TIM_PeriodElapsedCallback>:
sGlobals globals;
aux_state state;

// this is the "main loop" of the code
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // every 10ms
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
	static uint32_t ticks = 0;
	static uint32_t loops = 0;

	// we are flipping the hearthbeat led every 500ms
	// also we could write directly to the registers to save 2 cycles but it's not needed i guess
	HAL_GPIO_WritePin(HEARTHBEAT_GPIO_Port, HEARTHBEAT_Pin, (ticks >= 50));
 8000750:	4b26      	ldr	r3, [pc, #152]	@ (80007ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2b31      	cmp	r3, #49	@ 0x31
 8000756:	bf8c      	ite	hi
 8000758:	2301      	movhi	r3, #1
 800075a:	2300      	movls	r3, #0
 800075c:	b2db      	uxtb	r3, r3
 800075e:	461a      	mov	r2, r3
 8000760:	2101      	movs	r1, #1
 8000762:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000766:	f001 fa9b 	bl	8001ca0 <HAL_GPIO_WritePin>

	// we are calling mode every 5 ticks (50ms)
	if (!(ticks % 5))
 800076a:	4b20      	ldr	r3, [pc, #128]	@ (80007ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800076c:	6819      	ldr	r1, [r3, #0]
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000770:	fba3 2301 	umull	r2, r3, r3, r1
 8000774:	089a      	lsrs	r2, r3, #2
 8000776:	4613      	mov	r3, r2
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	4413      	add	r3, r2
 800077c:	1aca      	subs	r2, r1, r3
 800077e:	2a00      	cmp	r2, #0
 8000780:	d101      	bne.n	8000786 <HAL_TIM_PeriodElapsedCallback+0x3e>
		mode(); // handles offline/online mode switching
 8000782:	f000 f83b 	bl	80007fc <mode>

	// we are calling update every 5 ticks (50ms)
	if (!(ticks % 5))
 8000786:	4b19      	ldr	r3, [pc, #100]	@ (80007ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000788:	6819      	ldr	r1, [r3, #0]
 800078a:	4b19      	ldr	r3, [pc, #100]	@ (80007f0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800078c:	fba3 2301 	umull	r2, r3, r3, r1
 8000790:	089a      	lsrs	r2, r3, #2
 8000792:	4613      	mov	r3, r2
 8000794:	009b      	lsls	r3, r3, #2
 8000796:	4413      	add	r3, r2
 8000798:	1aca      	subs	r2, r1, r3
 800079a:	2a00      	cmp	r2, #0
 800079c:	d101      	bne.n	80007a2 <HAL_TIM_PeriodElapsedCallback+0x5a>
		update(); // updates state(offline), handles logic and outputs to pins
 800079e:	f000 f847 	bl	8000830 <update>

	if (htim->Instance == TIM2) {
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80007aa:	d11a      	bne.n	80007e2 <HAL_TIM_PeriodElapsedCallback+0x9a>
		if(++ticks == 100){
 80007ac:	4b0f      	ldr	r3, [pc, #60]	@ (80007ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	3301      	adds	r3, #1
 80007b2:	4a0e      	ldr	r2, [pc, #56]	@ (80007ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80007b4:	6013      	str	r3, [r2, #0]
 80007b6:	4b0d      	ldr	r3, [pc, #52]	@ (80007ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	2b64      	cmp	r3, #100	@ 0x64
 80007bc:	d107      	bne.n	80007ce <HAL_TIM_PeriodElapsedCallback+0x86>
			ticks = 0;
 80007be:	4b0b      	ldr	r3, [pc, #44]	@ (80007ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
			loops++;
 80007c4:	4b0b      	ldr	r3, [pc, #44]	@ (80007f4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	3301      	adds	r3, #1
 80007ca:	4a0a      	ldr	r2, [pc, #40]	@ (80007f4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80007cc:	6013      	str	r3, [r2, #0]
		}
		if(loops == 2)
 80007ce:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	2b02      	cmp	r3, #2
 80007d4:	d105      	bne.n	80007e2 <HAL_TIM_PeriodElapsedCallback+0x9a>
			HAL_GPIO_WritePin(ENABLE_POWER_GPIO_Port, ENABLE_POWER_Pin, ON);
 80007d6:	2201      	movs	r2, #1
 80007d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007dc:	4806      	ldr	r0, [pc, #24]	@ (80007f8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80007de:	f001 fa5f 	bl	8001ca0 <HAL_GPIO_WritePin>
	}
}
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	200000c4 	.word	0x200000c4
 80007f0:	cccccccd 	.word	0xcccccccd
 80007f4:	200000c8 	.word	0x200000c8
 80007f8:	48000400 	.word	0x48000400

080007fc <mode>:



#include "main.h"

void mode(void){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0

	if(globals.dash_timeout > 10 || HAL_GPIO_ReadPin(OFFLINE_MODE_GPIO_Port, OFFLINE_MODE_GPIO_Port))
 8000800:	4b0a      	ldr	r3, [pc, #40]	@ (800082c <mode+0x30>)
 8000802:	785b      	ldrb	r3, [r3, #1]
 8000804:	2b0a      	cmp	r3, #10
 8000806:	d807      	bhi.n	8000818 <mode+0x1c>
 8000808:	2100      	movs	r1, #0
 800080a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800080e:	f001 fa2f 	bl	8001c70 <HAL_GPIO_ReadPin>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d003      	beq.n	8000820 <mode+0x24>
		globals.mode = OFF;	// no response from the dash for 5s or offline mode is manually set on
 8000818:	4b04      	ldr	r3, [pc, #16]	@ (800082c <mode+0x30>)
 800081a:	2200      	movs	r2, #0
 800081c:	701a      	strb	r2, [r3, #0]
 800081e:	e003      	b.n	8000828 <mode+0x2c>
	else
		globals.mode = ON;
 8000820:	4b02      	ldr	r3, [pc, #8]	@ (800082c <mode+0x30>)
 8000822:	2201      	movs	r2, #1
 8000824:	701a      	strb	r2, [r3, #0]

}
 8000826:	bf00      	nop
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}
 800082c:	200000bc 	.word	0x200000bc

08000830 <update>:


#include "main.h"

// every output is enabled on low so that's why everything is flipped
void update() {
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
	aux_state temp_state;
	// offline mode
	if (!globals.mode) {
 8000836:	4ba4      	ldr	r3, [pc, #656]	@ (8000ac8 <update+0x298>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d176      	bne.n	800092c <update+0xfc>
		temp_state.brake = HAL_GPIO_ReadPin(OFFLINE_BRAKE_GPIO_Port,
 800083e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000842:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000846:	f001 fa13 	bl	8001c70 <HAL_GPIO_ReadPin>
 800084a:	4603      	mov	r3, r0
 800084c:	f003 0301 	and.w	r3, r3, #1
 8000850:	b2da      	uxtb	r2, r3
 8000852:	793b      	ldrb	r3, [r7, #4]
 8000854:	f362 03c3 	bfi	r3, r2, #3, #1
 8000858:	713b      	strb	r3, [r7, #4]
		OFFLINE_BRAKE_Pin);
		temp_state.camera = HAL_GPIO_ReadPin(OFFLINE_CAMERA_GPIO_Port,
 800085a:	2120      	movs	r1, #32
 800085c:	489b      	ldr	r0, [pc, #620]	@ (8000acc <update+0x29c>)
 800085e:	f001 fa07 	bl	8001c70 <HAL_GPIO_ReadPin>
 8000862:	4603      	mov	r3, r0
 8000864:	f003 0301 	and.w	r3, r3, #1
 8000868:	b2da      	uxtb	r2, r3
 800086a:	793b      	ldrb	r3, [r7, #4]
 800086c:	f362 1386 	bfi	r3, r2, #6, #1
 8000870:	713b      	strb	r3, [r7, #4]
		OFFLINE_CAMERA_Pin);
		temp_state.fan = HAL_GPIO_ReadPin(OFFLINE_FAN_GPIO_Port,
 8000872:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000876:	4895      	ldr	r0, [pc, #596]	@ (8000acc <update+0x29c>)
 8000878:	f001 f9fa 	bl	8001c70 <HAL_GPIO_ReadPin>
 800087c:	4603      	mov	r3, r0
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	b2da      	uxtb	r2, r3
 8000884:	793b      	ldrb	r3, [r7, #4]
 8000886:	f362 0382 	bfi	r3, r2, #2, #1
 800088a:	713b      	strb	r3, [r7, #4]
		OFFLINE_FAN_Pin);
		temp_state.horn = HAL_GPIO_ReadPin(OFFLINE_HORN_GPIO_Port,
 800088c:	2140      	movs	r1, #64	@ 0x40
 800088e:	488f      	ldr	r0, [pc, #572]	@ (8000acc <update+0x29c>)
 8000890:	f001 f9ee 	bl	8001c70 <HAL_GPIO_ReadPin>
 8000894:	4603      	mov	r3, r0
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	b2da      	uxtb	r2, r3
 800089c:	793b      	ldrb	r3, [r7, #4]
 800089e:	f362 1304 	bfi	r3, r2, #4, #1
 80008a2:	713b      	strb	r3, [r7, #4]
		OFFLINE_HORN_Pin);
		temp_state.sign_left = HAL_GPIO_ReadPin(OFFLINE_SIGNAL_LEFT_GPIO_Port,
 80008a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008a8:	4888      	ldr	r0, [pc, #544]	@ (8000acc <update+0x29c>)
 80008aa:	f001 f9e1 	bl	8001c70 <HAL_GPIO_ReadPin>
 80008ae:	4603      	mov	r3, r0
 80008b0:	f003 0301 	and.w	r3, r3, #1
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	793b      	ldrb	r3, [r7, #4]
 80008b8:	f362 0300 	bfi	r3, r2, #0, #1
 80008bc:	713b      	strb	r3, [r7, #4]
		OFFLINE_SIGNAL_LEFT_Pin);
		temp_state.sign_right = HAL_GPIO_ReadPin(OFFLINE_SIGNAL_RIGHT_GPIO_Port,
 80008be:	2180      	movs	r1, #128	@ 0x80
 80008c0:	4882      	ldr	r0, [pc, #520]	@ (8000acc <update+0x29c>)
 80008c2:	f001 f9d5 	bl	8001c70 <HAL_GPIO_ReadPin>
 80008c6:	4603      	mov	r3, r0
 80008c8:	f003 0301 	and.w	r3, r3, #1
 80008cc:	b2da      	uxtb	r2, r3
 80008ce:	793b      	ldrb	r3, [r7, #4]
 80008d0:	f362 0341 	bfi	r3, r2, #1, #1
 80008d4:	713b      	strb	r3, [r7, #4]
		OFFLINE_SIGNAL_RIGHT_Pin);
		if (temp_state.sign_left && temp_state.sign_right)
 80008d6:	793b      	ldrb	r3, [r7, #4]
 80008d8:	f003 0301 	and.w	r3, r3, #1
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d009      	beq.n	80008f6 <update+0xc6>
 80008e2:	793b      	ldrb	r3, [r7, #4]
 80008e4:	f003 0302 	and.w	r3, r3, #2
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d003      	beq.n	80008f6 <update+0xc6>
			temp_state.avarie = ON;
 80008ee:	793b      	ldrb	r3, [r7, #4]
 80008f0:	f043 0320 	orr.w	r3, r3, #32
 80008f4:	713b      	strb	r3, [r7, #4]

		// why are the headlights turning on if the brake light is on?
		// i'll just leave it as is and ask later
		if (HAL_GPIO_ReadPin(OFFLINE_FRONT_LIGHT_GPIO_Port,
 80008f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008fa:	4874      	ldr	r0, [pc, #464]	@ (8000acc <update+0x29c>)
 80008fc:	f001 f9b8 	bl	8001c70 <HAL_GPIO_ReadPin>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d108      	bne.n	8000918 <update+0xe8>
				OFFLINE_FRONT_LIGHT_Pin)
				|| HAL_GPIO_ReadPin(OFFLINE_BACK_LIGHT_GPIO_Port,
 8000906:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800090a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800090e:	f001 f9af 	bl	8001c70 <HAL_GPIO_ReadPin>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <update+0xf2>
						OFFLINE_BACK_LIGHT_Pin))
			temp_state.faruri = ON;
 8000918:	793b      	ldrb	r3, [r7, #4]
 800091a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800091e:	713b      	strb	r3, [r7, #4]
 8000920:	e007      	b.n	8000932 <update+0x102>
		else
			temp_state.faruri = OFF;
 8000922:	793b      	ldrb	r3, [r7, #4]
 8000924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000928:	713b      	strb	r3, [r7, #4]
 800092a:	e002      	b.n	8000932 <update+0x102>
	} else { // online mode
		temp_state = state; // we are setting the state we recieved from the dash
 800092c:	4b68      	ldr	r3, [pc, #416]	@ (8000ad0 <update+0x2a0>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	713b      	strb	r3, [r7, #4]

	static uint8_t blinker_counter;

	// handles signals
	// if it needs to be synced when switching from signal to hazzards i will do it
	if (temp_state.avarie) {
 8000932:	793b      	ldrb	r3, [r7, #4]
 8000934:	f003 0320 	and.w	r3, r3, #32
 8000938:	b2db      	uxtb	r3, r3
 800093a:	2b00      	cmp	r3, #0
 800093c:	d026      	beq.n	800098c <update+0x15c>
		// toggle every 500ms
		if (blinker_counter < 10) {
 800093e:	4b65      	ldr	r3, [pc, #404]	@ (8000ad4 <update+0x2a4>)
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	2b09      	cmp	r3, #9
 8000944:	d80a      	bhi.n	800095c <update+0x12c>
			HAL_GPIO_WritePin(SIGNAL_LEFT_GPIO_Port, SIGNAL_LEFT_Pin, OFF);
 8000946:	2200      	movs	r2, #0
 8000948:	2101      	movs	r1, #1
 800094a:	4860      	ldr	r0, [pc, #384]	@ (8000acc <update+0x29c>)
 800094c:	f001 f9a8 	bl	8001ca0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SIGNAL_RIGHT_GPIO_Port, SIGNAL_RIGHT_Pin, OFF);
 8000950:	2200      	movs	r2, #0
 8000952:	2102      	movs	r1, #2
 8000954:	485d      	ldr	r0, [pc, #372]	@ (8000acc <update+0x29c>)
 8000956:	f001 f9a3 	bl	8001ca0 <HAL_GPIO_WritePin>
 800095a:	e009      	b.n	8000970 <update+0x140>
		} else {
			HAL_GPIO_WritePin(SIGNAL_LEFT_GPIO_Port, SIGNAL_LEFT_Pin, ON);
 800095c:	2201      	movs	r2, #1
 800095e:	2101      	movs	r1, #1
 8000960:	485a      	ldr	r0, [pc, #360]	@ (8000acc <update+0x29c>)
 8000962:	f001 f99d 	bl	8001ca0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SIGNAL_RIGHT_GPIO_Port, SIGNAL_RIGHT_Pin, ON);
 8000966:	2201      	movs	r2, #1
 8000968:	2102      	movs	r1, #2
 800096a:	4858      	ldr	r0, [pc, #352]	@ (8000acc <update+0x29c>)
 800096c:	f001 f998 	bl	8001ca0 <HAL_GPIO_WritePin>
		}
		if (++blinker_counter == 20)
 8000970:	4b58      	ldr	r3, [pc, #352]	@ (8000ad4 <update+0x2a4>)
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	3301      	adds	r3, #1
 8000976:	b2da      	uxtb	r2, r3
 8000978:	4b56      	ldr	r3, [pc, #344]	@ (8000ad4 <update+0x2a4>)
 800097a:	701a      	strb	r2, [r3, #0]
 800097c:	4b55      	ldr	r3, [pc, #340]	@ (8000ad4 <update+0x2a4>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b14      	cmp	r3, #20
 8000982:	d156      	bne.n	8000a32 <update+0x202>
			blinker_counter = 0;
 8000984:	4b53      	ldr	r3, [pc, #332]	@ (8000ad4 <update+0x2a4>)
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]
 800098a:	e052      	b.n	8000a32 <update+0x202>
	} else if (temp_state.sign_left) { // only signal left
 800098c:	793b      	ldrb	r3, [r7, #4]
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	b2db      	uxtb	r3, r3
 8000994:	2b00      	cmp	r3, #0
 8000996:	d01c      	beq.n	80009d2 <update+0x1a2>
		// toggle every 500ms
		if (blinker_counter < 10) {
 8000998:	4b4e      	ldr	r3, [pc, #312]	@ (8000ad4 <update+0x2a4>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	2b09      	cmp	r3, #9
 800099e:	d805      	bhi.n	80009ac <update+0x17c>
			HAL_GPIO_WritePin(SIGNAL_LEFT_GPIO_Port, SIGNAL_LEFT_Pin, OFF);
 80009a0:	2200      	movs	r2, #0
 80009a2:	2101      	movs	r1, #1
 80009a4:	4849      	ldr	r0, [pc, #292]	@ (8000acc <update+0x29c>)
 80009a6:	f001 f97b 	bl	8001ca0 <HAL_GPIO_WritePin>
 80009aa:	e004      	b.n	80009b6 <update+0x186>
		} else {
			HAL_GPIO_WritePin(SIGNAL_LEFT_GPIO_Port, SIGNAL_LEFT_Pin, ON);
 80009ac:	2201      	movs	r2, #1
 80009ae:	2101      	movs	r1, #1
 80009b0:	4846      	ldr	r0, [pc, #280]	@ (8000acc <update+0x29c>)
 80009b2:	f001 f975 	bl	8001ca0 <HAL_GPIO_WritePin>
		}
		if (++blinker_counter == 20)
 80009b6:	4b47      	ldr	r3, [pc, #284]	@ (8000ad4 <update+0x2a4>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	3301      	adds	r3, #1
 80009bc:	b2da      	uxtb	r2, r3
 80009be:	4b45      	ldr	r3, [pc, #276]	@ (8000ad4 <update+0x2a4>)
 80009c0:	701a      	strb	r2, [r3, #0]
 80009c2:	4b44      	ldr	r3, [pc, #272]	@ (8000ad4 <update+0x2a4>)
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b14      	cmp	r3, #20
 80009c8:	d133      	bne.n	8000a32 <update+0x202>
			blinker_counter = 0;
 80009ca:	4b42      	ldr	r3, [pc, #264]	@ (8000ad4 <update+0x2a4>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]
 80009d0:	e02f      	b.n	8000a32 <update+0x202>

	} else if (temp_state.sign_right) { // only signal right
 80009d2:	793b      	ldrb	r3, [r7, #4]
 80009d4:	f003 0302 	and.w	r3, r3, #2
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d01c      	beq.n	8000a18 <update+0x1e8>
		// toggle every 500ms
		if (blinker_counter < 10) {
 80009de:	4b3d      	ldr	r3, [pc, #244]	@ (8000ad4 <update+0x2a4>)
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	2b09      	cmp	r3, #9
 80009e4:	d805      	bhi.n	80009f2 <update+0x1c2>
			HAL_GPIO_WritePin(SIGNAL_RIGHT_GPIO_Port, SIGNAL_RIGHT_Pin, OFF);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2102      	movs	r1, #2
 80009ea:	4838      	ldr	r0, [pc, #224]	@ (8000acc <update+0x29c>)
 80009ec:	f001 f958 	bl	8001ca0 <HAL_GPIO_WritePin>
 80009f0:	e004      	b.n	80009fc <update+0x1cc>
		} else {
			HAL_GPIO_WritePin(SIGNAL_RIGHT_GPIO_Port, SIGNAL_RIGHT_Pin, ON);
 80009f2:	2201      	movs	r2, #1
 80009f4:	2102      	movs	r1, #2
 80009f6:	4835      	ldr	r0, [pc, #212]	@ (8000acc <update+0x29c>)
 80009f8:	f001 f952 	bl	8001ca0 <HAL_GPIO_WritePin>
		}
		if (++blinker_counter == 20)
 80009fc:	4b35      	ldr	r3, [pc, #212]	@ (8000ad4 <update+0x2a4>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	3301      	adds	r3, #1
 8000a02:	b2da      	uxtb	r2, r3
 8000a04:	4b33      	ldr	r3, [pc, #204]	@ (8000ad4 <update+0x2a4>)
 8000a06:	701a      	strb	r2, [r3, #0]
 8000a08:	4b32      	ldr	r3, [pc, #200]	@ (8000ad4 <update+0x2a4>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b14      	cmp	r3, #20
 8000a0e:	d110      	bne.n	8000a32 <update+0x202>
			blinker_counter = 0;
 8000a10:	4b30      	ldr	r3, [pc, #192]	@ (8000ad4 <update+0x2a4>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	701a      	strb	r2, [r3, #0]
 8000a16:	e00c      	b.n	8000a32 <update+0x202>

	} else { // no hazzards no signal
		HAL_GPIO_WritePin(SIGNAL_LEFT_GPIO_Port, SIGNAL_LEFT_Pin, ON);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	2101      	movs	r1, #1
 8000a1c:	482b      	ldr	r0, [pc, #172]	@ (8000acc <update+0x29c>)
 8000a1e:	f001 f93f 	bl	8001ca0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SIGNAL_RIGHT_GPIO_Port, SIGNAL_RIGHT_Pin, ON);
 8000a22:	2201      	movs	r2, #1
 8000a24:	2102      	movs	r1, #2
 8000a26:	4829      	ldr	r0, [pc, #164]	@ (8000acc <update+0x29c>)
 8000a28:	f001 f93a 	bl	8001ca0 <HAL_GPIO_WritePin>
		blinker_counter = 0;
 8000a2c:	4b29      	ldr	r3, [pc, #164]	@ (8000ad4 <update+0x2a4>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	701a      	strb	r2, [r3, #0]
	}

	HAL_GPIO_WritePin(HORN_GPIO_Port, HORN_Pin, (!temp_state.horn));
 8000a32:	793b      	ldrb	r3, [r7, #4]
 8000a34:	f003 0310 	and.w	r3, r3, #16
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	bf0c      	ite	eq
 8000a3e:	2301      	moveq	r3, #1
 8000a40:	2300      	movne	r3, #0
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	461a      	mov	r2, r3
 8000a46:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a4a:	4823      	ldr	r0, [pc, #140]	@ (8000ad8 <update+0x2a8>)
 8000a4c:	f001 f928 	bl	8001ca0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CAMERA_GPIO_Port, CAMERA_Pin, (!temp_state.camera));
 8000a50:	793b      	ldrb	r3, [r7, #4]
 8000a52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a56:	b2db      	uxtb	r3, r3
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	bf0c      	ite	eq
 8000a5c:	2301      	moveq	r3, #1
 8000a5e:	2300      	movne	r3, #0
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	461a      	mov	r2, r3
 8000a64:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a68:	4818      	ldr	r0, [pc, #96]	@ (8000acc <update+0x29c>)
 8000a6a:	f001 f919 	bl	8001ca0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, (!temp_state.fan));
 8000a6e:	793b      	ldrb	r3, [r7, #4]
 8000a70:	f003 0304 	and.w	r3, r3, #4
 8000a74:	b2db      	uxtb	r3, r3
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	bf0c      	ite	eq
 8000a7a:	2301      	moveq	r3, #1
 8000a7c:	2300      	movne	r3, #0
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	461a      	mov	r2, r3
 8000a82:	2180      	movs	r1, #128	@ 0x80
 8000a84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a88:	f001 f90a 	bl	8001ca0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BRAKE_GPIO_Port, BRAKE_Pin, (!temp_state.brake));
 8000a8c:	793b      	ldrb	r3, [r7, #4]
 8000a8e:	f003 0308 	and.w	r3, r3, #8
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	bf0c      	ite	eq
 8000a98:	2301      	moveq	r3, #1
 8000a9a:	2300      	movne	r3, #0
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	2104      	movs	r1, #4
 8000aa2:	480a      	ldr	r0, [pc, #40]	@ (8000acc <update+0x29c>)
 8000aa4:	f001 f8fc 	bl	8001ca0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FRONT_LIGHT_GPIO_Port, FRONT_LIGHT_Pin, (!temp_state.faruri));
 8000aa8:	793b      	ldrb	r3, [r7, #4]
 8000aaa:	b25b      	sxtb	r3, r3
 8000aac:	43db      	mvns	r3, r3
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	09db      	lsrs	r3, r3, #7
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000aba:	4804      	ldr	r0, [pc, #16]	@ (8000acc <update+0x29c>)
 8000abc:	f001 f8f0 	bl	8001ca0 <HAL_GPIO_WritePin>
}
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	200000bc 	.word	0x200000bc
 8000acc:	48000400 	.word	0x48000400
 8000ad0:	200000c0 	.word	0x200000c0
 8000ad4:	200000cc 	.word	0x200000cc
 8000ad8:	48000800 	.word	0x48000800

08000adc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000adc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b14 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ae0:	f7ff fe02 	bl	80006e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ae4:	480c      	ldr	r0, [pc, #48]	@ (8000b18 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ae6:	490d      	ldr	r1, [pc, #52]	@ (8000b1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8000b20 <LoopForever+0xe>)
  movs r3, #0
 8000aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aec:	e002      	b.n	8000af4 <LoopCopyDataInit>

08000aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000af2:	3304      	adds	r3, #4

08000af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af8:	d3f9      	bcc.n	8000aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000afa:	4a0a      	ldr	r2, [pc, #40]	@ (8000b24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000afc:	4c0a      	ldr	r4, [pc, #40]	@ (8000b28 <LoopForever+0x16>)
  movs r3, #0
 8000afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b00:	e001      	b.n	8000b06 <LoopFillZerobss>

08000b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b04:	3204      	adds	r2, #4

08000b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b08:	d3fb      	bcc.n	8000b02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b0a:	f002 ff59 	bl	80039c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b0e:	f7ff fb5b 	bl	80001c8 <main>

08000b12 <LoopForever>:

LoopForever:
    b LoopForever
 8000b12:	e7fe      	b.n	8000b12 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b14:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b1c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b20:	08003a58 	.word	0x08003a58
  ldr r2, =_sbss
 8000b24:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b28:	200000d4 	.word	0x200000d4

08000b2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b2c:	e7fe      	b.n	8000b2c <ADC1_2_IRQHandler>
	...

08000b30 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b34:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <HAL_Init+0x28>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a07      	ldr	r2, [pc, #28]	@ (8000b58 <HAL_Init+0x28>)
 8000b3a:	f043 0310 	orr.w	r3, r3, #16
 8000b3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b40:	2003      	movs	r0, #3
 8000b42:	f000 fed9 	bl	80018f8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b46:	200f      	movs	r0, #15
 8000b48:	f000 f808 	bl	8000b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b4c:	f7ff fce2 	bl	8000514 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b50:	2300      	movs	r3, #0
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40022000 	.word	0x40022000

08000b5c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b64:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <HAL_InitTick+0x54>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <HAL_InitTick+0x58>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f000 fef1 	bl	8001962 <HAL_SYSTICK_Config>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e00e      	b.n	8000ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2b0f      	cmp	r3, #15
 8000b8e:	d80a      	bhi.n	8000ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b90:	2200      	movs	r2, #0
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b98:	f000 feb9 	bl	800190e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b9c:	4a06      	ldr	r2, [pc, #24]	@ (8000bb8 <HAL_InitTick+0x5c>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e000      	b.n	8000ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20000000 	.word	0x20000000
 8000bb4:	20000008 	.word	0x20000008
 8000bb8:	20000004 	.word	0x20000004

08000bbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	@ (8000bdc <HAL_IncTick+0x20>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <HAL_IncTick+0x24>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4413      	add	r3, r2
 8000bcc:	4a04      	ldr	r2, [pc, #16]	@ (8000be0 <HAL_IncTick+0x24>)
 8000bce:	6013      	str	r3, [r2, #0]
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	20000008 	.word	0x20000008
 8000be0:	200000d0 	.word	0x200000d0

08000be4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  return uwTick;  
 8000be8:	4b03      	ldr	r3, [pc, #12]	@ (8000bf8 <HAL_GetTick+0x14>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	200000d0 	.word	0x200000d0

08000bfc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c04:	f7ff ffee 	bl	8000be4 <HAL_GetTick>
 8000c08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c14:	d005      	beq.n	8000c22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c16:	4b0a      	ldr	r3, [pc, #40]	@ (8000c40 <HAL_Delay+0x44>)
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	4413      	add	r3, r2
 8000c20:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c22:	bf00      	nop
 8000c24:	f7ff ffde 	bl	8000be4 <HAL_GetTick>
 8000c28:	4602      	mov	r2, r0
 8000c2a:	68bb      	ldr	r3, [r7, #8]
 8000c2c:	1ad3      	subs	r3, r2, r3
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d8f7      	bhi.n	8000c24 <HAL_Delay+0x28>
  {
  }
}
 8000c34:	bf00      	nop
 8000c36:	bf00      	nop
 8000c38:	3710      	adds	r7, #16
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000008 	.word	0x20000008

08000c44 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d101      	bne.n	8000c56 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e0ed      	b.n	8000e32 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d102      	bne.n	8000c68 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f7ff fc7a 	bl	800055c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f042 0201 	orr.w	r2, r2, #1
 8000c76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c78:	f7ff ffb4 	bl	8000be4 <HAL_GetTick>
 8000c7c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c7e:	e012      	b.n	8000ca6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c80:	f7ff ffb0 	bl	8000be4 <HAL_GetTick>
 8000c84:	4602      	mov	r2, r0
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	2b0a      	cmp	r3, #10
 8000c8c:	d90b      	bls.n	8000ca6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c92:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2205      	movs	r2, #5
 8000c9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e0c5      	b.n	8000e32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f003 0301 	and.w	r3, r3, #1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d0e5      	beq.n	8000c80 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f022 0202 	bic.w	r2, r2, #2
 8000cc2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cc4:	f7ff ff8e 	bl	8000be4 <HAL_GetTick>
 8000cc8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cca:	e012      	b.n	8000cf2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ccc:	f7ff ff8a 	bl	8000be4 <HAL_GetTick>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	2b0a      	cmp	r3, #10
 8000cd8:	d90b      	bls.n	8000cf2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cde:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2205      	movs	r2, #5
 8000cea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e09f      	b.n	8000e32 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f003 0302 	and.w	r3, r3, #2
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d1e5      	bne.n	8000ccc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	7e1b      	ldrb	r3, [r3, #24]
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d108      	bne.n	8000d1a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	e007      	b.n	8000d2a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000d28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	7e5b      	ldrb	r3, [r3, #25]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d108      	bne.n	8000d44 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	e007      	b.n	8000d54 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d52:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	7e9b      	ldrb	r3, [r3, #26]
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d108      	bne.n	8000d6e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f042 0220 	orr.w	r2, r2, #32
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	e007      	b.n	8000d7e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f022 0220 	bic.w	r2, r2, #32
 8000d7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	7edb      	ldrb	r3, [r3, #27]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d108      	bne.n	8000d98 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f022 0210 	bic.w	r2, r2, #16
 8000d94:	601a      	str	r2, [r3, #0]
 8000d96:	e007      	b.n	8000da8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f042 0210 	orr.w	r2, r2, #16
 8000da6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	7f1b      	ldrb	r3, [r3, #28]
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d108      	bne.n	8000dc2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	681a      	ldr	r2, [r3, #0]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f042 0208 	orr.w	r2, r2, #8
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	e007      	b.n	8000dd2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f022 0208 	bic.w	r2, r2, #8
 8000dd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	7f5b      	ldrb	r3, [r3, #29]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d108      	bne.n	8000dec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f042 0204 	orr.w	r2, r2, #4
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	e007      	b.n	8000dfc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f022 0204 	bic.w	r2, r2, #4
 8000dfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	689a      	ldr	r2, [r3, #8]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	431a      	orrs	r2, r3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	691b      	ldr	r3, [r3, #16]
 8000e0a:	431a      	orrs	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	695b      	ldr	r3, [r3, #20]
 8000e10:	ea42 0103 	orr.w	r1, r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	1e5a      	subs	r2, r3, #1
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2200      	movs	r2, #0
 8000e26:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3710      	adds	r7, #16
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000e3a:	b480      	push	{r7}
 8000e3c:	b087      	sub	sp, #28
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	6078      	str	r0, [r7, #4]
 8000e42:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e50:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e52:	7cfb      	ldrb	r3, [r7, #19]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d003      	beq.n	8000e60 <HAL_CAN_ConfigFilter+0x26>
 8000e58:	7cfb      	ldrb	r3, [r7, #19]
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	f040 80aa 	bne.w	8000fb4 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e66:	f043 0201 	orr.w	r2, r3, #1
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	695b      	ldr	r3, [r3, #20]
 8000e74:	f003 031f 	and.w	r3, r3, #31
 8000e78:	2201      	movs	r2, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	401a      	ands	r2, r3
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d123      	bne.n	8000ee2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	43db      	mvns	r3, r3
 8000ea4:	401a      	ands	r2, r3
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eb8:	683a      	ldr	r2, [r7, #0]
 8000eba:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ebc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	3248      	adds	r2, #72	@ 0x48
 8000ec2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	689b      	ldr	r3, [r3, #8]
 8000eca:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ed6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ed8:	6979      	ldr	r1, [r7, #20]
 8000eda:	3348      	adds	r3, #72	@ 0x48
 8000edc:	00db      	lsls	r3, r3, #3
 8000ede:	440b      	add	r3, r1
 8000ee0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	69db      	ldr	r3, [r3, #28]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d122      	bne.n	8000f30 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	431a      	orrs	r2, r3
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f06:	683a      	ldr	r2, [r7, #0]
 8000f08:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f0a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	3248      	adds	r2, #72	@ 0x48
 8000f10:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	689b      	ldr	r3, [r3, #8]
 8000f18:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	68db      	ldr	r3, [r3, #12]
 8000f1e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f24:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f26:	6979      	ldr	r1, [r7, #20]
 8000f28:	3348      	adds	r3, #72	@ 0x48
 8000f2a:	00db      	lsls	r3, r3, #3
 8000f2c:	440b      	add	r3, r1
 8000f2e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d109      	bne.n	8000f4c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	43db      	mvns	r3, r3
 8000f42:	401a      	ands	r2, r3
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000f4a:	e007      	b.n	8000f5c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	431a      	orrs	r2, r3
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	691b      	ldr	r3, [r3, #16]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d109      	bne.n	8000f78 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	43db      	mvns	r3, r3
 8000f6e:	401a      	ands	r2, r3
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000f76:	e007      	b.n	8000f88 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	431a      	orrs	r2, r3
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	6a1b      	ldr	r3, [r3, #32]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d107      	bne.n	8000fa0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	431a      	orrs	r2, r3
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000fa6:	f023 0201 	bic.w	r2, r3, #1
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	e006      	b.n	8000fc2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fb8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
  }
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	371c      	adds	r7, #28
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b084      	sub	sp, #16
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	2b01      	cmp	r3, #1
 8000fe0:	d12e      	bne.n	8001040 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2202      	movs	r2, #2
 8000fe6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f022 0201 	bic.w	r2, r2, #1
 8000ff8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000ffa:	f7ff fdf3 	bl	8000be4 <HAL_GetTick>
 8000ffe:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001000:	e012      	b.n	8001028 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001002:	f7ff fdef 	bl	8000be4 <HAL_GetTick>
 8001006:	4602      	mov	r2, r0
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	2b0a      	cmp	r3, #10
 800100e:	d90b      	bls.n	8001028 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001014:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2205      	movs	r2, #5
 8001020:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	e012      	b.n	800104e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1e5      	bne.n	8001002 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2200      	movs	r2, #0
 800103a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800103c:	2300      	movs	r3, #0
 800103e:	e006      	b.n	800104e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001044:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800104c:	2301      	movs	r3, #1
  }
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001056:	b480      	push	{r7}
 8001058:	b087      	sub	sp, #28
 800105a:	af00      	add	r7, sp, #0
 800105c:	60f8      	str	r0, [r7, #12]
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	607a      	str	r2, [r7, #4]
 8001062:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f893 3020 	ldrb.w	r3, [r3, #32]
 800106a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800106c:	7dfb      	ldrb	r3, [r7, #23]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d003      	beq.n	800107a <HAL_CAN_GetRxMessage+0x24>
 8001072:	7dfb      	ldrb	r3, [r7, #23]
 8001074:	2b02      	cmp	r3, #2
 8001076:	f040 8103 	bne.w	8001280 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d10e      	bne.n	800109e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	f003 0303 	and.w	r3, r3, #3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d116      	bne.n	80010bc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001092:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e0f7      	b.n	800128e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	691b      	ldr	r3, [r3, #16]
 80010a4:	f003 0303 	and.w	r3, r3, #3
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d107      	bne.n	80010bc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e0e8      	b.n	800128e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	331b      	adds	r3, #27
 80010c4:	011b      	lsls	r3, r3, #4
 80010c6:	4413      	add	r3, r2
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0204 	and.w	r2, r3, #4
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d10c      	bne.n	80010f4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	331b      	adds	r3, #27
 80010e2:	011b      	lsls	r3, r3, #4
 80010e4:	4413      	add	r3, r2
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	0d5b      	lsrs	r3, r3, #21
 80010ea:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	601a      	str	r2, [r3, #0]
 80010f2:	e00b      	b.n	800110c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	331b      	adds	r3, #27
 80010fc:	011b      	lsls	r3, r3, #4
 80010fe:	4413      	add	r3, r2
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	08db      	lsrs	r3, r3, #3
 8001104:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	331b      	adds	r3, #27
 8001114:	011b      	lsls	r3, r3, #4
 8001116:	4413      	add	r3, r2
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0202 	and.w	r2, r3, #2
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	331b      	adds	r3, #27
 800112a:	011b      	lsls	r3, r3, #4
 800112c:	4413      	add	r3, r2
 800112e:	3304      	adds	r3, #4
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0308 	and.w	r3, r3, #8
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2208      	movs	r2, #8
 800113e:	611a      	str	r2, [r3, #16]
 8001140:	e00b      	b.n	800115a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	331b      	adds	r3, #27
 800114a:	011b      	lsls	r3, r3, #4
 800114c:	4413      	add	r3, r2
 800114e:	3304      	adds	r3, #4
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 020f 	and.w	r2, r3, #15
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	331b      	adds	r3, #27
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	4413      	add	r3, r2
 8001166:	3304      	adds	r3, #4
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	0a1b      	lsrs	r3, r3, #8
 800116c:	b2da      	uxtb	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	331b      	adds	r3, #27
 800117a:	011b      	lsls	r3, r3, #4
 800117c:	4413      	add	r3, r2
 800117e:	3304      	adds	r3, #4
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	0c1b      	lsrs	r3, r3, #16
 8001184:	b29a      	uxth	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	011b      	lsls	r3, r3, #4
 8001192:	4413      	add	r3, r2
 8001194:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	b2da      	uxtb	r2, r3
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	4413      	add	r3, r2
 80011aa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	0a1a      	lsrs	r2, r3, #8
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	3301      	adds	r3, #1
 80011b6:	b2d2      	uxtb	r2, r2
 80011b8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	011b      	lsls	r3, r3, #4
 80011c2:	4413      	add	r3, r2
 80011c4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	0c1a      	lsrs	r2, r3, #16
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	3302      	adds	r3, #2
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	011b      	lsls	r3, r3, #4
 80011dc:	4413      	add	r3, r2
 80011de:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	0e1a      	lsrs	r2, r3, #24
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	3303      	adds	r3, #3
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	4413      	add	r3, r2
 80011f8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	3304      	adds	r3, #4
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	011b      	lsls	r3, r3, #4
 800120e:	4413      	add	r3, r2
 8001210:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	0a1a      	lsrs	r2, r3, #8
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	3305      	adds	r3, #5
 800121c:	b2d2      	uxtb	r2, r2
 800121e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	011b      	lsls	r3, r3, #4
 8001228:	4413      	add	r3, r2
 800122a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	0c1a      	lsrs	r2, r3, #16
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	3306      	adds	r3, #6
 8001236:	b2d2      	uxtb	r2, r2
 8001238:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	011b      	lsls	r3, r3, #4
 8001242:	4413      	add	r3, r2
 8001244:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	0e1a      	lsrs	r2, r3, #24
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	3307      	adds	r3, #7
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d108      	bne.n	800126c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	68da      	ldr	r2, [r3, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f042 0220 	orr.w	r2, r2, #32
 8001268:	60da      	str	r2, [r3, #12]
 800126a:	e007      	b.n	800127c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	691a      	ldr	r2, [r3, #16]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f042 0220 	orr.w	r2, r2, #32
 800127a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800127c:	2300      	movs	r3, #0
 800127e:	e006      	b.n	800128e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001284:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
  }
}
 800128e:	4618      	mov	r0, r3
 8001290:	371c      	adds	r7, #28
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr

0800129a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800129a:	b480      	push	{r7}
 800129c:	b085      	sub	sp, #20
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]
 80012a2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012aa:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d002      	beq.n	80012b8 <HAL_CAN_ActivateNotification+0x1e>
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d109      	bne.n	80012cc <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	6959      	ldr	r1, [r3, #20]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	683a      	ldr	r2, [r7, #0]
 80012c4:	430a      	orrs	r2, r1
 80012c6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80012c8:	2300      	movs	r3, #0
 80012ca:	e006      	b.n	80012da <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
  }
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3714      	adds	r7, #20
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr

080012e6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b08a      	sub	sp, #40	@ 0x28
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	691b      	ldr	r3, [r3, #16]
 8001318:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001322:	6a3b      	ldr	r3, [r7, #32]
 8001324:	f003 0301 	and.w	r3, r3, #1
 8001328:	2b00      	cmp	r3, #0
 800132a:	d07c      	beq.n	8001426 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800132c:	69bb      	ldr	r3, [r7, #24]
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	2b00      	cmp	r3, #0
 8001334:	d023      	beq.n	800137e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2201      	movs	r2, #1
 800133c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f000 f983 	bl	8001654 <HAL_CAN_TxMailbox0CompleteCallback>
 800134e:	e016      	b.n	800137e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	f003 0304 	and.w	r3, r3, #4
 8001356:	2b00      	cmp	r3, #0
 8001358:	d004      	beq.n	8001364 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001360:	627b      	str	r3, [r7, #36]	@ 0x24
 8001362:	e00c      	b.n	800137e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	f003 0308 	and.w	r3, r3, #8
 800136a:	2b00      	cmp	r3, #0
 800136c:	d004      	beq.n	8001378 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800136e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001370:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001374:	627b      	str	r3, [r7, #36]	@ 0x24
 8001376:	e002      	b.n	800137e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f000 f989 	bl	8001690 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001384:	2b00      	cmp	r3, #0
 8001386:	d024      	beq.n	80013d2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001390:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001398:	2b00      	cmp	r3, #0
 800139a:	d003      	beq.n	80013a4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f000 f963 	bl	8001668 <HAL_CAN_TxMailbox1CompleteCallback>
 80013a2:	e016      	b.n	80013d2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80013a4:	69bb      	ldr	r3, [r7, #24]
 80013a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d004      	beq.n	80013b8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80013ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80013b6:	e00c      	b.n	80013d2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d004      	beq.n	80013cc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80013c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013ca:	e002      	b.n	80013d2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f000 f969 	bl	80016a4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d024      	beq.n	8001426 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013e4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d003      	beq.n	80013f8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f000 f943 	bl	800167c <HAL_CAN_TxMailbox2CompleteCallback>
 80013f6:	e016      	b.n	8001426 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d004      	beq.n	800140c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
 800140a:	e00c      	b.n	8001426 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d004      	beq.n	8001420 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001418:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800141c:	627b      	str	r3, [r7, #36]	@ 0x24
 800141e:	e002      	b.n	8001426 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f000 f949 	bl	80016b8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001426:	6a3b      	ldr	r3, [r7, #32]
 8001428:	f003 0308 	and.w	r3, r3, #8
 800142c:	2b00      	cmp	r3, #0
 800142e:	d00c      	beq.n	800144a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	2b00      	cmp	r3, #0
 8001438:	d007      	beq.n	800144a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800143a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800143c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001440:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2210      	movs	r2, #16
 8001448:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800144a:	6a3b      	ldr	r3, [r7, #32]
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00b      	beq.n	800146c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	f003 0308 	and.w	r3, r3, #8
 800145a:	2b00      	cmp	r3, #0
 800145c:	d006      	beq.n	800146c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	2208      	movs	r2, #8
 8001464:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 f93a 	bl	80016e0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800146c:	6a3b      	ldr	r3, [r7, #32]
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d009      	beq.n	800148a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	f003 0303 	and.w	r3, r3, #3
 8001480:	2b00      	cmp	r3, #0
 8001482:	d002      	beq.n	800148a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f000 f921 	bl	80016cc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800148a:	6a3b      	ldr	r3, [r7, #32]
 800148c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00c      	beq.n	80014ae <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	f003 0310 	and.w	r3, r3, #16
 800149a:	2b00      	cmp	r3, #0
 800149c:	d007      	beq.n	80014ae <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800149e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014a4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2210      	movs	r2, #16
 80014ac:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80014ae:	6a3b      	ldr	r3, [r7, #32]
 80014b0:	f003 0320 	and.w	r3, r3, #32
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d00b      	beq.n	80014d0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	f003 0308 	and.w	r3, r3, #8
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	2208      	movs	r2, #8
 80014c8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f000 f91c 	bl	8001708 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80014d0:	6a3b      	ldr	r3, [r7, #32]
 80014d2:	f003 0310 	and.w	r3, r3, #16
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d009      	beq.n	80014ee <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	f003 0303 	and.w	r3, r3, #3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d002      	beq.n	80014ee <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 f903 	bl	80016f4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80014ee:	6a3b      	ldr	r3, [r7, #32]
 80014f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d00b      	beq.n	8001510 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f003 0310 	and.w	r3, r3, #16
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d006      	beq.n	8001510 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2210      	movs	r2, #16
 8001508:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f000 f906 	bl	800171c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001510:	6a3b      	ldr	r3, [r7, #32]
 8001512:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001516:	2b00      	cmp	r3, #0
 8001518:	d00b      	beq.n	8001532 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	f003 0308 	and.w	r3, r3, #8
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2208      	movs	r2, #8
 800152a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f000 f8ff 	bl	8001730 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001532:	6a3b      	ldr	r3, [r7, #32]
 8001534:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001538:	2b00      	cmp	r3, #0
 800153a:	d07b      	beq.n	8001634 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	f003 0304 	and.w	r3, r3, #4
 8001542:	2b00      	cmp	r3, #0
 8001544:	d072      	beq.n	800162c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001546:	6a3b      	ldr	r3, [r7, #32]
 8001548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800154c:	2b00      	cmp	r3, #0
 800154e:	d008      	beq.n	8001562 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001556:	2b00      	cmp	r3, #0
 8001558:	d003      	beq.n	8001562 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800155a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001562:	6a3b      	ldr	r3, [r7, #32]
 8001564:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001568:	2b00      	cmp	r3, #0
 800156a:	d008      	beq.n	800157e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001578:	f043 0302 	orr.w	r3, r3, #2
 800157c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800157e:	6a3b      	ldr	r3, [r7, #32]
 8001580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001584:	2b00      	cmp	r3, #0
 8001586:	d008      	beq.n	800159a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800158e:	2b00      	cmp	r3, #0
 8001590:	d003      	beq.n	800159a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800159a:	6a3b      	ldr	r3, [r7, #32]
 800159c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d043      	beq.n	800162c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d03e      	beq.n	800162c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80015b4:	2b60      	cmp	r3, #96	@ 0x60
 80015b6:	d02b      	beq.n	8001610 <HAL_CAN_IRQHandler+0x32a>
 80015b8:	2b60      	cmp	r3, #96	@ 0x60
 80015ba:	d82e      	bhi.n	800161a <HAL_CAN_IRQHandler+0x334>
 80015bc:	2b50      	cmp	r3, #80	@ 0x50
 80015be:	d022      	beq.n	8001606 <HAL_CAN_IRQHandler+0x320>
 80015c0:	2b50      	cmp	r3, #80	@ 0x50
 80015c2:	d82a      	bhi.n	800161a <HAL_CAN_IRQHandler+0x334>
 80015c4:	2b40      	cmp	r3, #64	@ 0x40
 80015c6:	d019      	beq.n	80015fc <HAL_CAN_IRQHandler+0x316>
 80015c8:	2b40      	cmp	r3, #64	@ 0x40
 80015ca:	d826      	bhi.n	800161a <HAL_CAN_IRQHandler+0x334>
 80015cc:	2b30      	cmp	r3, #48	@ 0x30
 80015ce:	d010      	beq.n	80015f2 <HAL_CAN_IRQHandler+0x30c>
 80015d0:	2b30      	cmp	r3, #48	@ 0x30
 80015d2:	d822      	bhi.n	800161a <HAL_CAN_IRQHandler+0x334>
 80015d4:	2b10      	cmp	r3, #16
 80015d6:	d002      	beq.n	80015de <HAL_CAN_IRQHandler+0x2f8>
 80015d8:	2b20      	cmp	r3, #32
 80015da:	d005      	beq.n	80015e8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80015dc:	e01d      	b.n	800161a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80015de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e0:	f043 0308 	orr.w	r3, r3, #8
 80015e4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015e6:	e019      	b.n	800161c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80015e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ea:	f043 0310 	orr.w	r3, r3, #16
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015f0:	e014      	b.n	800161c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80015f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f4:	f043 0320 	orr.w	r3, r3, #32
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015fa:	e00f      	b.n	800161c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80015fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001602:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001604:	e00a      	b.n	800161c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001608:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800160c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800160e:	e005      	b.n	800161c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001618:	e000      	b.n	800161c <HAL_CAN_IRQHandler+0x336>
            break;
 800161a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	699a      	ldr	r2, [r3, #24]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800162a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2204      	movs	r2, #4
 8001632:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001636:	2b00      	cmp	r3, #0
 8001638:	d008      	beq.n	800164c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800163e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001640:	431a      	orrs	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f000 f87c 	bl	8001744 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800164c:	bf00      	nop
 800164e:	3728      	adds	r7, #40	@ 0x28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr

080016f4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80016fc:	bf00      	nop
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001724:	bf00      	nop
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800174c:	bf00      	nop
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001768:	4b0c      	ldr	r3, [pc, #48]	@ (800179c <__NVIC_SetPriorityGrouping+0x44>)
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001774:	4013      	ands	r3, r2
 8001776:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001780:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001784:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001788:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800178a:	4a04      	ldr	r2, [pc, #16]	@ (800179c <__NVIC_SetPriorityGrouping+0x44>)
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	60d3      	str	r3, [r2, #12]
}
 8001790:	bf00      	nop
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a4:	4b04      	ldr	r3, [pc, #16]	@ (80017b8 <__NVIC_GetPriorityGrouping+0x18>)
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	0a1b      	lsrs	r3, r3, #8
 80017aa:	f003 0307 	and.w	r3, r3, #7
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	e000ed00 	.word	0xe000ed00

080017bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	db0b      	blt.n	80017e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	f003 021f 	and.w	r2, r3, #31
 80017d4:	4907      	ldr	r1, [pc, #28]	@ (80017f4 <__NVIC_EnableIRQ+0x38>)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	095b      	lsrs	r3, r3, #5
 80017dc:	2001      	movs	r0, #1
 80017de:	fa00 f202 	lsl.w	r2, r0, r2
 80017e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000e100 	.word	0xe000e100

080017f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	6039      	str	r1, [r7, #0]
 8001802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001808:	2b00      	cmp	r3, #0
 800180a:	db0a      	blt.n	8001822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	b2da      	uxtb	r2, r3
 8001810:	490c      	ldr	r1, [pc, #48]	@ (8001844 <__NVIC_SetPriority+0x4c>)
 8001812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001816:	0112      	lsls	r2, r2, #4
 8001818:	b2d2      	uxtb	r2, r2
 800181a:	440b      	add	r3, r1
 800181c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001820:	e00a      	b.n	8001838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	b2da      	uxtb	r2, r3
 8001826:	4908      	ldr	r1, [pc, #32]	@ (8001848 <__NVIC_SetPriority+0x50>)
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	3b04      	subs	r3, #4
 8001830:	0112      	lsls	r2, r2, #4
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	440b      	add	r3, r1
 8001836:	761a      	strb	r2, [r3, #24]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	e000e100 	.word	0xe000e100
 8001848:	e000ed00 	.word	0xe000ed00

0800184c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800184c:	b480      	push	{r7}
 800184e:	b089      	sub	sp, #36	@ 0x24
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f1c3 0307 	rsb	r3, r3, #7
 8001866:	2b04      	cmp	r3, #4
 8001868:	bf28      	it	cs
 800186a:	2304      	movcs	r3, #4
 800186c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	3304      	adds	r3, #4
 8001872:	2b06      	cmp	r3, #6
 8001874:	d902      	bls.n	800187c <NVIC_EncodePriority+0x30>
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	3b03      	subs	r3, #3
 800187a:	e000      	b.n	800187e <NVIC_EncodePriority+0x32>
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001880:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	43da      	mvns	r2, r3
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	401a      	ands	r2, r3
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001894:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	fa01 f303 	lsl.w	r3, r1, r3
 800189e:	43d9      	mvns	r1, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a4:	4313      	orrs	r3, r2
         );
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3724      	adds	r7, #36	@ 0x24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3b01      	subs	r3, #1
 80018c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018c4:	d301      	bcc.n	80018ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018c6:	2301      	movs	r3, #1
 80018c8:	e00f      	b.n	80018ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ca:	4a0a      	ldr	r2, [pc, #40]	@ (80018f4 <SysTick_Config+0x40>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d2:	210f      	movs	r1, #15
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80018d8:	f7ff ff8e 	bl	80017f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <SysTick_Config+0x40>)
 80018de:	2200      	movs	r2, #0
 80018e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018e2:	4b04      	ldr	r3, [pc, #16]	@ (80018f4 <SysTick_Config+0x40>)
 80018e4:	2207      	movs	r2, #7
 80018e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	e000e010 	.word	0xe000e010

080018f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff ff29 	bl	8001758 <__NVIC_SetPriorityGrouping>
}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af00      	add	r7, sp, #0
 8001914:	4603      	mov	r3, r0
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
 800191a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001920:	f7ff ff3e 	bl	80017a0 <__NVIC_GetPriorityGrouping>
 8001924:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	68b9      	ldr	r1, [r7, #8]
 800192a:	6978      	ldr	r0, [r7, #20]
 800192c:	f7ff ff8e 	bl	800184c <NVIC_EncodePriority>
 8001930:	4602      	mov	r2, r0
 8001932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001936:	4611      	mov	r1, r2
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff ff5d 	bl	80017f8 <__NVIC_SetPriority>
}
 800193e:	bf00      	nop
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff31 	bl	80017bc <__NVIC_EnableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b082      	sub	sp, #8
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f7ff ffa2 	bl	80018b4 <SysTick_Config>
 8001970:	4603      	mov	r3, r0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800197c:	b480      	push	{r7}
 800197e:	b087      	sub	sp, #28
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001986:	2300      	movs	r3, #0
 8001988:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800198a:	e154      	b.n	8001c36 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	2101      	movs	r1, #1
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	fa01 f303 	lsl.w	r3, r1, r3
 8001998:	4013      	ands	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f000 8146 	beq.w	8001c30 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d005      	beq.n	80019bc <HAL_GPIO_Init+0x40>
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f003 0303 	and.w	r3, r3, #3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d130      	bne.n	8001a1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	2203      	movs	r2, #3
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	43db      	mvns	r3, r3
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	4013      	ands	r3, r2
 80019d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	68da      	ldr	r2, [r3, #12]
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019f2:	2201      	movs	r2, #1
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4013      	ands	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	091b      	lsrs	r3, r3, #4
 8001a08:	f003 0201 	and.w	r2, r3, #1
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f003 0303 	and.w	r3, r3, #3
 8001a26:	2b03      	cmp	r3, #3
 8001a28:	d017      	beq.n	8001a5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	2203      	movs	r2, #3
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	43db      	mvns	r3, r3
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d123      	bne.n	8001aae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	08da      	lsrs	r2, r3, #3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	3208      	adds	r2, #8
 8001a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f003 0307 	and.w	r3, r3, #7
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	220f      	movs	r2, #15
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	43db      	mvns	r3, r3
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	4013      	ands	r3, r2
 8001a88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	691a      	ldr	r2, [r3, #16]
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	f003 0307 	and.w	r3, r3, #7
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	08da      	lsrs	r2, r3, #3
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	3208      	adds	r2, #8
 8001aa8:	6939      	ldr	r1, [r7, #16]
 8001aaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	2203      	movs	r2, #3
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	43db      	mvns	r3, r3
 8001ac0:	693a      	ldr	r2, [r7, #16]
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f003 0203 	and.w	r2, r3, #3
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f000 80a0 	beq.w	8001c30 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001af0:	4b58      	ldr	r3, [pc, #352]	@ (8001c54 <HAL_GPIO_Init+0x2d8>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	4a57      	ldr	r2, [pc, #348]	@ (8001c54 <HAL_GPIO_Init+0x2d8>)
 8001af6:	f043 0301 	orr.w	r3, r3, #1
 8001afa:	6193      	str	r3, [r2, #24]
 8001afc:	4b55      	ldr	r3, [pc, #340]	@ (8001c54 <HAL_GPIO_Init+0x2d8>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	60bb      	str	r3, [r7, #8]
 8001b06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b08:	4a53      	ldr	r2, [pc, #332]	@ (8001c58 <HAL_GPIO_Init+0x2dc>)
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	089b      	lsrs	r3, r3, #2
 8001b0e:	3302      	adds	r3, #2
 8001b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	f003 0303 	and.w	r3, r3, #3
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	220f      	movs	r2, #15
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b32:	d019      	beq.n	8001b68 <HAL_GPIO_Init+0x1ec>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a49      	ldr	r2, [pc, #292]	@ (8001c5c <HAL_GPIO_Init+0x2e0>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d013      	beq.n	8001b64 <HAL_GPIO_Init+0x1e8>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a48      	ldr	r2, [pc, #288]	@ (8001c60 <HAL_GPIO_Init+0x2e4>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d00d      	beq.n	8001b60 <HAL_GPIO_Init+0x1e4>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a47      	ldr	r2, [pc, #284]	@ (8001c64 <HAL_GPIO_Init+0x2e8>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d007      	beq.n	8001b5c <HAL_GPIO_Init+0x1e0>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a46      	ldr	r2, [pc, #280]	@ (8001c68 <HAL_GPIO_Init+0x2ec>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d101      	bne.n	8001b58 <HAL_GPIO_Init+0x1dc>
 8001b54:	2304      	movs	r3, #4
 8001b56:	e008      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b58:	2305      	movs	r3, #5
 8001b5a:	e006      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e004      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b60:	2302      	movs	r3, #2
 8001b62:	e002      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b64:	2301      	movs	r3, #1
 8001b66:	e000      	b.n	8001b6a <HAL_GPIO_Init+0x1ee>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	f002 0203 	and.w	r2, r2, #3
 8001b70:	0092      	lsls	r2, r2, #2
 8001b72:	4093      	lsls	r3, r2
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b7a:	4937      	ldr	r1, [pc, #220]	@ (8001c58 <HAL_GPIO_Init+0x2dc>)
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	089b      	lsrs	r3, r3, #2
 8001b80:	3302      	adds	r3, #2
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b88:	4b38      	ldr	r3, [pc, #224]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	43db      	mvns	r3, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4013      	ands	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001bac:	4a2f      	ldr	r2, [pc, #188]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	693a      	ldr	r2, [r7, #16]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001bd6:	4a25      	ldr	r2, [pc, #148]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bdc:	4b23      	ldr	r3, [pc, #140]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	43db      	mvns	r3, r3
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	4013      	ands	r3, r2
 8001bea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d003      	beq.n	8001c00 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c00:	4a1a      	ldr	r2, [pc, #104]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c06:	4b19      	ldr	r3, [pc, #100]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	693a      	ldr	r2, [r7, #16]
 8001c12:	4013      	ands	r3, r2
 8001c14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001c2a:	4a10      	ldr	r2, [pc, #64]	@ (8001c6c <HAL_GPIO_Init+0x2f0>)
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	3301      	adds	r3, #1
 8001c34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f47f aea3 	bne.w	800198c <HAL_GPIO_Init+0x10>
  }
}
 8001c46:	bf00      	nop
 8001c48:	bf00      	nop
 8001c4a:	371c      	adds	r7, #28
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40010000 	.word	0x40010000
 8001c5c:	48000400 	.word	0x48000400
 8001c60:	48000800 	.word	0x48000800
 8001c64:	48000c00 	.word	0x48000c00
 8001c68:	48001000 	.word	0x48001000
 8001c6c:	40010400 	.word	0x40010400

08001c70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	460b      	mov	r3, r1
 8001c7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691a      	ldr	r2, [r3, #16]
 8001c80:	887b      	ldrh	r3, [r7, #2]
 8001c82:	4013      	ands	r3, r2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d002      	beq.n	8001c8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	73fb      	strb	r3, [r7, #15]
 8001c8c:	e001      	b.n	8001c92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3714      	adds	r7, #20
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	807b      	strh	r3, [r7, #2]
 8001cac:	4613      	mov	r3, r2
 8001cae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001cb0:	787b      	ldrb	r3, [r7, #1]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cb6:	887a      	ldrh	r2, [r7, #2]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cbc:	e002      	b.n	8001cc4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cbe:	887a      	ldrh	r2, [r7, #2]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	460b      	mov	r3, r1
 8001cda:	70fb      	strb	r3, [r7, #3]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(Regulator);

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8001cdc:	4b09      	ldr	r3, [pc, #36]	@ (8001d04 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	4a08      	ldr	r2, [pc, #32]	@ (8001d04 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001ce2:	f023 0304 	bic.w	r3, r3, #4
 8001ce6:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001ce8:	78fb      	ldrb	r3, [r7, #3]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d101      	bne.n	8001cf2 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001cee:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8001cf0:	e002      	b.n	8001cf8 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8001cf2:	bf40      	sev
    __WFE();
 8001cf4:	bf20      	wfe
    __WFE();
 8001cf6:	bf20      	wfe
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d18:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d102      	bne.n	8001d2e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	f000 bff4 	b.w	8002d16 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 816d 	beq.w	800201e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001d44:	4bb4      	ldr	r3, [pc, #720]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 030c 	and.w	r3, r3, #12
 8001d4c:	2b04      	cmp	r3, #4
 8001d4e:	d00c      	beq.n	8001d6a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d50:	4bb1      	ldr	r3, [pc, #708]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 030c 	and.w	r3, r3, #12
 8001d58:	2b08      	cmp	r3, #8
 8001d5a:	d157      	bne.n	8001e0c <HAL_RCC_OscConfig+0x104>
 8001d5c:	4bae      	ldr	r3, [pc, #696]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d68:	d150      	bne.n	8001e0c <HAL_RCC_OscConfig+0x104>
 8001d6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d6e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d72:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001d76:	fa93 f3a3 	rbit	r3, r3
 8001d7a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d7e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d82:	fab3 f383 	clz	r3, r3
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d8a:	d802      	bhi.n	8001d92 <HAL_RCC_OscConfig+0x8a>
 8001d8c:	4ba2      	ldr	r3, [pc, #648]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	e015      	b.n	8001dbe <HAL_RCC_OscConfig+0xb6>
 8001d92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d96:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001d9e:	fa93 f3a3 	rbit	r3, r3
 8001da2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001da6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001daa:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001dae:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001db2:	fa93 f3a3 	rbit	r3, r3
 8001db6:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001dba:	4b97      	ldr	r3, [pc, #604]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dbe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dc2:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001dc6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001dca:	fa92 f2a2 	rbit	r2, r2
 8001dce:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001dd2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001dd6:	fab2 f282 	clz	r2, r2
 8001dda:	b2d2      	uxtb	r2, r2
 8001ddc:	f042 0220 	orr.w	r2, r2, #32
 8001de0:	b2d2      	uxtb	r2, r2
 8001de2:	f002 021f 	and.w	r2, r2, #31
 8001de6:	2101      	movs	r1, #1
 8001de8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 8114 	beq.w	800201c <HAL_RCC_OscConfig+0x314>
 8001df4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001df8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	f040 810b 	bne.w	800201c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	f000 bf85 	b.w	8002d16 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e1c:	d106      	bne.n	8001e2c <HAL_RCC_OscConfig+0x124>
 8001e1e:	4b7e      	ldr	r3, [pc, #504]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a7d      	ldr	r2, [pc, #500]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	e036      	b.n	8001e9a <HAL_RCC_OscConfig+0x192>
 8001e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e30:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d10c      	bne.n	8001e56 <HAL_RCC_OscConfig+0x14e>
 8001e3c:	4b76      	ldr	r3, [pc, #472]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a75      	ldr	r2, [pc, #468]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e46:	6013      	str	r3, [r2, #0]
 8001e48:	4b73      	ldr	r3, [pc, #460]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a72      	ldr	r2, [pc, #456]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	e021      	b.n	8001e9a <HAL_RCC_OscConfig+0x192>
 8001e56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e5a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e66:	d10c      	bne.n	8001e82 <HAL_RCC_OscConfig+0x17a>
 8001e68:	4b6b      	ldr	r3, [pc, #428]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a6a      	ldr	r2, [pc, #424]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e6e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e72:	6013      	str	r3, [r2, #0]
 8001e74:	4b68      	ldr	r3, [pc, #416]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a67      	ldr	r2, [pc, #412]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7e:	6013      	str	r3, [r2, #0]
 8001e80:	e00b      	b.n	8001e9a <HAL_RCC_OscConfig+0x192>
 8001e82:	4b65      	ldr	r3, [pc, #404]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a64      	ldr	r2, [pc, #400]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e8c:	6013      	str	r3, [r2, #0]
 8001e8e:	4b62      	ldr	r3, [pc, #392]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a61      	ldr	r2, [pc, #388]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e94:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e98:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e9a:	4b5f      	ldr	r3, [pc, #380]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9e:	f023 020f 	bic.w	r2, r3, #15
 8001ea2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	495a      	ldr	r1, [pc, #360]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d054      	beq.n	8001f6e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec4:	f7fe fe8e 	bl	8000be4 <HAL_GetTick>
 8001ec8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ecc:	e00a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ece:	f7fe fe89 	bl	8000be4 <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b64      	cmp	r3, #100	@ 0x64
 8001edc:	d902      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	f000 bf19 	b.w	8002d16 <HAL_RCC_OscConfig+0x100e>
 8001ee4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ee8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eec:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001ef0:	fa93 f3a3 	rbit	r3, r3
 8001ef4:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001ef8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efc:	fab3 f383 	clz	r3, r3
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f04:	d802      	bhi.n	8001f0c <HAL_RCC_OscConfig+0x204>
 8001f06:	4b44      	ldr	r3, [pc, #272]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	e015      	b.n	8001f38 <HAL_RCC_OscConfig+0x230>
 8001f0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f10:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f14:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001f18:	fa93 f3a3 	rbit	r3, r3
 8001f1c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001f20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f24:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001f28:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001f2c:	fa93 f3a3 	rbit	r3, r3
 8001f30:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001f34:	4b38      	ldr	r3, [pc, #224]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f3c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001f40:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001f44:	fa92 f2a2 	rbit	r2, r2
 8001f48:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001f4c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001f50:	fab2 f282 	clz	r2, r2
 8001f54:	b2d2      	uxtb	r2, r2
 8001f56:	f042 0220 	orr.w	r2, r2, #32
 8001f5a:	b2d2      	uxtb	r2, r2
 8001f5c:	f002 021f 	and.w	r2, r2, #31
 8001f60:	2101      	movs	r1, #1
 8001f62:	fa01 f202 	lsl.w	r2, r1, r2
 8001f66:	4013      	ands	r3, r2
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d0b0      	beq.n	8001ece <HAL_RCC_OscConfig+0x1c6>
 8001f6c:	e057      	b.n	800201e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6e:	f7fe fe39 	bl	8000be4 <HAL_GetTick>
 8001f72:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f76:	e00a      	b.n	8001f8e <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f78:	f7fe fe34 	bl	8000be4 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b64      	cmp	r3, #100	@ 0x64
 8001f86:	d902      	bls.n	8001f8e <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	f000 bec4 	b.w	8002d16 <HAL_RCC_OscConfig+0x100e>
 8001f8e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f92:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f96:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001f9a:	fa93 f3a3 	rbit	r3, r3
 8001f9e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001fa2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fa6:	fab3 f383 	clz	r3, r3
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fae:	d802      	bhi.n	8001fb6 <HAL_RCC_OscConfig+0x2ae>
 8001fb0:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	e015      	b.n	8001fe2 <HAL_RCC_OscConfig+0x2da>
 8001fb6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fba:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbe:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001fc2:	fa93 f3a3 	rbit	r3, r3
 8001fc6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001fca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fce:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001fd2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001fd6:	fa93 f3a3 	rbit	r3, r3
 8001fda:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001fde:	4b0e      	ldr	r3, [pc, #56]	@ (8002018 <HAL_RCC_OscConfig+0x310>)
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001fe6:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001fea:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001fee:	fa92 f2a2 	rbit	r2, r2
 8001ff2:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001ff6:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001ffa:	fab2 f282 	clz	r2, r2
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	f042 0220 	orr.w	r2, r2, #32
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	f002 021f 	and.w	r2, r2, #31
 800200a:	2101      	movs	r1, #1
 800200c:	fa01 f202 	lsl.w	r2, r1, r2
 8002010:	4013      	ands	r3, r2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d1b0      	bne.n	8001f78 <HAL_RCC_OscConfig+0x270>
 8002016:	e002      	b.n	800201e <HAL_RCC_OscConfig+0x316>
 8002018:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800201c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800201e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002022:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 816c 	beq.w	800230c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002034:	4bcc      	ldr	r3, [pc, #816]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f003 030c 	and.w	r3, r3, #12
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00b      	beq.n	8002058 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002040:	4bc9      	ldr	r3, [pc, #804]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 030c 	and.w	r3, r3, #12
 8002048:	2b08      	cmp	r3, #8
 800204a:	d16d      	bne.n	8002128 <HAL_RCC_OscConfig+0x420>
 800204c:	4bc6      	ldr	r3, [pc, #792]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d167      	bne.n	8002128 <HAL_RCC_OscConfig+0x420>
 8002058:	2302      	movs	r3, #2
 800205a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002062:	fa93 f3a3 	rbit	r3, r3
 8002066:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800206a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800206e:	fab3 f383 	clz	r3, r3
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2b3f      	cmp	r3, #63	@ 0x3f
 8002076:	d802      	bhi.n	800207e <HAL_RCC_OscConfig+0x376>
 8002078:	4bbb      	ldr	r3, [pc, #748]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	e013      	b.n	80020a6 <HAL_RCC_OscConfig+0x39e>
 800207e:	2302      	movs	r3, #2
 8002080:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002088:	fa93 f3a3 	rbit	r3, r3
 800208c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002090:	2302      	movs	r3, #2
 8002092:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002096:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800209a:	fa93 f3a3 	rbit	r3, r3
 800209e:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80020a2:	4bb1      	ldr	r3, [pc, #708]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 80020a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a6:	2202      	movs	r2, #2
 80020a8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80020ac:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80020b0:	fa92 f2a2 	rbit	r2, r2
 80020b4:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80020b8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80020bc:	fab2 f282 	clz	r2, r2
 80020c0:	b2d2      	uxtb	r2, r2
 80020c2:	f042 0220 	orr.w	r2, r2, #32
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	f002 021f 	and.w	r2, r2, #31
 80020cc:	2101      	movs	r1, #1
 80020ce:	fa01 f202 	lsl.w	r2, r1, r2
 80020d2:	4013      	ands	r3, r2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00a      	beq.n	80020ee <HAL_RCC_OscConfig+0x3e6>
 80020d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d002      	beq.n	80020ee <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	f000 be14 	b.w	8002d16 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ee:	4b9e      	ldr	r3, [pc, #632]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	21f8      	movs	r1, #248	@ 0xf8
 8002104:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002108:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800210c:	fa91 f1a1 	rbit	r1, r1
 8002110:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002114:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002118:	fab1 f181 	clz	r1, r1
 800211c:	b2c9      	uxtb	r1, r1
 800211e:	408b      	lsls	r3, r1
 8002120:	4991      	ldr	r1, [pc, #580]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 8002122:	4313      	orrs	r3, r2
 8002124:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002126:	e0f1      	b.n	800230c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800212c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	2b00      	cmp	r3, #0
 8002136:	f000 8083 	beq.w	8002240 <HAL_RCC_OscConfig+0x538>
 800213a:	2301      	movs	r3, #1
 800213c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002140:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002144:	fa93 f3a3 	rbit	r3, r3
 8002148:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800214c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002150:	fab3 f383 	clz	r3, r3
 8002154:	b2db      	uxtb	r3, r3
 8002156:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800215a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	461a      	mov	r2, r3
 8002162:	2301      	movs	r3, #1
 8002164:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002166:	f7fe fd3d 	bl	8000be4 <HAL_GetTick>
 800216a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800216e:	e00a      	b.n	8002186 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002170:	f7fe fd38 	bl	8000be4 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d902      	bls.n	8002186 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	f000 bdc8 	b.w	8002d16 <HAL_RCC_OscConfig+0x100e>
 8002186:	2302      	movs	r3, #2
 8002188:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002190:	fa93 f3a3 	rbit	r3, r3
 8002194:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002198:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219c:	fab3 f383 	clz	r3, r3
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80021a4:	d802      	bhi.n	80021ac <HAL_RCC_OscConfig+0x4a4>
 80021a6:	4b70      	ldr	r3, [pc, #448]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	e013      	b.n	80021d4 <HAL_RCC_OscConfig+0x4cc>
 80021ac:	2302      	movs	r3, #2
 80021ae:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80021b6:	fa93 f3a3 	rbit	r3, r3
 80021ba:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80021be:	2302      	movs	r3, #2
 80021c0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80021c4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80021c8:	fa93 f3a3 	rbit	r3, r3
 80021cc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80021d0:	4b65      	ldr	r3, [pc, #404]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 80021d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d4:	2202      	movs	r2, #2
 80021d6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80021da:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80021de:	fa92 f2a2 	rbit	r2, r2
 80021e2:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80021e6:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80021ea:	fab2 f282 	clz	r2, r2
 80021ee:	b2d2      	uxtb	r2, r2
 80021f0:	f042 0220 	orr.w	r2, r2, #32
 80021f4:	b2d2      	uxtb	r2, r2
 80021f6:	f002 021f 	and.w	r2, r2, #31
 80021fa:	2101      	movs	r1, #1
 80021fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002200:	4013      	ands	r3, r2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0b4      	beq.n	8002170 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002206:	4b58      	ldr	r3, [pc, #352]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800220e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002212:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	21f8      	movs	r1, #248	@ 0xf8
 800221c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002220:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002224:	fa91 f1a1 	rbit	r1, r1
 8002228:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800222c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002230:	fab1 f181 	clz	r1, r1
 8002234:	b2c9      	uxtb	r1, r1
 8002236:	408b      	lsls	r3, r1
 8002238:	494b      	ldr	r1, [pc, #300]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 800223a:	4313      	orrs	r3, r2
 800223c:	600b      	str	r3, [r1, #0]
 800223e:	e065      	b.n	800230c <HAL_RCC_OscConfig+0x604>
 8002240:	2301      	movs	r3, #1
 8002242:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002246:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800224a:	fa93 f3a3 	rbit	r3, r3
 800224e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002252:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002256:	fab3 f383 	clz	r3, r3
 800225a:	b2db      	uxtb	r3, r3
 800225c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002260:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	461a      	mov	r2, r3
 8002268:	2300      	movs	r3, #0
 800226a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226c:	f7fe fcba 	bl	8000be4 <HAL_GetTick>
 8002270:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002274:	e00a      	b.n	800228c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002276:	f7fe fcb5 	bl	8000be4 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d902      	bls.n	800228c <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	f000 bd45 	b.w	8002d16 <HAL_RCC_OscConfig+0x100e>
 800228c:	2302      	movs	r3, #2
 800228e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002292:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002296:	fa93 f3a3 	rbit	r3, r3
 800229a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800229e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022a2:	fab3 f383 	clz	r3, r3
 80022a6:	b2db      	uxtb	r3, r3
 80022a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80022aa:	d802      	bhi.n	80022b2 <HAL_RCC_OscConfig+0x5aa>
 80022ac:	4b2e      	ldr	r3, [pc, #184]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	e013      	b.n	80022da <HAL_RCC_OscConfig+0x5d2>
 80022b2:	2302      	movs	r3, #2
 80022b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80022bc:	fa93 f3a3 	rbit	r3, r3
 80022c0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80022c4:	2302      	movs	r3, #2
 80022c6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80022ca:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80022ce:	fa93 f3a3 	rbit	r3, r3
 80022d2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80022d6:	4b24      	ldr	r3, [pc, #144]	@ (8002368 <HAL_RCC_OscConfig+0x660>)
 80022d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022da:	2202      	movs	r2, #2
 80022dc:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80022e0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80022e4:	fa92 f2a2 	rbit	r2, r2
 80022e8:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80022ec:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80022f0:	fab2 f282 	clz	r2, r2
 80022f4:	b2d2      	uxtb	r2, r2
 80022f6:	f042 0220 	orr.w	r2, r2, #32
 80022fa:	b2d2      	uxtb	r2, r2
 80022fc:	f002 021f 	and.w	r2, r2, #31
 8002300:	2101      	movs	r1, #1
 8002302:	fa01 f202 	lsl.w	r2, r1, r2
 8002306:	4013      	ands	r3, r2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1b4      	bne.n	8002276 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800230c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002310:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0308 	and.w	r3, r3, #8
 800231c:	2b00      	cmp	r3, #0
 800231e:	f000 8115 	beq.w	800254c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002322:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002326:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d07e      	beq.n	8002430 <HAL_RCC_OscConfig+0x728>
 8002332:	2301      	movs	r3, #1
 8002334:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002338:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800233c:	fa93 f3a3 	rbit	r3, r3
 8002340:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002344:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002348:	fab3 f383 	clz	r3, r3
 800234c:	b2db      	uxtb	r3, r3
 800234e:	461a      	mov	r2, r3
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <HAL_RCC_OscConfig+0x664>)
 8002352:	4413      	add	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	461a      	mov	r2, r3
 8002358:	2301      	movs	r3, #1
 800235a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800235c:	f7fe fc42 	bl	8000be4 <HAL_GetTick>
 8002360:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002364:	e00f      	b.n	8002386 <HAL_RCC_OscConfig+0x67e>
 8002366:	bf00      	nop
 8002368:	40021000 	.word	0x40021000
 800236c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002370:	f7fe fc38 	bl	8000be4 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d902      	bls.n	8002386 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	f000 bcc8 	b.w	8002d16 <HAL_RCC_OscConfig+0x100e>
 8002386:	2302      	movs	r3, #2
 8002388:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002390:	fa93 f3a3 	rbit	r3, r3
 8002394:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800239c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80023a0:	2202      	movs	r2, #2
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023a8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	fa93 f2a3 	rbit	r2, r3
 80023b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80023ba:	601a      	str	r2, [r3, #0]
 80023bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80023c4:	2202      	movs	r2, #2
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	fa93 f2a3 	rbit	r2, r3
 80023d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80023de:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023e0:	4bb0      	ldr	r3, [pc, #704]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 80023e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80023ec:	2102      	movs	r1, #2
 80023ee:	6019      	str	r1, [r3, #0]
 80023f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	fa93 f1a3 	rbit	r1, r3
 80023fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002402:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002406:	6019      	str	r1, [r3, #0]
  return result;
 8002408:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800240c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	fab3 f383 	clz	r3, r3
 8002416:	b2db      	uxtb	r3, r3
 8002418:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800241c:	b2db      	uxtb	r3, r3
 800241e:	f003 031f 	and.w	r3, r3, #31
 8002422:	2101      	movs	r1, #1
 8002424:	fa01 f303 	lsl.w	r3, r1, r3
 8002428:	4013      	ands	r3, r2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d0a0      	beq.n	8002370 <HAL_RCC_OscConfig+0x668>
 800242e:	e08d      	b.n	800254c <HAL_RCC_OscConfig+0x844>
 8002430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002434:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002438:	2201      	movs	r2, #1
 800243a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800243c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002440:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	fa93 f2a3 	rbit	r2, r3
 800244a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002452:	601a      	str	r2, [r3, #0]
  return result;
 8002454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002458:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800245c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800245e:	fab3 f383 	clz	r3, r3
 8002462:	b2db      	uxtb	r3, r3
 8002464:	461a      	mov	r2, r3
 8002466:	4b90      	ldr	r3, [pc, #576]	@ (80026a8 <HAL_RCC_OscConfig+0x9a0>)
 8002468:	4413      	add	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	461a      	mov	r2, r3
 800246e:	2300      	movs	r3, #0
 8002470:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002472:	f7fe fbb7 	bl	8000be4 <HAL_GetTick>
 8002476:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800247a:	e00a      	b.n	8002492 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800247c:	f7fe fbb2 	bl	8000be4 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b02      	cmp	r3, #2
 800248a:	d902      	bls.n	8002492 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	f000 bc42 	b.w	8002d16 <HAL_RCC_OscConfig+0x100e>
 8002492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002496:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800249a:	2202      	movs	r2, #2
 800249c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800249e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	fa93 f2a3 	rbit	r2, r3
 80024ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024b0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80024be:	2202      	movs	r2, #2
 80024c0:	601a      	str	r2, [r3, #0]
 80024c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	fa93 f2a3 	rbit	r2, r3
 80024d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024de:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80024e2:	2202      	movs	r2, #2
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	fa93 f2a3 	rbit	r2, r3
 80024f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80024fc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024fe:	4b69      	ldr	r3, [pc, #420]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002500:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002506:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800250a:	2102      	movs	r1, #2
 800250c:	6019      	str	r1, [r3, #0]
 800250e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002512:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	fa93 f1a3 	rbit	r1, r3
 800251c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002520:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002524:	6019      	str	r1, [r3, #0]
  return result;
 8002526:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800252a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	fab3 f383 	clz	r3, r3
 8002534:	b2db      	uxtb	r3, r3
 8002536:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800253a:	b2db      	uxtb	r3, r3
 800253c:	f003 031f 	and.w	r3, r3, #31
 8002540:	2101      	movs	r1, #1
 8002542:	fa01 f303 	lsl.w	r3, r1, r3
 8002546:	4013      	ands	r3, r2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d197      	bne.n	800247c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800254c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002550:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 819e 	beq.w	800289e <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002562:	2300      	movs	r3, #0
 8002564:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002568:	4b4e      	ldr	r3, [pc, #312]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d116      	bne.n	80025a2 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002574:	4b4b      	ldr	r3, [pc, #300]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002576:	69db      	ldr	r3, [r3, #28]
 8002578:	4a4a      	ldr	r2, [pc, #296]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 800257a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800257e:	61d3      	str	r3, [r2, #28]
 8002580:	4b48      	ldr	r3, [pc, #288]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002582:	69db      	ldr	r3, [r3, #28]
 8002584:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800258c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002596:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800259a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800259c:	2301      	movs	r3, #1
 800259e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025a2:	4b42      	ldr	r3, [pc, #264]	@ (80026ac <HAL_RCC_OscConfig+0x9a4>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d11a      	bne.n	80025e4 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ae:	4b3f      	ldr	r3, [pc, #252]	@ (80026ac <HAL_RCC_OscConfig+0x9a4>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a3e      	ldr	r2, [pc, #248]	@ (80026ac <HAL_RCC_OscConfig+0x9a4>)
 80025b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025b8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025ba:	f7fe fb13 	bl	8000be4 <HAL_GetTick>
 80025be:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c2:	e009      	b.n	80025d8 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025c4:	f7fe fb0e 	bl	8000be4 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	2b64      	cmp	r3, #100	@ 0x64
 80025d2:	d901      	bls.n	80025d8 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e39e      	b.n	8002d16 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025d8:	4b34      	ldr	r3, [pc, #208]	@ (80026ac <HAL_RCC_OscConfig+0x9a4>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d0ef      	beq.n	80025c4 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d106      	bne.n	8002602 <HAL_RCC_OscConfig+0x8fa>
 80025f4:	4b2b      	ldr	r3, [pc, #172]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	4a2a      	ldr	r2, [pc, #168]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 80025fa:	f043 0301 	orr.w	r3, r3, #1
 80025fe:	6213      	str	r3, [r2, #32]
 8002600:	e035      	b.n	800266e <HAL_RCC_OscConfig+0x966>
 8002602:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002606:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10c      	bne.n	800262c <HAL_RCC_OscConfig+0x924>
 8002612:	4b24      	ldr	r3, [pc, #144]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	4a23      	ldr	r2, [pc, #140]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	6213      	str	r3, [r2, #32]
 800261e:	4b21      	ldr	r3, [pc, #132]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002620:	6a1b      	ldr	r3, [r3, #32]
 8002622:	4a20      	ldr	r2, [pc, #128]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002624:	f023 0304 	bic.w	r3, r3, #4
 8002628:	6213      	str	r3, [r2, #32]
 800262a:	e020      	b.n	800266e <HAL_RCC_OscConfig+0x966>
 800262c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002630:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	2b05      	cmp	r3, #5
 800263a:	d10c      	bne.n	8002656 <HAL_RCC_OscConfig+0x94e>
 800263c:	4b19      	ldr	r3, [pc, #100]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	4a18      	ldr	r2, [pc, #96]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002642:	f043 0304 	orr.w	r3, r3, #4
 8002646:	6213      	str	r3, [r2, #32]
 8002648:	4b16      	ldr	r3, [pc, #88]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	4a15      	ldr	r2, [pc, #84]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 800264e:	f043 0301 	orr.w	r3, r3, #1
 8002652:	6213      	str	r3, [r2, #32]
 8002654:	e00b      	b.n	800266e <HAL_RCC_OscConfig+0x966>
 8002656:	4b13      	ldr	r3, [pc, #76]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002658:	6a1b      	ldr	r3, [r3, #32]
 800265a:	4a12      	ldr	r2, [pc, #72]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 800265c:	f023 0301 	bic.w	r3, r3, #1
 8002660:	6213      	str	r3, [r2, #32]
 8002662:	4b10      	ldr	r3, [pc, #64]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	4a0f      	ldr	r2, [pc, #60]	@ (80026a4 <HAL_RCC_OscConfig+0x99c>)
 8002668:	f023 0304 	bic.w	r3, r3, #4
 800266c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800266e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002672:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	2b00      	cmp	r3, #0
 800267c:	f000 8087 	beq.w	800278e <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002680:	f7fe fab0 	bl	8000be4 <HAL_GetTick>
 8002684:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002688:	e012      	b.n	80026b0 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800268a:	f7fe faab 	bl	8000be4 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	f241 3288 	movw	r2, #5000	@ 0x1388
 800269a:	4293      	cmp	r3, r2
 800269c:	d908      	bls.n	80026b0 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e339      	b.n	8002d16 <HAL_RCC_OscConfig+0x100e>
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000
 80026a8:	10908120 	.word	0x10908120
 80026ac:	40007000 	.word	0x40007000
 80026b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80026b8:	2202      	movs	r2, #2
 80026ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	fa93 f2a3 	rbit	r2, r3
 80026ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ce:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80026dc:	2202      	movs	r2, #2
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	fa93 f2a3 	rbit	r2, r3
 80026ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026f2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80026f6:	601a      	str	r2, [r3, #0]
  return result;
 80026f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026fc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002700:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002702:	fab3 f383 	clz	r3, r3
 8002706:	b2db      	uxtb	r3, r3
 8002708:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d102      	bne.n	8002718 <HAL_RCC_OscConfig+0xa10>
 8002712:	4b98      	ldr	r3, [pc, #608]	@ (8002974 <HAL_RCC_OscConfig+0xc6c>)
 8002714:	6a1b      	ldr	r3, [r3, #32]
 8002716:	e013      	b.n	8002740 <HAL_RCC_OscConfig+0xa38>
 8002718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800271c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002720:	2202      	movs	r2, #2
 8002722:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002728:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	fa93 f2a3 	rbit	r2, r3
 8002732:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002736:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	4b8d      	ldr	r3, [pc, #564]	@ (8002974 <HAL_RCC_OscConfig+0xc6c>)
 800273e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002740:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002744:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002748:	2102      	movs	r1, #2
 800274a:	6011      	str	r1, [r2, #0]
 800274c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002750:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002754:	6812      	ldr	r2, [r2, #0]
 8002756:	fa92 f1a2 	rbit	r1, r2
 800275a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800275e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002762:	6011      	str	r1, [r2, #0]
  return result;
 8002764:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002768:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800276c:	6812      	ldr	r2, [r2, #0]
 800276e:	fab2 f282 	clz	r2, r2
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002778:	b2d2      	uxtb	r2, r2
 800277a:	f002 021f 	and.w	r2, r2, #31
 800277e:	2101      	movs	r1, #1
 8002780:	fa01 f202 	lsl.w	r2, r1, r2
 8002784:	4013      	ands	r3, r2
 8002786:	2b00      	cmp	r3, #0
 8002788:	f43f af7f 	beq.w	800268a <HAL_RCC_OscConfig+0x982>
 800278c:	e07d      	b.n	800288a <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800278e:	f7fe fa29 	bl	8000be4 <HAL_GetTick>
 8002792:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002796:	e00b      	b.n	80027b0 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002798:	f7fe fa24 	bl	8000be4 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e2b2      	b.n	8002d16 <HAL_RCC_OscConfig+0x100e>
 80027b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80027b8:	2202      	movs	r2, #2
 80027ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027c0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	fa93 f2a3 	rbit	r2, r3
 80027ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ce:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80027dc:	2202      	movs	r2, #2
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	fa93 f2a3 	rbit	r2, r3
 80027ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80027f6:	601a      	str	r2, [r3, #0]
  return result;
 80027f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027fc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002800:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002802:	fab3 f383 	clz	r3, r3
 8002806:	b2db      	uxtb	r3, r3
 8002808:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d102      	bne.n	8002818 <HAL_RCC_OscConfig+0xb10>
 8002812:	4b58      	ldr	r3, [pc, #352]	@ (8002974 <HAL_RCC_OscConfig+0xc6c>)
 8002814:	6a1b      	ldr	r3, [r3, #32]
 8002816:	e013      	b.n	8002840 <HAL_RCC_OscConfig+0xb38>
 8002818:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800281c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002820:	2202      	movs	r2, #2
 8002822:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002828:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	fa93 f2a3 	rbit	r2, r3
 8002832:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002836:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	4b4d      	ldr	r3, [pc, #308]	@ (8002974 <HAL_RCC_OscConfig+0xc6c>)
 800283e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002840:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002844:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002848:	2102      	movs	r1, #2
 800284a:	6011      	str	r1, [r2, #0]
 800284c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002850:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002854:	6812      	ldr	r2, [r2, #0]
 8002856:	fa92 f1a2 	rbit	r1, r2
 800285a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800285e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002862:	6011      	str	r1, [r2, #0]
  return result;
 8002864:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002868:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800286c:	6812      	ldr	r2, [r2, #0]
 800286e:	fab2 f282 	clz	r2, r2
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002878:	b2d2      	uxtb	r2, r2
 800287a:	f002 021f 	and.w	r2, r2, #31
 800287e:	2101      	movs	r1, #1
 8002880:	fa01 f202 	lsl.w	r2, r1, r2
 8002884:	4013      	ands	r3, r2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d186      	bne.n	8002798 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800288a:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800288e:	2b01      	cmp	r3, #1
 8002890:	d105      	bne.n	800289e <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002892:	4b38      	ldr	r3, [pc, #224]	@ (8002974 <HAL_RCC_OscConfig+0xc6c>)
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	4a37      	ldr	r2, [pc, #220]	@ (8002974 <HAL_RCC_OscConfig+0xc6c>)
 8002898:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800289c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800289e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	f000 8232 	beq.w	8002d14 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028b0:	4b30      	ldr	r3, [pc, #192]	@ (8002974 <HAL_RCC_OscConfig+0xc6c>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f003 030c 	and.w	r3, r3, #12
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	f000 8201 	beq.w	8002cc0 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	f040 8157 	bne.w	8002b7e <HAL_RCC_OscConfig+0xe76>
 80028d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80028d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80028dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	fa93 f2a3 	rbit	r2, r3
 80028ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028f4:	601a      	str	r2, [r3, #0]
  return result;
 80028f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028fa:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028fe:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002900:	fab3 f383 	clz	r3, r3
 8002904:	b2db      	uxtb	r3, r3
 8002906:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800290a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	461a      	mov	r2, r3
 8002912:	2300      	movs	r3, #0
 8002914:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002916:	f7fe f965 	bl	8000be4 <HAL_GetTick>
 800291a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800291e:	e009      	b.n	8002934 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002920:	f7fe f960 	bl	8000be4 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e1f0      	b.n	8002d16 <HAL_RCC_OscConfig+0x100e>
 8002934:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002938:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800293c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002940:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002946:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	fa93 f2a3 	rbit	r2, r3
 8002950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002954:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002958:	601a      	str	r2, [r3, #0]
  return result;
 800295a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800295e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002962:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002964:	fab3 f383 	clz	r3, r3
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b3f      	cmp	r3, #63	@ 0x3f
 800296c:	d804      	bhi.n	8002978 <HAL_RCC_OscConfig+0xc70>
 800296e:	4b01      	ldr	r3, [pc, #4]	@ (8002974 <HAL_RCC_OscConfig+0xc6c>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	e029      	b.n	80029c8 <HAL_RCC_OscConfig+0xcc0>
 8002974:	40021000 	.word	0x40021000
 8002978:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800297c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002980:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002984:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002986:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800298a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	fa93 f2a3 	rbit	r2, r3
 8002994:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002998:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80029a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	fa93 f2a3 	rbit	r2, r3
 80029ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029be:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	4bc3      	ldr	r3, [pc, #780]	@ (8002cd4 <HAL_RCC_OscConfig+0xfcc>)
 80029c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029cc:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80029d0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80029d4:	6011      	str	r1, [r2, #0]
 80029d6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029da:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80029de:	6812      	ldr	r2, [r2, #0]
 80029e0:	fa92 f1a2 	rbit	r1, r2
 80029e4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029e8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029ec:	6011      	str	r1, [r2, #0]
  return result;
 80029ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029f2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029f6:	6812      	ldr	r2, [r2, #0]
 80029f8:	fab2 f282 	clz	r2, r2
 80029fc:	b2d2      	uxtb	r2, r2
 80029fe:	f042 0220 	orr.w	r2, r2, #32
 8002a02:	b2d2      	uxtb	r2, r2
 8002a04:	f002 021f 	and.w	r2, r2, #31
 8002a08:	2101      	movs	r1, #1
 8002a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a0e:	4013      	ands	r3, r2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d185      	bne.n	8002920 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a14:	4baf      	ldr	r3, [pc, #700]	@ (8002cd4 <HAL_RCC_OscConfig+0xfcc>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002a1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	430b      	orrs	r3, r1
 8002a36:	49a7      	ldr	r1, [pc, #668]	@ (8002cd4 <HAL_RCC_OscConfig+0xfcc>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	604b      	str	r3, [r1, #4]
 8002a3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a40:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002a44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a4e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	fa93 f2a3 	rbit	r2, r3
 8002a58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a5c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a60:	601a      	str	r2, [r3, #0]
  return result;
 8002a62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a66:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a6a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a6c:	fab3 f383 	clz	r3, r3
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a76:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	2301      	movs	r3, #1
 8002a80:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a82:	f7fe f8af 	bl	8000be4 <HAL_GetTick>
 8002a86:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a8a:	e009      	b.n	8002aa0 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a8c:	f7fe f8aa 	bl	8000be4 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d901      	bls.n	8002aa0 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8002a9c:	2303      	movs	r3, #3
 8002a9e:	e13a      	b.n	8002d16 <HAL_RCC_OscConfig+0x100e>
 8002aa0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aa4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002aa8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002aac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	fa93 f2a3 	rbit	r2, r3
 8002abc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002ac4:	601a      	str	r2, [r3, #0]
  return result;
 8002ac6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002aca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002ace:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ad0:	fab3 f383 	clz	r3, r3
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ad8:	d802      	bhi.n	8002ae0 <HAL_RCC_OscConfig+0xdd8>
 8002ada:	4b7e      	ldr	r3, [pc, #504]	@ (8002cd4 <HAL_RCC_OscConfig+0xfcc>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	e027      	b.n	8002b30 <HAL_RCC_OscConfig+0xe28>
 8002ae0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002ae8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002aec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	fa93 f2a3 	rbit	r2, r3
 8002afc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b00:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002b0e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b18:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	fa93 f2a3 	rbit	r2, r3
 8002b22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b26:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	4b69      	ldr	r3, [pc, #420]	@ (8002cd4 <HAL_RCC_OscConfig+0xfcc>)
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b34:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002b38:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b3c:	6011      	str	r1, [r2, #0]
 8002b3e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b42:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002b46:	6812      	ldr	r2, [r2, #0]
 8002b48:	fa92 f1a2 	rbit	r1, r2
 8002b4c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b50:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b54:	6011      	str	r1, [r2, #0]
  return result;
 8002b56:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b5a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b5e:	6812      	ldr	r2, [r2, #0]
 8002b60:	fab2 f282 	clz	r2, r2
 8002b64:	b2d2      	uxtb	r2, r2
 8002b66:	f042 0220 	orr.w	r2, r2, #32
 8002b6a:	b2d2      	uxtb	r2, r2
 8002b6c:	f002 021f 	and.w	r2, r2, #31
 8002b70:	2101      	movs	r1, #1
 8002b72:	fa01 f202 	lsl.w	r2, r1, r2
 8002b76:	4013      	ands	r3, r2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d087      	beq.n	8002a8c <HAL_RCC_OscConfig+0xd84>
 8002b7c:	e0ca      	b.n	8002d14 <HAL_RCC_OscConfig+0x100c>
 8002b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b82:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002b86:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b90:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	fa93 f2a3 	rbit	r2, r3
 8002b9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002ba2:	601a      	str	r2, [r3, #0]
  return result;
 8002ba4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002bac:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bae:	fab3 f383 	clz	r3, r3
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bb8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc4:	f7fe f80e 	bl	8000be4 <HAL_GetTick>
 8002bc8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bcc:	e009      	b.n	8002be2 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bce:	f7fe f809 	bl	8000be4 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e099      	b.n	8002d16 <HAL_RCC_OscConfig+0x100e>
 8002be2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002bea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	fa93 f2a3 	rbit	r2, r3
 8002bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c02:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002c06:	601a      	str	r2, [r3, #0]
  return result;
 8002c08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c0c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002c10:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c12:	fab3 f383 	clz	r3, r3
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c1a:	d802      	bhi.n	8002c22 <HAL_RCC_OscConfig+0xf1a>
 8002c1c:	4b2d      	ldr	r3, [pc, #180]	@ (8002cd4 <HAL_RCC_OscConfig+0xfcc>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	e027      	b.n	8002c72 <HAL_RCC_OscConfig+0xf6a>
 8002c22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c26:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c2a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c34:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	fa93 f2a3 	rbit	r2, r3
 8002c3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c42:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c4c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002c50:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c54:	601a      	str	r2, [r3, #0]
 8002c56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c5a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	fa93 f2a3 	rbit	r2, r3
 8002c64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c68:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	4b19      	ldr	r3, [pc, #100]	@ (8002cd4 <HAL_RCC_OscConfig+0xfcc>)
 8002c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c72:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c76:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002c7a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002c7e:	6011      	str	r1, [r2, #0]
 8002c80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c84:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002c88:	6812      	ldr	r2, [r2, #0]
 8002c8a:	fa92 f1a2 	rbit	r1, r2
 8002c8e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c92:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c96:	6011      	str	r1, [r2, #0]
  return result;
 8002c98:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c9c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002ca0:	6812      	ldr	r2, [r2, #0]
 8002ca2:	fab2 f282 	clz	r2, r2
 8002ca6:	b2d2      	uxtb	r2, r2
 8002ca8:	f042 0220 	orr.w	r2, r2, #32
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	f002 021f 	and.w	r2, r2, #31
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb8:	4013      	ands	r3, r2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d187      	bne.n	8002bce <HAL_RCC_OscConfig+0xec6>
 8002cbe:	e029      	b.n	8002d14 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	69db      	ldr	r3, [r3, #28]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d103      	bne.n	8002cd8 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e020      	b.n	8002d16 <HAL_RCC_OscConfig+0x100e>
 8002cd4:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cd8:	4b11      	ldr	r3, [pc, #68]	@ (8002d20 <HAL_RCC_OscConfig+0x1018>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ce0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002ce4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	6a1b      	ldr	r3, [r3, #32]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d10b      	bne.n	8002d10 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002cf8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002cfc:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d001      	beq.n	8002d14 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e000      	b.n	8002d16 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002d14:	2300      	movs	r3, #0
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	40021000 	.word	0x40021000

08002d24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b09e      	sub	sp, #120	@ 0x78
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e154      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d3c:	4b89      	ldr	r3, [pc, #548]	@ (8002f64 <HAL_RCC_ClockConfig+0x240>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0307 	and.w	r3, r3, #7
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d910      	bls.n	8002d6c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d4a:	4b86      	ldr	r3, [pc, #536]	@ (8002f64 <HAL_RCC_ClockConfig+0x240>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f023 0207 	bic.w	r2, r3, #7
 8002d52:	4984      	ldr	r1, [pc, #528]	@ (8002f64 <HAL_RCC_ClockConfig+0x240>)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d5a:	4b82      	ldr	r3, [pc, #520]	@ (8002f64 <HAL_RCC_ClockConfig+0x240>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d001      	beq.n	8002d6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e13c      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d008      	beq.n	8002d8a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d78:	4b7b      	ldr	r3, [pc, #492]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	4978      	ldr	r1, [pc, #480]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 80cd 	beq.w	8002f32 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d137      	bne.n	8002e10 <HAL_RCC_ClockConfig+0xec>
 8002da0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002da4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002da8:	fa93 f3a3 	rbit	r3, r3
 8002dac:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002dae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002db0:	fab3 f383 	clz	r3, r3
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b3f      	cmp	r3, #63	@ 0x3f
 8002db8:	d802      	bhi.n	8002dc0 <HAL_RCC_ClockConfig+0x9c>
 8002dba:	4b6b      	ldr	r3, [pc, #428]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	e00f      	b.n	8002de0 <HAL_RCC_ClockConfig+0xbc>
 8002dc0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dc4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dc8:	fa93 f3a3 	rbit	r3, r3
 8002dcc:	667b      	str	r3, [r7, #100]	@ 0x64
 8002dce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dd2:	663b      	str	r3, [r7, #96]	@ 0x60
 8002dd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dd6:	fa93 f3a3 	rbit	r3, r3
 8002dda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ddc:	4b62      	ldr	r3, [pc, #392]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002de4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002de6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002de8:	fa92 f2a2 	rbit	r2, r2
 8002dec:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002dee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002df0:	fab2 f282 	clz	r2, r2
 8002df4:	b2d2      	uxtb	r2, r2
 8002df6:	f042 0220 	orr.w	r2, r2, #32
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	f002 021f 	and.w	r2, r2, #31
 8002e00:	2101      	movs	r1, #1
 8002e02:	fa01 f202 	lsl.w	r2, r1, r2
 8002e06:	4013      	ands	r3, r2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d171      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0ea      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d137      	bne.n	8002e88 <HAL_RCC_ClockConfig+0x164>
 8002e18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e1c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e20:	fa93 f3a3 	rbit	r3, r3
 8002e24:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e28:	fab3 f383 	clz	r3, r3
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e30:	d802      	bhi.n	8002e38 <HAL_RCC_ClockConfig+0x114>
 8002e32:	4b4d      	ldr	r3, [pc, #308]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	e00f      	b.n	8002e58 <HAL_RCC_ClockConfig+0x134>
 8002e38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e40:	fa93 f3a3 	rbit	r3, r3
 8002e44:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e4e:	fa93 f3a3 	rbit	r3, r3
 8002e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e54:	4b44      	ldr	r3, [pc, #272]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e5c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002e5e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e60:	fa92 f2a2 	rbit	r2, r2
 8002e64:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002e66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e68:	fab2 f282 	clz	r2, r2
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	f042 0220 	orr.w	r2, r2, #32
 8002e72:	b2d2      	uxtb	r2, r2
 8002e74:	f002 021f 	and.w	r2, r2, #31
 8002e78:	2101      	movs	r1, #1
 8002e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e7e:	4013      	ands	r3, r2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d135      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e0ae      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2c2>
 8002e88:	2302      	movs	r3, #2
 8002e8a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8e:	fa93 f3a3 	rbit	r3, r3
 8002e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e96:	fab3 f383 	clz	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e9e:	d802      	bhi.n	8002ea6 <HAL_RCC_ClockConfig+0x182>
 8002ea0:	4b31      	ldr	r3, [pc, #196]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	e00d      	b.n	8002ec2 <HAL_RCC_ClockConfig+0x19e>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eac:	fa93 f3a3 	rbit	r3, r3
 8002eb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	623b      	str	r3, [r7, #32]
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	fa93 f3a3 	rbit	r3, r3
 8002ebc:	61fb      	str	r3, [r7, #28]
 8002ebe:	4b2a      	ldr	r3, [pc, #168]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	61ba      	str	r2, [r7, #24]
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	fa92 f2a2 	rbit	r2, r2
 8002ecc:	617a      	str	r2, [r7, #20]
  return result;
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	fab2 f282 	clz	r2, r2
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	f042 0220 	orr.w	r2, r2, #32
 8002eda:	b2d2      	uxtb	r2, r2
 8002edc:	f002 021f 	and.w	r2, r2, #31
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e07a      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f023 0203 	bic.w	r2, r3, #3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	491a      	ldr	r1, [pc, #104]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f02:	f7fd fe6f 	bl	8000be4 <HAL_GetTick>
 8002f06:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f08:	e00a      	b.n	8002f20 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f0a:	f7fd fe6b 	bl	8000be4 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e062      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f20:	4b11      	ldr	r3, [pc, #68]	@ (8002f68 <HAL_RCC_ClockConfig+0x244>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f003 020c 	and.w	r2, r3, #12
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d1eb      	bne.n	8002f0a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f32:	4b0c      	ldr	r3, [pc, #48]	@ (8002f64 <HAL_RCC_ClockConfig+0x240>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0307 	and.w	r3, r3, #7
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d215      	bcs.n	8002f6c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f40:	4b08      	ldr	r3, [pc, #32]	@ (8002f64 <HAL_RCC_ClockConfig+0x240>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f023 0207 	bic.w	r2, r3, #7
 8002f48:	4906      	ldr	r1, [pc, #24]	@ (8002f64 <HAL_RCC_ClockConfig+0x240>)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f50:	4b04      	ldr	r3, [pc, #16]	@ (8002f64 <HAL_RCC_ClockConfig+0x240>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d006      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e041      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x2c2>
 8002f62:	bf00      	nop
 8002f64:	40022000 	.word	0x40022000
 8002f68:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d008      	beq.n	8002f8a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f78:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff0 <HAL_RCC_ClockConfig+0x2cc>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	491a      	ldr	r1, [pc, #104]	@ (8002ff0 <HAL_RCC_ClockConfig+0x2cc>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0308 	and.w	r3, r3, #8
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d009      	beq.n	8002faa <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f96:	4b16      	ldr	r3, [pc, #88]	@ (8002ff0 <HAL_RCC_ClockConfig+0x2cc>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	00db      	lsls	r3, r3, #3
 8002fa4:	4912      	ldr	r1, [pc, #72]	@ (8002ff0 <HAL_RCC_ClockConfig+0x2cc>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002faa:	f000 f829 	bl	8003000 <HAL_RCC_GetSysClockFreq>
 8002fae:	4601      	mov	r1, r0
 8002fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ff0 <HAL_RCC_ClockConfig+0x2cc>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fb8:	22f0      	movs	r2, #240	@ 0xf0
 8002fba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbc:	693a      	ldr	r2, [r7, #16]
 8002fbe:	fa92 f2a2 	rbit	r2, r2
 8002fc2:	60fa      	str	r2, [r7, #12]
  return result;
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	fab2 f282 	clz	r2, r2
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	40d3      	lsrs	r3, r2
 8002fce:	4a09      	ldr	r2, [pc, #36]	@ (8002ff4 <HAL_RCC_ClockConfig+0x2d0>)
 8002fd0:	5cd3      	ldrb	r3, [r2, r3]
 8002fd2:	fa21 f303 	lsr.w	r3, r1, r3
 8002fd6:	4a08      	ldr	r2, [pc, #32]	@ (8002ff8 <HAL_RCC_ClockConfig+0x2d4>)
 8002fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002fda:	4b08      	ldr	r3, [pc, #32]	@ (8002ffc <HAL_RCC_ClockConfig+0x2d8>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fd fdbc 	bl	8000b5c <HAL_InitTick>
  
  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3778      	adds	r7, #120	@ 0x78
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	08003a20 	.word	0x08003a20
 8002ff8:	20000000 	.word	0x20000000
 8002ffc:	20000004 	.word	0x20000004

08003000 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003000:	b480      	push	{r7}
 8003002:	b087      	sub	sp, #28
 8003004:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003006:	2300      	movs	r3, #0
 8003008:	60fb      	str	r3, [r7, #12]
 800300a:	2300      	movs	r3, #0
 800300c:	60bb      	str	r3, [r7, #8]
 800300e:	2300      	movs	r3, #0
 8003010:	617b      	str	r3, [r7, #20]
 8003012:	2300      	movs	r3, #0
 8003014:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003016:	2300      	movs	r3, #0
 8003018:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800301a:	4b1e      	ldr	r3, [pc, #120]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x94>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f003 030c 	and.w	r3, r3, #12
 8003026:	2b04      	cmp	r3, #4
 8003028:	d002      	beq.n	8003030 <HAL_RCC_GetSysClockFreq+0x30>
 800302a:	2b08      	cmp	r3, #8
 800302c:	d003      	beq.n	8003036 <HAL_RCC_GetSysClockFreq+0x36>
 800302e:	e026      	b.n	800307e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003030:	4b19      	ldr	r3, [pc, #100]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x98>)
 8003032:	613b      	str	r3, [r7, #16]
      break;
 8003034:	e026      	b.n	8003084 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	0c9b      	lsrs	r3, r3, #18
 800303a:	f003 030f 	and.w	r3, r3, #15
 800303e:	4a17      	ldr	r2, [pc, #92]	@ (800309c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003040:	5cd3      	ldrb	r3, [r2, r3]
 8003042:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003044:	4b13      	ldr	r3, [pc, #76]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x94>)
 8003046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	4a14      	ldr	r2, [pc, #80]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800304e:	5cd3      	ldrb	r3, [r2, r3]
 8003050:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d008      	beq.n	800306e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800305c:	4a0e      	ldr	r2, [pc, #56]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x98>)
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	fbb2 f2f3 	udiv	r2, r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	fb02 f303 	mul.w	r3, r2, r3
 800306a:	617b      	str	r3, [r7, #20]
 800306c:	e004      	b.n	8003078 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a0c      	ldr	r2, [pc, #48]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003072:	fb02 f303 	mul.w	r3, r2, r3
 8003076:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	613b      	str	r3, [r7, #16]
      break;
 800307c:	e002      	b.n	8003084 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800307e:	4b06      	ldr	r3, [pc, #24]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x98>)
 8003080:	613b      	str	r3, [r7, #16]
      break;
 8003082:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003084:	693b      	ldr	r3, [r7, #16]
}
 8003086:	4618      	mov	r0, r3
 8003088:	371c      	adds	r7, #28
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40021000 	.word	0x40021000
 8003098:	007a1200 	.word	0x007a1200
 800309c:	08003a30 	.word	0x08003a30
 80030a0:	08003a40 	.word	0x08003a40
 80030a4:	003d0900 	.word	0x003d0900

080030a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e049      	b.n	800314e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d106      	bne.n	80030d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f7fd fa98 	bl	8000604 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	3304      	adds	r3, #4
 80030e4:	4619      	mov	r1, r3
 80030e6:	4610      	mov	r0, r2
 80030e8:	f000 fa94 	bl	8003614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2201      	movs	r2, #1
 8003118:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
	...

08003158 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003158:	b480      	push	{r7}
 800315a:	b085      	sub	sp, #20
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b01      	cmp	r3, #1
 800316a:	d001      	beq.n	8003170 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e04a      	b.n	8003206 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2202      	movs	r2, #2
 8003174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68da      	ldr	r2, [r3, #12]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0201 	orr.w	r2, r2, #1
 8003186:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a21      	ldr	r2, [pc, #132]	@ (8003214 <HAL_TIM_Base_Start_IT+0xbc>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d018      	beq.n	80031c4 <HAL_TIM_Base_Start_IT+0x6c>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800319a:	d013      	beq.n	80031c4 <HAL_TIM_Base_Start_IT+0x6c>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003218 <HAL_TIM_Base_Start_IT+0xc0>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d00e      	beq.n	80031c4 <HAL_TIM_Base_Start_IT+0x6c>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a1c      	ldr	r2, [pc, #112]	@ (800321c <HAL_TIM_Base_Start_IT+0xc4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d009      	beq.n	80031c4 <HAL_TIM_Base_Start_IT+0x6c>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a1a      	ldr	r2, [pc, #104]	@ (8003220 <HAL_TIM_Base_Start_IT+0xc8>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d004      	beq.n	80031c4 <HAL_TIM_Base_Start_IT+0x6c>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a19      	ldr	r2, [pc, #100]	@ (8003224 <HAL_TIM_Base_Start_IT+0xcc>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d115      	bne.n	80031f0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	4b17      	ldr	r3, [pc, #92]	@ (8003228 <HAL_TIM_Base_Start_IT+0xd0>)
 80031cc:	4013      	ands	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2b06      	cmp	r3, #6
 80031d4:	d015      	beq.n	8003202 <HAL_TIM_Base_Start_IT+0xaa>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031dc:	d011      	beq.n	8003202 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0201 	orr.w	r2, r2, #1
 80031ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ee:	e008      	b.n	8003202 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0201 	orr.w	r2, r2, #1
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	e000      	b.n	8003204 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003202:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40012c00 	.word	0x40012c00
 8003218:	40000400 	.word	0x40000400
 800321c:	40000800 	.word	0x40000800
 8003220:	40013400 	.word	0x40013400
 8003224:	40014000 	.word	0x40014000
 8003228:	00010007 	.word	0x00010007

0800322c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	f003 0302 	and.w	r3, r3, #2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d020      	beq.n	8003290 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d01b      	beq.n	8003290 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f06f 0202 	mvn.w	r2, #2
 8003260:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	f003 0303 	and.w	r3, r3, #3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d003      	beq.n	800327e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f000 f9ad 	bl	80035d6 <HAL_TIM_IC_CaptureCallback>
 800327c:	e005      	b.n	800328a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 f99f 	bl	80035c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f9b0 	bl	80035ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	f003 0304 	and.w	r3, r3, #4
 8003296:	2b00      	cmp	r3, #0
 8003298:	d020      	beq.n	80032dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d01b      	beq.n	80032dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f06f 0204 	mvn.w	r2, #4
 80032ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2202      	movs	r2, #2
 80032b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	699b      	ldr	r3, [r3, #24]
 80032ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d003      	beq.n	80032ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f987 	bl	80035d6 <HAL_TIM_IC_CaptureCallback>
 80032c8:	e005      	b.n	80032d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 f979 	bl	80035c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 f98a 	bl	80035ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d020      	beq.n	8003328 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f003 0308 	and.w	r3, r3, #8
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d01b      	beq.n	8003328 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f06f 0208 	mvn.w	r2, #8
 80032f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2204      	movs	r2, #4
 80032fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d003      	beq.n	8003316 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f961 	bl	80035d6 <HAL_TIM_IC_CaptureCallback>
 8003314:	e005      	b.n	8003322 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f953 	bl	80035c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f000 f964 	bl	80035ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f003 0310 	and.w	r3, r3, #16
 800332e:	2b00      	cmp	r3, #0
 8003330:	d020      	beq.n	8003374 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	2b00      	cmp	r3, #0
 800333a:	d01b      	beq.n	8003374 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f06f 0210 	mvn.w	r2, #16
 8003344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2208      	movs	r2, #8
 800334a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	69db      	ldr	r3, [r3, #28]
 8003352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003356:	2b00      	cmp	r3, #0
 8003358:	d003      	beq.n	8003362 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f93b 	bl	80035d6 <HAL_TIM_IC_CaptureCallback>
 8003360:	e005      	b.n	800336e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f000 f92d 	bl	80035c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 f93e 	bl	80035ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00c      	beq.n	8003398 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d007      	beq.n	8003398 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f06f 0201 	mvn.w	r2, #1
 8003390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f7fd f9d8 	bl	8000748 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00c      	beq.n	80033bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d007      	beq.n	80033bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80033b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 fae6 	bl	8003988 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00c      	beq.n	80033e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d007      	beq.n	80033e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80033d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 fade 	bl	800399c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00c      	beq.n	8003404 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d007      	beq.n	8003404 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80033fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 f8fd 	bl	80035fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	f003 0320 	and.w	r3, r3, #32
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00c      	beq.n	8003428 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f003 0320 	and.w	r3, r3, #32
 8003414:	2b00      	cmp	r3, #0
 8003416:	d007      	beq.n	8003428 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f06f 0220 	mvn.w	r2, #32
 8003420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 faa6 	bl	8003974 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003428:	bf00      	nop
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003444:	2b01      	cmp	r3, #1
 8003446:	d101      	bne.n	800344c <HAL_TIM_ConfigClockSource+0x1c>
 8003448:	2302      	movs	r3, #2
 800344a:	e0b6      	b.n	80035ba <HAL_TIM_ConfigClockSource+0x18a>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2202      	movs	r2, #2
 8003458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800346a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800346e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003476:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	68ba      	ldr	r2, [r7, #8]
 800347e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003488:	d03e      	beq.n	8003508 <HAL_TIM_ConfigClockSource+0xd8>
 800348a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800348e:	f200 8087 	bhi.w	80035a0 <HAL_TIM_ConfigClockSource+0x170>
 8003492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003496:	f000 8086 	beq.w	80035a6 <HAL_TIM_ConfigClockSource+0x176>
 800349a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800349e:	d87f      	bhi.n	80035a0 <HAL_TIM_ConfigClockSource+0x170>
 80034a0:	2b70      	cmp	r3, #112	@ 0x70
 80034a2:	d01a      	beq.n	80034da <HAL_TIM_ConfigClockSource+0xaa>
 80034a4:	2b70      	cmp	r3, #112	@ 0x70
 80034a6:	d87b      	bhi.n	80035a0 <HAL_TIM_ConfigClockSource+0x170>
 80034a8:	2b60      	cmp	r3, #96	@ 0x60
 80034aa:	d050      	beq.n	800354e <HAL_TIM_ConfigClockSource+0x11e>
 80034ac:	2b60      	cmp	r3, #96	@ 0x60
 80034ae:	d877      	bhi.n	80035a0 <HAL_TIM_ConfigClockSource+0x170>
 80034b0:	2b50      	cmp	r3, #80	@ 0x50
 80034b2:	d03c      	beq.n	800352e <HAL_TIM_ConfigClockSource+0xfe>
 80034b4:	2b50      	cmp	r3, #80	@ 0x50
 80034b6:	d873      	bhi.n	80035a0 <HAL_TIM_ConfigClockSource+0x170>
 80034b8:	2b40      	cmp	r3, #64	@ 0x40
 80034ba:	d058      	beq.n	800356e <HAL_TIM_ConfigClockSource+0x13e>
 80034bc:	2b40      	cmp	r3, #64	@ 0x40
 80034be:	d86f      	bhi.n	80035a0 <HAL_TIM_ConfigClockSource+0x170>
 80034c0:	2b30      	cmp	r3, #48	@ 0x30
 80034c2:	d064      	beq.n	800358e <HAL_TIM_ConfigClockSource+0x15e>
 80034c4:	2b30      	cmp	r3, #48	@ 0x30
 80034c6:	d86b      	bhi.n	80035a0 <HAL_TIM_ConfigClockSource+0x170>
 80034c8:	2b20      	cmp	r3, #32
 80034ca:	d060      	beq.n	800358e <HAL_TIM_ConfigClockSource+0x15e>
 80034cc:	2b20      	cmp	r3, #32
 80034ce:	d867      	bhi.n	80035a0 <HAL_TIM_ConfigClockSource+0x170>
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d05c      	beq.n	800358e <HAL_TIM_ConfigClockSource+0x15e>
 80034d4:	2b10      	cmp	r3, #16
 80034d6:	d05a      	beq.n	800358e <HAL_TIM_ConfigClockSource+0x15e>
 80034d8:	e062      	b.n	80035a0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80034ea:	f000 f9a3 	bl	8003834 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80034fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68ba      	ldr	r2, [r7, #8]
 8003504:	609a      	str	r2, [r3, #8]
      break;
 8003506:	e04f      	b.n	80035a8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003518:	f000 f98c 	bl	8003834 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800352a:	609a      	str	r2, [r3, #8]
      break;
 800352c:	e03c      	b.n	80035a8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800353a:	461a      	mov	r2, r3
 800353c:	f000 f900 	bl	8003740 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2150      	movs	r1, #80	@ 0x50
 8003546:	4618      	mov	r0, r3
 8003548:	f000 f959 	bl	80037fe <TIM_ITRx_SetConfig>
      break;
 800354c:	e02c      	b.n	80035a8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800355a:	461a      	mov	r2, r3
 800355c:	f000 f91f 	bl	800379e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2160      	movs	r1, #96	@ 0x60
 8003566:	4618      	mov	r0, r3
 8003568:	f000 f949 	bl	80037fe <TIM_ITRx_SetConfig>
      break;
 800356c:	e01c      	b.n	80035a8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800357a:	461a      	mov	r2, r3
 800357c:	f000 f8e0 	bl	8003740 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2140      	movs	r1, #64	@ 0x40
 8003586:	4618      	mov	r0, r3
 8003588:	f000 f939 	bl	80037fe <TIM_ITRx_SetConfig>
      break;
 800358c:	e00c      	b.n	80035a8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4619      	mov	r1, r3
 8003598:	4610      	mov	r0, r2
 800359a:	f000 f930 	bl	80037fe <TIM_ITRx_SetConfig>
      break;
 800359e:	e003      	b.n	80035a8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	73fb      	strb	r3, [r7, #15]
      break;
 80035a4:	e000      	b.n	80035a8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80035a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80035b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b083      	sub	sp, #12
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr

080035fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035fe:	b480      	push	{r7}
 8003600:	b083      	sub	sp, #12
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003606:	bf00      	nop
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
	...

08003614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a3f      	ldr	r2, [pc, #252]	@ (8003724 <TIM_Base_SetConfig+0x110>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d00f      	beq.n	800364c <TIM_Base_SetConfig+0x38>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003632:	d00b      	beq.n	800364c <TIM_Base_SetConfig+0x38>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a3c      	ldr	r2, [pc, #240]	@ (8003728 <TIM_Base_SetConfig+0x114>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d007      	beq.n	800364c <TIM_Base_SetConfig+0x38>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a3b      	ldr	r2, [pc, #236]	@ (800372c <TIM_Base_SetConfig+0x118>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d003      	beq.n	800364c <TIM_Base_SetConfig+0x38>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a3a      	ldr	r2, [pc, #232]	@ (8003730 <TIM_Base_SetConfig+0x11c>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d108      	bne.n	800365e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003652:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4313      	orrs	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a30      	ldr	r2, [pc, #192]	@ (8003724 <TIM_Base_SetConfig+0x110>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d01b      	beq.n	800369e <TIM_Base_SetConfig+0x8a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800366c:	d017      	beq.n	800369e <TIM_Base_SetConfig+0x8a>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a2d      	ldr	r2, [pc, #180]	@ (8003728 <TIM_Base_SetConfig+0x114>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d013      	beq.n	800369e <TIM_Base_SetConfig+0x8a>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a2c      	ldr	r2, [pc, #176]	@ (800372c <TIM_Base_SetConfig+0x118>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d00f      	beq.n	800369e <TIM_Base_SetConfig+0x8a>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a2b      	ldr	r2, [pc, #172]	@ (8003730 <TIM_Base_SetConfig+0x11c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d00b      	beq.n	800369e <TIM_Base_SetConfig+0x8a>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a2a      	ldr	r2, [pc, #168]	@ (8003734 <TIM_Base_SetConfig+0x120>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d007      	beq.n	800369e <TIM_Base_SetConfig+0x8a>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a29      	ldr	r2, [pc, #164]	@ (8003738 <TIM_Base_SetConfig+0x124>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d003      	beq.n	800369e <TIM_Base_SetConfig+0x8a>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a28      	ldr	r2, [pc, #160]	@ (800373c <TIM_Base_SetConfig+0x128>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d108      	bne.n	80036b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	68fa      	ldr	r2, [r7, #12]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	689a      	ldr	r2, [r3, #8]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a14      	ldr	r2, [pc, #80]	@ (8003724 <TIM_Base_SetConfig+0x110>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00f      	beq.n	80036f6 <TIM_Base_SetConfig+0xe2>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a15      	ldr	r2, [pc, #84]	@ (8003730 <TIM_Base_SetConfig+0x11c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d00b      	beq.n	80036f6 <TIM_Base_SetConfig+0xe2>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a14      	ldr	r2, [pc, #80]	@ (8003734 <TIM_Base_SetConfig+0x120>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d007      	beq.n	80036f6 <TIM_Base_SetConfig+0xe2>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a13      	ldr	r2, [pc, #76]	@ (8003738 <TIM_Base_SetConfig+0x124>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d003      	beq.n	80036f6 <TIM_Base_SetConfig+0xe2>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a12      	ldr	r2, [pc, #72]	@ (800373c <TIM_Base_SetConfig+0x128>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d103      	bne.n	80036fe <TIM_Base_SetConfig+0xea>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	691a      	ldr	r2, [r3, #16]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f043 0204 	orr.w	r2, r3, #4
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	601a      	str	r2, [r3, #0]
}
 8003716:	bf00      	nop
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	40012c00 	.word	0x40012c00
 8003728:	40000400 	.word	0x40000400
 800372c:	40000800 	.word	0x40000800
 8003730:	40013400 	.word	0x40013400
 8003734:	40014000 	.word	0x40014000
 8003738:	40014400 	.word	0x40014400
 800373c:	40014800 	.word	0x40014800

08003740 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003740:	b480      	push	{r7}
 8003742:	b087      	sub	sp, #28
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	f023 0201 	bic.w	r2, r3, #1
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800376a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	011b      	lsls	r3, r3, #4
 8003770:	693a      	ldr	r2, [r7, #16]
 8003772:	4313      	orrs	r3, r2
 8003774:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f023 030a 	bic.w	r3, r3, #10
 800377c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	4313      	orrs	r3, r2
 8003784:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	697a      	ldr	r2, [r7, #20]
 8003790:	621a      	str	r2, [r3, #32]
}
 8003792:	bf00      	nop
 8003794:	371c      	adds	r7, #28
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr

0800379e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800379e:	b480      	push	{r7}
 80037a0:	b087      	sub	sp, #28
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	60f8      	str	r0, [r7, #12]
 80037a6:	60b9      	str	r1, [r7, #8]
 80037a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	f023 0210 	bic.w	r2, r3, #16
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80037c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	031b      	lsls	r3, r3, #12
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80037da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	011b      	lsls	r3, r3, #4
 80037e0:	697a      	ldr	r2, [r7, #20]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	621a      	str	r2, [r3, #32]
}
 80037f2:	bf00      	nop
 80037f4:	371c      	adds	r7, #28
 80037f6:	46bd      	mov	sp, r7
 80037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fc:	4770      	bx	lr

080037fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037fe:	b480      	push	{r7}
 8003800:	b085      	sub	sp, #20
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
 8003806:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003814:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4313      	orrs	r3, r2
 800381c:	f043 0307 	orr.w	r3, r3, #7
 8003820:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68fa      	ldr	r2, [r7, #12]
 8003826:	609a      	str	r2, [r3, #8]
}
 8003828:	bf00      	nop
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003834:	b480      	push	{r7}
 8003836:	b087      	sub	sp, #28
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
 8003840:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800384e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	021a      	lsls	r2, r3, #8
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	431a      	orrs	r2, r3
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	4313      	orrs	r3, r2
 800385c:	697a      	ldr	r2, [r7, #20]
 800385e:	4313      	orrs	r3, r2
 8003860:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	697a      	ldr	r2, [r7, #20]
 8003866:	609a      	str	r2, [r3, #8]
}
 8003868:	bf00      	nop
 800386a:	371c      	adds	r7, #28
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003884:	2b01      	cmp	r3, #1
 8003886:	d101      	bne.n	800388c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003888:	2302      	movs	r3, #2
 800388a:	e063      	b.n	8003954 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a2b      	ldr	r2, [pc, #172]	@ (8003960 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d004      	beq.n	80038c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a2a      	ldr	r2, [pc, #168]	@ (8003964 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d108      	bne.n	80038d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80038c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68fa      	ldr	r2, [r7, #12]
 80038ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003960 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d018      	beq.n	8003928 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038fe:	d013      	beq.n	8003928 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a18      	ldr	r2, [pc, #96]	@ (8003968 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d00e      	beq.n	8003928 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a17      	ldr	r2, [pc, #92]	@ (800396c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d009      	beq.n	8003928 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a12      	ldr	r2, [pc, #72]	@ (8003964 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d004      	beq.n	8003928 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a13      	ldr	r2, [pc, #76]	@ (8003970 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d10c      	bne.n	8003942 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800392e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	4313      	orrs	r3, r2
 8003938:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3714      	adds	r7, #20
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr
 8003960:	40012c00 	.word	0x40012c00
 8003964:	40013400 	.word	0x40013400
 8003968:	40000400 	.word	0x40000400
 800396c:	40000800 	.word	0x40000800
 8003970:	40014000 	.word	0x40014000

08003974 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <memset>:
 80039b0:	4402      	add	r2, r0
 80039b2:	4603      	mov	r3, r0
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d100      	bne.n	80039ba <memset+0xa>
 80039b8:	4770      	bx	lr
 80039ba:	f803 1b01 	strb.w	r1, [r3], #1
 80039be:	e7f9      	b.n	80039b4 <memset+0x4>

080039c0 <__libc_init_array>:
 80039c0:	b570      	push	{r4, r5, r6, lr}
 80039c2:	4d0d      	ldr	r5, [pc, #52]	@ (80039f8 <__libc_init_array+0x38>)
 80039c4:	4c0d      	ldr	r4, [pc, #52]	@ (80039fc <__libc_init_array+0x3c>)
 80039c6:	1b64      	subs	r4, r4, r5
 80039c8:	10a4      	asrs	r4, r4, #2
 80039ca:	2600      	movs	r6, #0
 80039cc:	42a6      	cmp	r6, r4
 80039ce:	d109      	bne.n	80039e4 <__libc_init_array+0x24>
 80039d0:	4d0b      	ldr	r5, [pc, #44]	@ (8003a00 <__libc_init_array+0x40>)
 80039d2:	4c0c      	ldr	r4, [pc, #48]	@ (8003a04 <__libc_init_array+0x44>)
 80039d4:	f000 f818 	bl	8003a08 <_init>
 80039d8:	1b64      	subs	r4, r4, r5
 80039da:	10a4      	asrs	r4, r4, #2
 80039dc:	2600      	movs	r6, #0
 80039de:	42a6      	cmp	r6, r4
 80039e0:	d105      	bne.n	80039ee <__libc_init_array+0x2e>
 80039e2:	bd70      	pop	{r4, r5, r6, pc}
 80039e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80039e8:	4798      	blx	r3
 80039ea:	3601      	adds	r6, #1
 80039ec:	e7ee      	b.n	80039cc <__libc_init_array+0xc>
 80039ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80039f2:	4798      	blx	r3
 80039f4:	3601      	adds	r6, #1
 80039f6:	e7f2      	b.n	80039de <__libc_init_array+0x1e>
 80039f8:	08003a50 	.word	0x08003a50
 80039fc:	08003a50 	.word	0x08003a50
 8003a00:	08003a50 	.word	0x08003a50
 8003a04:	08003a54 	.word	0x08003a54

08003a08 <_init>:
 8003a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a0a:	bf00      	nop
 8003a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a0e:	bc08      	pop	{r3}
 8003a10:	469e      	mov	lr, r3
 8003a12:	4770      	bx	lr

08003a14 <_fini>:
 8003a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a16:	bf00      	nop
 8003a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a1a:	bc08      	pop	{r3}
 8003a1c:	469e      	mov	lr, r3
 8003a1e:	4770      	bx	lr
