
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//hexdump_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ae8 <.init>:
  401ae8:	stp	x29, x30, [sp, #-16]!
  401aec:	mov	x29, sp
  401af0:	bl	4020b0 <ferror@plt+0x60>
  401af4:	ldp	x29, x30, [sp], #16
  401af8:	ret

Disassembly of section .plt:

0000000000401b00 <memcpy@plt-0x20>:
  401b00:	stp	x16, x30, [sp, #-16]!
  401b04:	adrp	x16, 419000 <ferror@plt+0x16fb0>
  401b08:	ldr	x17, [x16, #4088]
  401b0c:	add	x16, x16, #0xff8
  401b10:	br	x17
  401b14:	nop
  401b18:	nop
  401b1c:	nop

0000000000401b20 <memcpy@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401b24:	ldr	x17, [x16]
  401b28:	add	x16, x16, #0x0
  401b2c:	br	x17

0000000000401b30 <_exit@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401b34:	ldr	x17, [x16, #8]
  401b38:	add	x16, x16, #0x8
  401b3c:	br	x17

0000000000401b40 <strtoul@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401b44:	ldr	x17, [x16, #16]
  401b48:	add	x16, x16, #0x10
  401b4c:	br	x17

0000000000401b50 <strlen@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401b54:	ldr	x17, [x16, #24]
  401b58:	add	x16, x16, #0x18
  401b5c:	br	x17

0000000000401b60 <fputs@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401b64:	ldr	x17, [x16, #32]
  401b68:	add	x16, x16, #0x20
  401b6c:	br	x17

0000000000401b70 <exit@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401b74:	ldr	x17, [x16, #40]
  401b78:	add	x16, x16, #0x28
  401b7c:	br	x17

0000000000401b80 <dup@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401b84:	ldr	x17, [x16, #48]
  401b88:	add	x16, x16, #0x30
  401b8c:	br	x17

0000000000401b90 <setupterm@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401b94:	ldr	x17, [x16, #56]
  401b98:	add	x16, x16, #0x38
  401b9c:	br	x17

0000000000401ba0 <getegid@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401ba4:	ldr	x17, [x16, #64]
  401ba8:	add	x16, x16, #0x40
  401bac:	br	x17

0000000000401bb0 <strtod@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401bb4:	ldr	x17, [x16, #72]
  401bb8:	add	x16, x16, #0x48
  401bbc:	br	x17

0000000000401bc0 <geteuid@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401bc4:	ldr	x17, [x16, #80]
  401bc8:	add	x16, x16, #0x50
  401bcc:	br	x17

0000000000401bd0 <fgets_unlocked@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401bd4:	ldr	x17, [x16, #88]
  401bd8:	add	x16, x16, #0x58
  401bdc:	br	x17

0000000000401be0 <getuid@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401be4:	ldr	x17, [x16, #96]
  401be8:	add	x16, x16, #0x60
  401bec:	br	x17

0000000000401bf0 <opendir@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401bf4:	ldr	x17, [x16, #104]
  401bf8:	add	x16, x16, #0x68
  401bfc:	br	x17

0000000000401c00 <__cxa_atexit@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c04:	ldr	x17, [x16, #112]
  401c08:	add	x16, x16, #0x70
  401c0c:	br	x17

0000000000401c10 <fputc@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c14:	ldr	x17, [x16, #120]
  401c18:	add	x16, x16, #0x78
  401c1c:	br	x17

0000000000401c20 <qsort@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c24:	ldr	x17, [x16, #128]
  401c28:	add	x16, x16, #0x80
  401c2c:	br	x17

0000000000401c30 <asprintf@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c34:	ldr	x17, [x16, #136]
  401c38:	add	x16, x16, #0x88
  401c3c:	br	x17

0000000000401c40 <snprintf@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c44:	ldr	x17, [x16, #144]
  401c48:	add	x16, x16, #0x90
  401c4c:	br	x17

0000000000401c50 <localeconv@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c54:	ldr	x17, [x16, #152]
  401c58:	add	x16, x16, #0x98
  401c5c:	br	x17

0000000000401c60 <fileno@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c64:	ldr	x17, [x16, #160]
  401c68:	add	x16, x16, #0xa0
  401c6c:	br	x17

0000000000401c70 <fclose@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c74:	ldr	x17, [x16, #168]
  401c78:	add	x16, x16, #0xa8
  401c7c:	br	x17

0000000000401c80 <getpid@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c84:	ldr	x17, [x16, #176]
  401c88:	add	x16, x16, #0xb0
  401c8c:	br	x17

0000000000401c90 <fopen@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401c94:	ldr	x17, [x16, #184]
  401c98:	add	x16, x16, #0xb8
  401c9c:	br	x17

0000000000401ca0 <malloc@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401ca4:	ldr	x17, [x16, #192]
  401ca8:	add	x16, x16, #0xc0
  401cac:	br	x17

0000000000401cb0 <__strtol_internal@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401cb4:	ldr	x17, [x16, #200]
  401cb8:	add	x16, x16, #0xc8
  401cbc:	br	x17

0000000000401cc0 <strncmp@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401cc4:	ldr	x17, [x16, #208]
  401cc8:	add	x16, x16, #0xd0
  401ccc:	br	x17

0000000000401cd0 <bindtextdomain@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401cd4:	ldr	x17, [x16, #216]
  401cd8:	add	x16, x16, #0xd8
  401cdc:	br	x17

0000000000401ce0 <__libc_start_main@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401ce4:	ldr	x17, [x16, #224]
  401ce8:	add	x16, x16, #0xe0
  401cec:	br	x17

0000000000401cf0 <strcat@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401cf4:	ldr	x17, [x16, #232]
  401cf8:	add	x16, x16, #0xe8
  401cfc:	br	x17

0000000000401d00 <fgetc@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d04:	ldr	x17, [x16, #240]
  401d08:	add	x16, x16, #0xf0
  401d0c:	br	x17

0000000000401d10 <memset@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d14:	ldr	x17, [x16, #248]
  401d18:	add	x16, x16, #0xf8
  401d1c:	br	x17

0000000000401d20 <__strtoul_internal@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d24:	ldr	x17, [x16, #256]
  401d28:	add	x16, x16, #0x100
  401d2c:	br	x17

0000000000401d30 <calloc@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d34:	ldr	x17, [x16, #264]
  401d38:	add	x16, x16, #0x108
  401d3c:	br	x17

0000000000401d40 <bcmp@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d44:	ldr	x17, [x16, #272]
  401d48:	add	x16, x16, #0x110
  401d4c:	br	x17

0000000000401d50 <strcasecmp@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d54:	ldr	x17, [x16, #280]
  401d58:	add	x16, x16, #0x118
  401d5c:	br	x17

0000000000401d60 <readdir@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d64:	ldr	x17, [x16, #288]
  401d68:	add	x16, x16, #0x120
  401d6c:	br	x17

0000000000401d70 <realloc@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d74:	ldr	x17, [x16, #296]
  401d78:	add	x16, x16, #0x128
  401d7c:	br	x17

0000000000401d80 <strdup@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d84:	ldr	x17, [x16, #304]
  401d88:	add	x16, x16, #0x130
  401d8c:	br	x17

0000000000401d90 <closedir@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401d94:	ldr	x17, [x16, #312]
  401d98:	add	x16, x16, #0x138
  401d9c:	br	x17

0000000000401da0 <close@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401da4:	ldr	x17, [x16, #320]
  401da8:	add	x16, x16, #0x140
  401dac:	br	x17

0000000000401db0 <strrchr@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401db4:	ldr	x17, [x16, #328]
  401db8:	add	x16, x16, #0x148
  401dbc:	br	x17

0000000000401dc0 <__gmon_start__@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401dc4:	ldr	x17, [x16, #336]
  401dc8:	add	x16, x16, #0x150
  401dcc:	br	x17

0000000000401dd0 <fseek@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401dd4:	ldr	x17, [x16, #344]
  401dd8:	add	x16, x16, #0x158
  401ddc:	br	x17

0000000000401de0 <abort@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401de4:	ldr	x17, [x16, #352]
  401de8:	add	x16, x16, #0x160
  401dec:	br	x17

0000000000401df0 <feof@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401df4:	ldr	x17, [x16, #360]
  401df8:	add	x16, x16, #0x168
  401dfc:	br	x17

0000000000401e00 <puts@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e04:	ldr	x17, [x16, #368]
  401e08:	add	x16, x16, #0x170
  401e0c:	br	x17

0000000000401e10 <textdomain@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e14:	ldr	x17, [x16, #376]
  401e18:	add	x16, x16, #0x178
  401e1c:	br	x17

0000000000401e20 <getopt_long@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e24:	ldr	x17, [x16, #384]
  401e28:	add	x16, x16, #0x180
  401e2c:	br	x17

0000000000401e30 <strcmp@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e34:	ldr	x17, [x16, #392]
  401e38:	add	x16, x16, #0x188
  401e3c:	br	x17

0000000000401e40 <warn@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e44:	ldr	x17, [x16, #400]
  401e48:	add	x16, x16, #0x190
  401e4c:	br	x17

0000000000401e50 <__ctype_b_loc@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e54:	ldr	x17, [x16, #408]
  401e58:	add	x16, x16, #0x198
  401e5c:	br	x17

0000000000401e60 <strtol@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e64:	ldr	x17, [x16, #416]
  401e68:	add	x16, x16, #0x1a0
  401e6c:	br	x17

0000000000401e70 <fread@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e74:	ldr	x17, [x16, #424]
  401e78:	add	x16, x16, #0x1a8
  401e7c:	br	x17

0000000000401e80 <free@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e84:	ldr	x17, [x16, #432]
  401e88:	add	x16, x16, #0x1b0
  401e8c:	br	x17

0000000000401e90 <getgid@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401e94:	ldr	x17, [x16, #440]
  401e98:	add	x16, x16, #0x1b8
  401e9c:	br	x17

0000000000401ea0 <vasprintf@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401ea4:	ldr	x17, [x16, #448]
  401ea8:	add	x16, x16, #0x1c0
  401eac:	br	x17

0000000000401eb0 <freopen@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401eb4:	ldr	x17, [x16, #456]
  401eb8:	add	x16, x16, #0x1c8
  401ebc:	br	x17

0000000000401ec0 <strndup@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401ec4:	ldr	x17, [x16, #464]
  401ec8:	add	x16, x16, #0x1d0
  401ecc:	br	x17

0000000000401ed0 <strspn@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401ed4:	ldr	x17, [x16, #472]
  401ed8:	add	x16, x16, #0x1d8
  401edc:	br	x17

0000000000401ee0 <strchr@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401ee4:	ldr	x17, [x16, #480]
  401ee8:	add	x16, x16, #0x1e0
  401eec:	br	x17

0000000000401ef0 <fwrite@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401ef4:	ldr	x17, [x16, #488]
  401ef8:	add	x16, x16, #0x1e8
  401efc:	br	x17

0000000000401f00 <fflush@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f04:	ldr	x17, [x16, #496]
  401f08:	add	x16, x16, #0x1f0
  401f0c:	br	x17

0000000000401f10 <strcpy@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f14:	ldr	x17, [x16, #504]
  401f18:	add	x16, x16, #0x1f8
  401f1c:	br	x17

0000000000401f20 <warnx@plt>:
  401f20:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f24:	ldr	x17, [x16, #512]
  401f28:	add	x16, x16, #0x200
  401f2c:	br	x17

0000000000401f30 <memchr@plt>:
  401f30:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f34:	ldr	x17, [x16, #520]
  401f38:	add	x16, x16, #0x208
  401f3c:	br	x17

0000000000401f40 <isatty@plt>:
  401f40:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f44:	ldr	x17, [x16, #528]
  401f48:	add	x16, x16, #0x210
  401f4c:	br	x17

0000000000401f50 <__fxstat@plt>:
  401f50:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f54:	ldr	x17, [x16, #536]
  401f58:	add	x16, x16, #0x218
  401f5c:	br	x17

0000000000401f60 <dcgettext@plt>:
  401f60:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f64:	ldr	x17, [x16, #544]
  401f68:	add	x16, x16, #0x220
  401f6c:	br	x17

0000000000401f70 <__isoc99_sscanf@plt>:
  401f70:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f74:	ldr	x17, [x16, #552]
  401f78:	add	x16, x16, #0x228
  401f7c:	br	x17

0000000000401f80 <strncpy@plt>:
  401f80:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f84:	ldr	x17, [x16, #560]
  401f88:	add	x16, x16, #0x230
  401f8c:	br	x17

0000000000401f90 <errx@plt>:
  401f90:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401f94:	ldr	x17, [x16, #568]
  401f98:	add	x16, x16, #0x238
  401f9c:	br	x17

0000000000401fa0 <strcspn@plt>:
  401fa0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401fa4:	ldr	x17, [x16, #576]
  401fa8:	add	x16, x16, #0x240
  401fac:	br	x17

0000000000401fb0 <vfprintf@plt>:
  401fb0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401fb4:	ldr	x17, [x16, #584]
  401fb8:	add	x16, x16, #0x248
  401fbc:	br	x17

0000000000401fc0 <printf@plt>:
  401fc0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401fc4:	ldr	x17, [x16, #592]
  401fc8:	add	x16, x16, #0x250
  401fcc:	br	x17

0000000000401fd0 <__assert_fail@plt>:
  401fd0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401fd4:	ldr	x17, [x16, #600]
  401fd8:	add	x16, x16, #0x258
  401fdc:	br	x17

0000000000401fe0 <__errno_location@plt>:
  401fe0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401fe4:	ldr	x17, [x16, #608]
  401fe8:	add	x16, x16, #0x260
  401fec:	br	x17

0000000000401ff0 <getenv@plt>:
  401ff0:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  401ff4:	ldr	x17, [x16, #616]
  401ff8:	add	x16, x16, #0x268
  401ffc:	br	x17

0000000000402000 <tigetnum@plt>:
  402000:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  402004:	ldr	x17, [x16, #624]
  402008:	add	x16, x16, #0x270
  40200c:	br	x17

0000000000402010 <__getdelim@plt>:
  402010:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  402014:	ldr	x17, [x16, #632]
  402018:	add	x16, x16, #0x278
  40201c:	br	x17

0000000000402020 <fprintf@plt>:
  402020:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  402024:	ldr	x17, [x16, #640]
  402028:	add	x16, x16, #0x280
  40202c:	br	x17

0000000000402030 <err@plt>:
  402030:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  402034:	ldr	x17, [x16, #648]
  402038:	add	x16, x16, #0x288
  40203c:	br	x17

0000000000402040 <setlocale@plt>:
  402040:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  402044:	ldr	x17, [x16, #656]
  402048:	add	x16, x16, #0x290
  40204c:	br	x17

0000000000402050 <ferror@plt>:
  402050:	adrp	x16, 41a000 <ferror@plt+0x17fb0>
  402054:	ldr	x17, [x16, #664]
  402058:	add	x16, x16, #0x298
  40205c:	br	x17

Disassembly of section .text:

0000000000402060 <.text>:
  402060:	mov	x29, #0x0                   	// #0
  402064:	mov	x30, #0x0                   	// #0
  402068:	mov	x5, x0
  40206c:	ldr	x1, [sp]
  402070:	add	x2, sp, #0x8
  402074:	mov	x6, sp
  402078:	movz	x0, #0x0, lsl #48
  40207c:	movk	x0, #0x0, lsl #32
  402080:	movk	x0, #0x40, lsl #16
  402084:	movk	x0, #0x351c
  402088:	movz	x3, #0x0, lsl #48
  40208c:	movk	x3, #0x0, lsl #32
  402090:	movk	x3, #0x40, lsl #16
  402094:	movk	x3, #0x7b50
  402098:	movz	x4, #0x0, lsl #48
  40209c:	movk	x4, #0x0, lsl #32
  4020a0:	movk	x4, #0x40, lsl #16
  4020a4:	movk	x4, #0x7bd0
  4020a8:	bl	401ce0 <__libc_start_main@plt>
  4020ac:	bl	401de0 <abort@plt>
  4020b0:	adrp	x0, 419000 <ferror@plt+0x16fb0>
  4020b4:	ldr	x0, [x0, #4064]
  4020b8:	cbz	x0, 4020c0 <ferror@plt+0x70>
  4020bc:	b	401dc0 <__gmon_start__@plt>
  4020c0:	ret
  4020c4:	nop
  4020c8:	adrp	x0, 41a000 <ferror@plt+0x17fb0>
  4020cc:	add	x0, x0, #0x2b8
  4020d0:	adrp	x1, 41a000 <ferror@plt+0x17fb0>
  4020d4:	add	x1, x1, #0x2b8
  4020d8:	cmp	x1, x0
  4020dc:	b.eq	4020f4 <ferror@plt+0xa4>  // b.none
  4020e0:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  4020e4:	ldr	x1, [x1, #3072]
  4020e8:	cbz	x1, 4020f4 <ferror@plt+0xa4>
  4020ec:	mov	x16, x1
  4020f0:	br	x16
  4020f4:	ret
  4020f8:	adrp	x0, 41a000 <ferror@plt+0x17fb0>
  4020fc:	add	x0, x0, #0x2b8
  402100:	adrp	x1, 41a000 <ferror@plt+0x17fb0>
  402104:	add	x1, x1, #0x2b8
  402108:	sub	x1, x1, x0
  40210c:	lsr	x2, x1, #63
  402110:	add	x1, x2, x1, asr #3
  402114:	cmp	xzr, x1, asr #1
  402118:	asr	x1, x1, #1
  40211c:	b.eq	402134 <ferror@plt+0xe4>  // b.none
  402120:	adrp	x2, 407000 <ferror@plt+0x4fb0>
  402124:	ldr	x2, [x2, #3080]
  402128:	cbz	x2, 402134 <ferror@plt+0xe4>
  40212c:	mov	x16, x2
  402130:	br	x16
  402134:	ret
  402138:	stp	x29, x30, [sp, #-32]!
  40213c:	mov	x29, sp
  402140:	str	x19, [sp, #16]
  402144:	adrp	x19, 41a000 <ferror@plt+0x17fb0>
  402148:	ldrb	w0, [x19, #744]
  40214c:	cbnz	w0, 40215c <ferror@plt+0x10c>
  402150:	bl	4020c8 <ferror@plt+0x78>
  402154:	mov	w0, #0x1                   	// #1
  402158:	strb	w0, [x19, #744]
  40215c:	ldr	x19, [sp, #16]
  402160:	ldp	x29, x30, [sp], #32
  402164:	ret
  402168:	b	4020f8 <ferror@plt+0xa8>
  40216c:	stp	x29, x30, [sp, #-48]!
  402170:	mov	x29, sp
  402174:	stp	x20, x19, [sp, #32]
  402178:	str	xzr, [x29, #24]
  40217c:	ldrb	w20, [x1]
  402180:	str	x21, [sp, #16]
  402184:	mov	x21, x1
  402188:	mov	x19, x0
  40218c:	cmp	w20, #0xe
  402190:	b.cs	4021a0 <ferror@plt+0x150>  // b.hs, b.nlast
  402194:	mov	w8, #0x3f81                	// #16257
  402198:	lsr	w8, w8, w20
  40219c:	tbnz	w8, #0, 4021e0 <ferror@plt+0x190>
  4021a0:	bl	401e50 <__ctype_b_loc@plt>
  4021a4:	ldr	x8, [x0]
  4021a8:	ldrh	w8, [x8, x20, lsl #1]
  4021ac:	tbnz	w8, #14, 4021c4 <ferror@plt+0x174>
  4021b0:	add	x0, x29, #0x18
  4021b4:	mov	w2, w20
  4021b8:	add	x21, x29, #0x18
  4021bc:	bl	40221c <ferror@plt+0x1cc>
  4021c0:	b	4021ec <ferror@plt+0x19c>
  4021c4:	ldr	x8, [x19, #24]
  4021c8:	mov	w9, #0x63                  	// #99
  4021cc:	strb	w9, [x8]
  4021d0:	ldr	x0, [x19, #40]
  4021d4:	ldrb	w1, [x21]
  4021d8:	bl	401fc0 <printf@plt>
  4021dc:	b	402204 <ferror@plt+0x1b4>
  4021e0:	adrp	x8, 407000 <ferror@plt+0x4fb0>
  4021e4:	add	x8, x8, #0xdb8
  4021e8:	add	x21, x8, w20, sxtb #3
  4021ec:	ldr	x8, [x19, #24]
  4021f0:	mov	w9, #0x73                  	// #115
  4021f4:	ldr	x1, [x21]
  4021f8:	strb	w9, [x8]
  4021fc:	ldr	x0, [x19, #40]
  402200:	bl	401fc0 <printf@plt>
  402204:	ldr	x0, [x29, #24]
  402208:	bl	401e80 <free@plt>
  40220c:	ldp	x20, x19, [sp, #32]
  402210:	ldr	x21, [sp, #16]
  402214:	ldp	x29, x30, [sp], #48
  402218:	ret
  40221c:	sub	sp, sp, #0x100
  402220:	stp	x29, x30, [sp, #240]
  402224:	add	x29, sp, #0xf0
  402228:	mov	x8, #0xffffffffffffffd0    	// #-48
  40222c:	mov	x9, sp
  402230:	sub	x10, x29, #0x70
  402234:	movk	x8, #0xff80, lsl #32
  402238:	add	x11, x29, #0x10
  40223c:	add	x9, x9, #0x80
  402240:	add	x10, x10, #0x30
  402244:	stp	x9, x8, [x29, #-16]
  402248:	stp	x11, x10, [x29, #-32]
  40224c:	stp	x2, x3, [x29, #-112]
  402250:	stp	x4, x5, [x29, #-96]
  402254:	stp	x6, x7, [x29, #-80]
  402258:	stp	q1, q2, [sp, #16]
  40225c:	str	q0, [sp]
  402260:	ldp	q0, q1, [x29, #-32]
  402264:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402268:	add	x1, x1, #0xc28
  40226c:	sub	x2, x29, #0x40
  402270:	stp	q3, q4, [sp, #48]
  402274:	stp	q5, q6, [sp, #80]
  402278:	str	q7, [sp, #112]
  40227c:	stp	q0, q1, [x29, #-64]
  402280:	bl	401ea0 <vasprintf@plt>
  402284:	tbnz	w0, #31, 402294 <ferror@plt+0x244>
  402288:	ldp	x29, x30, [sp, #240]
  40228c:	add	sp, sp, #0x100
  402290:	ret
  402294:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402298:	add	x1, x1, #0xc9a
  40229c:	mov	w0, #0x1                   	// #1
  4022a0:	bl	402030 <err@plt>
  4022a4:	stp	x29, x30, [sp, #-48]!
  4022a8:	stp	x20, x19, [sp, #32]
  4022ac:	str	x21, [sp, #16]
  4022b0:	ldrb	w21, [x1]
  4022b4:	mov	x19, x1
  4022b8:	mov	x20, x0
  4022bc:	mov	x29, sp
  4022c0:	cmp	x21, #0x1f
  4022c4:	b.hi	4022f8 <ferror@plt+0x2a8>  // b.pmore
  4022c8:	ldr	x8, [x20, #24]
  4022cc:	mov	w9, #0x73                  	// #115
  4022d0:	strb	w9, [x8]
  4022d4:	ldrb	w8, [x19]
  4022d8:	adrp	x9, 407000 <ferror@plt+0x4fb0>
  4022dc:	add	x9, x9, #0xcb8
  4022e0:	ldr	x0, [x20, #40]
  4022e4:	ldr	x1, [x9, x8, lsl #3]
  4022e8:	ldp	x20, x19, [sp, #32]
  4022ec:	ldr	x21, [sp, #16]
  4022f0:	ldp	x29, x30, [sp], #48
  4022f4:	b	401fc0 <printf@plt>
  4022f8:	cmp	w21, #0x7f
  4022fc:	b.ne	402328 <ferror@plt+0x2d8>  // b.any
  402300:	ldr	x8, [x20, #24]
  402304:	mov	w9, #0x73                  	// #115
  402308:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  40230c:	add	x1, x1, #0xc96
  402310:	strb	w9, [x8]
  402314:	ldr	x0, [x20, #40]
  402318:	ldp	x20, x19, [sp, #32]
  40231c:	ldr	x21, [sp, #16]
  402320:	ldp	x29, x30, [sp], #48
  402324:	b	401fc0 <printf@plt>
  402328:	bl	401e50 <__ctype_b_loc@plt>
  40232c:	ldr	x8, [x0]
  402330:	ldrh	w9, [x8, x21, lsl #1]
  402334:	ldr	x8, [x20, #24]
  402338:	tbnz	w9, #14, 402344 <ferror@plt+0x2f4>
  40233c:	mov	w9, #0x78                  	// #120
  402340:	b	402348 <ferror@plt+0x2f8>
  402344:	mov	w9, #0x63                  	// #99
  402348:	strb	w9, [x8]
  40234c:	ldr	x0, [x20, #40]
  402350:	ldrb	w1, [x19]
  402354:	ldp	x20, x19, [sp, #32]
  402358:	ldr	x21, [sp, #16]
  40235c:	ldp	x29, x30, [sp], #48
  402360:	b	401fc0 <printf@plt>
  402364:	sub	sp, sp, #0xa0
  402368:	stp	x28, x27, [sp, #80]
  40236c:	mov	x28, #0x1                   	// #1
  402370:	movk	x28, #0x2809, lsl #32
  402374:	stp	x26, x25, [sp, #96]
  402378:	stp	x22, x21, [sp, #128]
  40237c:	stp	x20, x19, [sp, #144]
  402380:	mov	x22, x0
  402384:	movk	x28, #0x1, lsl #48
  402388:	mov	w20, #0x1                   	// #1
  40238c:	adrp	x25, 41a000 <ferror@plt+0x17fb0>
  402390:	adrp	x26, 41a000 <ferror@plt+0x17fb0>
  402394:	mov	w27, #0x402                 	// #1026
  402398:	stp	x29, x30, [sp, #64]
  40239c:	stp	x24, x23, [sp, #112]
  4023a0:	add	x29, sp, #0x40
  4023a4:	str	x0, [sp, #24]
  4023a8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4023ac:	ldr	x8, [x8, #784]
  4023b0:	cbz	x8, 4023e0 <ferror@plt+0x390>
  4023b4:	adrp	x10, 41a000 <ferror@plt+0x17fb0>
  4023b8:	add	x10, x10, #0x2f8
  4023bc:	ldr	x9, [x10, #32]
  4023c0:	stp	x9, x8, [x10, #24]
  4023c4:	ldr	x23, [x22, #16]
  4023c8:	ldr	x8, [x10]
  4023cc:	add	x8, x8, x23
  4023d0:	str	x8, [x10]
  4023d4:	ldr	x8, [x22, #32]
  4023d8:	cbnz	x8, 402424 <ferror@plt+0x3d4>
  4023dc:	b	402894 <ferror@plt+0x844>
  4023e0:	ldr	x23, [x22, #16]
  4023e4:	mov	w0, #0x1                   	// #1
  4023e8:	mov	x1, x23
  4023ec:	bl	401d30 <calloc@plt>
  4023f0:	cbz	x23, 4023f8 <ferror@plt+0x3a8>
  4023f4:	cbz	x0, 402aa4 <ferror@plt+0xa54>
  4023f8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4023fc:	str	x0, [x8, #784]
  402400:	mov	w0, #0x1                   	// #1
  402404:	mov	x1, x23
  402408:	bl	401d30 <calloc@plt>
  40240c:	cbz	x23, 402414 <ferror@plt+0x3c4>
  402410:	cbz	x0, 402aa4 <ferror@plt+0xa54>
  402414:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  402418:	str	x0, [x8, #792]
  40241c:	ldr	x8, [x22, #32]
  402420:	cbz	x8, 402894 <ferror@plt+0x844>
  402424:	mov	x19, xzr
  402428:	b	402444 <ferror@plt+0x3f4>
  40242c:	mov	x21, #0xffffffffffffffff    	// #-1
  402430:	subs	x23, x23, x0
  402434:	b.eq	4024c8 <ferror@plt+0x478>  // b.none
  402438:	add	x19, x0, x19
  40243c:	mov	x24, x19
  402440:	cbz	x21, 402568 <ferror@plt+0x518>
  402444:	adrp	x21, 41a000 <ferror@plt+0x17fb0>
  402448:	ldrb	w8, [x21, #752]
  40244c:	ldr	x22, [sp, #24]
  402450:	adrp	x24, 41a000 <ferror@plt+0x17fb0>
  402454:	tbnz	w8, #0, 402468 <ferror@plt+0x418>
  402458:	mov	x0, xzr
  40245c:	mov	x1, x22
  402460:	bl	402de8 <ferror@plt+0xd98>
  402464:	cbz	w0, 402564 <ferror@plt+0x514>
  402468:	ldr	x0, [x24, #728]
  40246c:	bl	401c60 <fileno@plt>
  402470:	cmn	w0, #0x1
  402474:	b.eq	40287c <ferror@plt+0x82c>  // b.none
  402478:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40247c:	ldr	x9, [x22, #32]
  402480:	ldr	x8, [x8, #784]
  402484:	ldr	x3, [x24, #728]
  402488:	mov	w1, #0x1                   	// #1
  40248c:	cmp	x9, x23
  402490:	add	x0, x8, x19
  402494:	csel	x8, x9, x23, lt  // lt = tstop
  402498:	cmn	x9, #0x1
  40249c:	csel	x2, x23, x8, eq  // eq = none
  4024a0:	bl	401e70 <fread@plt>
  4024a4:	cbz	x0, 402534 <ferror@plt+0x4e4>
  4024a8:	strb	w20, [x21, #752]
  4024ac:	ldr	x8, [x22, #32]
  4024b0:	cmn	x8, #0x1
  4024b4:	b.eq	40242c <ferror@plt+0x3dc>  // b.none
  4024b8:	sub	x21, x8, x0
  4024bc:	str	x21, [x22, #32]
  4024c0:	subs	x23, x23, x0
  4024c4:	b.ne	402438 <ferror@plt+0x3e8>  // b.any
  4024c8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4024cc:	ldr	w19, [x8, #688]
  4024d0:	tst	w19, #0xfffffffd
  4024d4:	b.eq	402854 <ferror@plt+0x804>  // b.none
  4024d8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4024dc:	add	x8, x8, #0x310
  4024e0:	ldr	x23, [x22, #16]
  4024e4:	ldp	x0, x1, [x8]
  4024e8:	mov	x2, x23
  4024ec:	bl	401d40 <bcmp@plt>
  4024f0:	cbnz	w0, 402854 <ferror@plt+0x804>
  4024f4:	cmp	w19, #0x3
  4024f8:	b.ne	402510 <ferror@plt+0x4c0>  // b.any
  4024fc:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402500:	add	x0, x0, #0xeb8
  402504:	bl	401e00 <puts@plt>
  402508:	ldr	x23, [x22, #16]
  40250c:	ldr	x21, [x22, #32]
  402510:	ldr	x8, [x25, #760]
  402514:	mov	x19, xzr
  402518:	mov	x24, xzr
  40251c:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  402520:	add	x8, x8, x23
  402524:	str	w20, [x9, #688]
  402528:	str	x8, [x25, #760]
  40252c:	cbnz	x21, 402444 <ferror@plt+0x3f4>
  402530:	b	402568 <ferror@plt+0x518>
  402534:	ldr	x0, [x24, #728]
  402538:	bl	402050 <ferror@plt>
  40253c:	cbz	w0, 402558 <ferror@plt+0x508>
  402540:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  402544:	ldr	x8, [x8, #776]
  402548:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40254c:	add	x0, x0, #0xd32
  402550:	ldur	x1, [x8, #-8]
  402554:	bl	401e40 <warn@plt>
  402558:	strb	wzr, [x21, #752]
  40255c:	ldr	x8, [x22, #32]
  402560:	cbnz	x8, 402458 <ferror@plt+0x408>
  402564:	mov	x24, x19
  402568:	ldr	x8, [sp, #24]
  40256c:	ldr	x8, [x8, #16]
  402570:	cmp	x23, x8
  402574:	b.eq	402894 <ferror@plt+0x844>  // b.none
  402578:	cbnz	x23, 4025a8 <ferror@plt+0x558>
  40257c:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  402580:	ldr	w19, [x8, #688]
  402584:	cbz	w19, 4025a8 <ferror@plt+0x558>
  402588:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40258c:	add	x8, x8, #0x310
  402590:	ldp	x21, x1, [x8]
  402594:	mov	x2, x24
  402598:	mov	x0, x21
  40259c:	bl	401d40 <bcmp@plt>
  4025a0:	cbnz	w0, 4025c8 <ferror@plt+0x578>
  4025a4:	b	402a8c <ferror@plt+0xa3c>
  4025a8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4025ac:	ldr	x21, [x8, #784]
  4025b0:	cmp	x23, #0x1
  4025b4:	b.lt	4025c8 <ferror@plt+0x578>  // b.tstop
  4025b8:	add	x0, x21, x24
  4025bc:	mov	w1, wzr
  4025c0:	mov	x2, x23
  4025c4:	bl	401d10 <memset@plt>
  4025c8:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  4025cc:	add	x9, x9, #0x2f8
  4025d0:	ldr	x8, [x9]
  4025d4:	ldr	x22, [sp, #24]
  4025d8:	add	x8, x8, x24
  4025dc:	str	x8, [x9, #8]
  4025e0:	cbz	x21, 4028ac <ferror@plt+0x85c>
  4025e4:	ldr	x8, [x22]
  4025e8:	cmp	x8, x22
  4025ec:	b.eq	4023a8 <ferror@plt+0x358>  // b.none
  4025f0:	ldr	x9, [x25, #760]
  4025f4:	stp	x9, x21, [sp, #8]
  4025f8:	b	402614 <ferror@plt+0x5c4>
  4025fc:	ldp	x9, x21, [sp, #8]
  402600:	ldp	x22, x8, [sp, #24]
  402604:	str	x9, [x25, #760]
  402608:	ldr	x8, [x8]
  40260c:	cmp	x8, x22
  402610:	b.eq	4023a8 <ferror@plt+0x358>  // b.none
  402614:	str	x8, [sp, #32]
  402618:	ldr	x10, [x8, #16]!
  40261c:	mov	x23, x21
  402620:	stur	x8, [x29, #-24]
  402624:	cmp	x10, x8
  402628:	mov	x8, x9
  40262c:	b.ne	402644 <ferror@plt+0x5f4>  // b.any
  402630:	b	4025fc <ferror@plt+0x5ac>
  402634:	ldp	x9, x10, [x29, #-24]
  402638:	ldr	x10, [x10]
  40263c:	cmp	x10, x9
  402640:	b.eq	4025fc <ferror@plt+0x5ac>  // b.none
  402644:	ldrb	w9, [x10, #32]
  402648:	tbnz	w9, #0, 4025fc <ferror@plt+0x5ac>
  40264c:	ldr	w19, [x10, #36]
  402650:	stur	x10, [x29, #-16]
  402654:	cbz	w19, 402634 <ferror@plt+0x5e4>
  402658:	add	x21, x10, #0x10
  40265c:	b	402668 <ferror@plt+0x618>
  402660:	subs	w19, w19, #0x1
  402664:	b.eq	402634 <ferror@plt+0x5e4>  // b.none
  402668:	ldr	x24, [x21]
  40266c:	cmp	x24, x21
  402670:	b.eq	402660 <ferror@plt+0x610>  // b.none
  402674:	cmp	w19, #0x1
  402678:	b.ne	4027ac <ferror@plt+0x75c>  // b.any
  40267c:	b	4026ac <ferror@plt+0x65c>
  402680:	mov	x0, x24
  402684:	mov	x1, x23
  402688:	bl	402ab8 <ferror@plt+0xa68>
  40268c:	ldrsw	x9, [x24, #20]
  402690:	ldr	x8, [x25, #760]
  402694:	add	x23, x23, x9
  402698:	add	x8, x8, x9
  40269c:	str	x8, [x25, #760]
  4026a0:	ldr	x24, [x24]
  4026a4:	cmp	x24, x21
  4026a8:	b.eq	402660 <ferror@plt+0x610>  // b.none
  4026ac:	ldr	x9, [x26, #768]
  4026b0:	cbz	x9, 402754 <ferror@plt+0x704>
  4026b4:	cmp	x8, x9
  4026b8:	b.lt	402754 <ferror@plt+0x704>  // b.tstop
  4026bc:	ldrh	w8, [x24, #16]
  4026c0:	tst	w8, w27
  4026c4:	b.ne	402754 <ferror@plt+0x704>  // b.any
  4026c8:	ldr	x8, [x24, #24]
  4026cc:	mov	w9, #0x2                   	// #2
  4026d0:	str	w9, [x24, #16]
  4026d4:	mov	w9, #0x73                  	// #115
  4026d8:	strb	w9, [x8]
  4026dc:	ldr	x8, [x24, #24]
  4026e0:	strb	wzr, [x8, #1]
  4026e4:	ldr	x8, [x24, #40]
  4026e8:	add	x10, x8, #0x2
  4026ec:	ldrb	w11, [x8], #1
  4026f0:	mov	x9, x10
  4026f4:	add	x10, x10, #0x1
  4026f8:	cmp	w11, #0x25
  4026fc:	b.ne	4026ec <ferror@plt+0x69c>  // b.any
  402700:	ldrb	w10, [x8]
  402704:	cbz	w10, 402730 <ferror@plt+0x6e0>
  402708:	mov	x11, x8
  40270c:	and	w12, w10, #0xff
  402710:	cmp	w12, #0x3f
  402714:	b.hi	402738 <ferror@plt+0x6e8>  // b.pmore
  402718:	lsl	x12, x20, x10
  40271c:	and	x12, x12, x28
  402720:	cbz	x12, 402738 <ferror@plt+0x6e8>
  402724:	ldrb	w10, [x11, #1]!
  402728:	add	x9, x9, #0x1
  40272c:	cbnz	w10, 40270c <ferror@plt+0x6bc>
  402730:	strb	wzr, [x8]
  402734:	b	402754 <ferror@plt+0x704>
  402738:	mov	x11, xzr
  40273c:	strb	w10, [x8]
  402740:	ldrb	w10, [x9, x11]
  402744:	add	x12, x8, x11
  402748:	add	x11, x11, #0x1
  40274c:	strb	w10, [x12, #1]
  402750:	cbnz	w10, 402740 <ferror@plt+0x6f0>
  402754:	ldr	x8, [x24, #48]
  402758:	cbz	x8, 402680 <ferror@plt+0x630>
  40275c:	ldrb	w22, [x8]
  402760:	mov	x0, x24
  402764:	mov	x1, x23
  402768:	strb	wzr, [x8]
  40276c:	bl	402ab8 <ferror@plt+0xa68>
  402770:	ldr	x8, [x24, #48]
  402774:	strb	w22, [x8]
  402778:	b	40268c <ferror@plt+0x63c>
  40277c:	strb	wzr, [x8]
  402780:	mov	x0, x24
  402784:	mov	x1, x23
  402788:	bl	402ab8 <ferror@plt+0xa68>
  40278c:	ldrsw	x9, [x24, #20]
  402790:	ldr	x8, [x25, #760]
  402794:	add	x23, x23, x9
  402798:	add	x8, x8, x9
  40279c:	str	x8, [x25, #760]
  4027a0:	ldr	x24, [x24]
  4027a4:	cmp	x24, x21
  4027a8:	b.eq	402660 <ferror@plt+0x610>  // b.none
  4027ac:	ldr	x9, [x26, #768]
  4027b0:	cbz	x9, 402780 <ferror@plt+0x730>
  4027b4:	cmp	x8, x9
  4027b8:	b.lt	402780 <ferror@plt+0x730>  // b.tstop
  4027bc:	ldrh	w8, [x24, #16]
  4027c0:	tst	w8, w27
  4027c4:	b.ne	402780 <ferror@plt+0x730>  // b.any
  4027c8:	ldr	x8, [x24, #24]
  4027cc:	mov	w9, #0x2                   	// #2
  4027d0:	str	w9, [x24, #16]
  4027d4:	mov	w9, #0x73                  	// #115
  4027d8:	strb	w9, [x8]
  4027dc:	ldr	x8, [x24, #24]
  4027e0:	strb	wzr, [x8, #1]
  4027e4:	ldr	x8, [x24, #40]
  4027e8:	add	x10, x8, #0x2
  4027ec:	ldrb	w11, [x8], #1
  4027f0:	mov	x9, x10
  4027f4:	add	x10, x10, #0x1
  4027f8:	cmp	w11, #0x25
  4027fc:	b.ne	4027ec <ferror@plt+0x79c>  // b.any
  402800:	ldrb	w10, [x8]
  402804:	cbz	w10, 40277c <ferror@plt+0x72c>
  402808:	mov	x11, x8
  40280c:	and	w12, w10, #0xff
  402810:	cmp	w12, #0x3f
  402814:	b.hi	402834 <ferror@plt+0x7e4>  // b.pmore
  402818:	lsl	x12, x20, x10
  40281c:	and	x12, x12, x28
  402820:	cbz	x12, 402834 <ferror@plt+0x7e4>
  402824:	ldrb	w10, [x11, #1]!
  402828:	add	x9, x9, #0x1
  40282c:	cbnz	w10, 40280c <ferror@plt+0x7bc>
  402830:	b	40277c <ferror@plt+0x72c>
  402834:	mov	x11, xzr
  402838:	strb	w10, [x8]
  40283c:	ldrb	w10, [x9, x11]
  402840:	add	x12, x8, x11
  402844:	add	x11, x11, #0x1
  402848:	strb	w10, [x12, #1]
  40284c:	cbnz	w10, 40283c <ferror@plt+0x7ec>
  402850:	b	402780 <ferror@plt+0x730>
  402854:	sub	w8, w19, #0x1
  402858:	cmp	w8, #0x1
  40285c:	b.hi	40286c <ferror@plt+0x81c>  // b.pmore
  402860:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  402864:	mov	w9, #0x3                   	// #3
  402868:	str	w9, [x8, #688]
  40286c:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  402870:	ldr	x21, [x8, #784]
  402874:	cbnz	x21, 4025e4 <ferror@plt+0x594>
  402878:	b	4028ac <ferror@plt+0x85c>
  40287c:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402880:	add	x1, x1, #0xe7e
  402884:	mov	w2, #0x5                   	// #5
  402888:	mov	x0, xzr
  40288c:	bl	401f60 <dcgettext@plt>
  402890:	bl	401f20 <warnx@plt>
  402894:	adrp	x19, 41a000 <ferror@plt+0x17fb0>
  402898:	add	x19, x19, #0x310
  40289c:	ldr	x0, [x19]
  4028a0:	bl	401e80 <free@plt>
  4028a4:	ldr	x0, [x19, #8]
  4028a8:	bl	401e80 <free@plt>
  4028ac:	adrp	x19, 41a000 <ferror@plt+0x17fb0>
  4028b0:	ldr	x8, [x19, #800]
  4028b4:	cbz	x8, 402a6c <ferror@plt+0xa1c>
  4028b8:	ldr	x9, [x26, #768]
  4028bc:	cbz	x9, 4028d0 <ferror@plt+0x880>
  4028c0:	ldr	x22, [x8, #16]!
  4028c4:	cmp	x22, x8
  4028c8:	b.ne	4028e8 <ferror@plt+0x898>  // b.any
  4028cc:	b	402a6c <ferror@plt+0xa1c>
  4028d0:	ldr	x9, [x25, #760]
  4028d4:	cbz	x9, 402a6c <ferror@plt+0xa1c>
  4028d8:	str	x9, [x26, #768]
  4028dc:	ldr	x22, [x8, #16]!
  4028e0:	cmp	x22, x8
  4028e4:	b.eq	402a6c <ferror@plt+0xa1c>  // b.none
  4028e8:	adrp	x21, 41a000 <ferror@plt+0x17fb0>
  4028ec:	b	402904 <ferror@plt+0x8b4>
  4028f0:	ldr	x8, [x19, #800]
  4028f4:	ldr	x22, [x22]
  4028f8:	add	x8, x8, #0x10
  4028fc:	cmp	x22, x8
  402900:	b.eq	402a6c <ferror@plt+0xa1c>  // b.none
  402904:	bl	406ccc <ferror@plt+0x4c7c>
  402908:	cbz	w0, 402934 <ferror@plt+0x8e4>
  40290c:	ldr	x20, [x22, #32]
  402910:	cbz	x20, 402a2c <ferror@plt+0x9dc>
  402914:	ldr	x24, [x20]
  402918:	cmp	x24, x20
  40291c:	b.eq	402934 <ferror@plt+0x8e4>  // b.none
  402920:	ldrsw	x8, [x22, #20]
  402924:	ldr	x27, [x25, #760]
  402928:	add	x28, x27, x8
  40292c:	neg	x19, x27
  402930:	b	402958 <ferror@plt+0x908>
  402934:	mov	x20, xzr
  402938:	b	402a2c <ferror@plt+0x9dc>
  40293c:	mov	w8, wzr
  402940:	ldr	w9, [x24, #48]
  402944:	cmp	w9, w8
  402948:	b.ne	402a08 <ferror@plt+0x9b8>  // b.any
  40294c:	ldr	x24, [x24]
  402950:	cmp	x24, x20
  402954:	b.eq	402a24 <ferror@plt+0x9d4>  // b.none
  402958:	ldr	x8, [x24, #24]
  40295c:	cmp	x8, #0x0
  402960:	csel	x8, x27, x8, lt  // lt = tstop
  402964:	cmp	x8, x27
  402968:	b.lt	40294c <ferror@plt+0x8fc>  // b.tstop
  40296c:	ldrsw	x2, [x24, #32]
  402970:	add	x9, x8, x2
  402974:	cmp	x9, x28
  402978:	b.gt	40294c <ferror@plt+0x8fc>
  40297c:	ldr	x0, [x24, #40]
  402980:	cbz	x0, 4029b0 <ferror@plt+0x960>
  402984:	ldr	w9, [x22, #16]
  402988:	cmp	w9, #0x1
  40298c:	b.eq	40293c <ferror@plt+0x8ec>  // b.none
  402990:	add	x1, x19, x8
  402994:	bl	401cc0 <strncmp@plt>
  402998:	cmp	w0, #0x0
  40299c:	cset	w8, eq  // eq = none
  4029a0:	ldr	w9, [x24, #48]
  4029a4:	cmp	w9, w8
  4029a8:	b.eq	40294c <ferror@plt+0x8fc>  // b.none
  4029ac:	b	402a08 <ferror@plt+0x9b8>
  4029b0:	ldrsw	x23, [x24, #36]
  4029b4:	cmn	w23, #0x1
  4029b8:	b.eq	402a08 <ferror@plt+0x9b8>  // b.none
  4029bc:	stur	wzr, [x29, #-4]
  4029c0:	ldr	w9, [x22, #16]
  4029c4:	cmp	w9, #0x1
  4029c8:	b.ne	4029e4 <ferror@plt+0x994>  // b.any
  4029cc:	cmp	x27, x23
  4029d0:	cset	w8, eq  // eq = none
  4029d4:	ldr	w9, [x24, #48]
  4029d8:	cmp	w9, w8
  4029dc:	b.eq	40294c <ferror@plt+0x8fc>  // b.none
  4029e0:	b	402a08 <ferror@plt+0x9b8>
  4029e4:	add	x1, x19, x8
  4029e8:	sub	x0, x29, #0x4
  4029ec:	bl	401b20 <memcpy@plt>
  4029f0:	ldur	w8, [x29, #-4]
  4029f4:	cmp	w8, w23
  4029f8:	cset	w8, eq  // eq = none
  4029fc:	ldr	w9, [x24, #48]
  402a00:	cmp	w9, w8
  402a04:	b.eq	40294c <ferror@plt+0x8fc>  // b.none
  402a08:	ldr	x20, [x24, #16]
  402a0c:	adrp	x19, 41a000 <ferror@plt+0x17fb0>
  402a10:	cbz	x20, 402a2c <ferror@plt+0x9dc>
  402a14:	ldr	x1, [x21, #720]
  402a18:	mov	x0, x20
  402a1c:	bl	406ce8 <ferror@plt+0x4c98>
  402a20:	b	402a2c <ferror@plt+0x9dc>
  402a24:	mov	x20, xzr
  402a28:	adrp	x19, 41a000 <ferror@plt+0x17fb0>
  402a2c:	ldr	w8, [x22, #16]
  402a30:	cmp	w8, #0x400
  402a34:	b.eq	402a4c <ferror@plt+0x9fc>  // b.none
  402a38:	cmp	w8, #0x1
  402a3c:	b.ne	402a5c <ferror@plt+0xa0c>  // b.any
  402a40:	ldr	x0, [x22, #40]
  402a44:	ldr	x1, [x26, #768]
  402a48:	b	402a58 <ferror@plt+0xa08>
  402a4c:	ldr	x1, [x22, #40]
  402a50:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  402a54:	add	x0, x0, #0xd32
  402a58:	bl	401fc0 <printf@plt>
  402a5c:	cbz	x20, 4028f0 <ferror@plt+0x8a0>
  402a60:	ldr	x0, [x21, #720]
  402a64:	bl	407438 <ferror@plt+0x53e8>
  402a68:	b	4028f0 <ferror@plt+0x8a0>
  402a6c:	ldp	x20, x19, [sp, #144]
  402a70:	ldp	x22, x21, [sp, #128]
  402a74:	ldp	x24, x23, [sp, #112]
  402a78:	ldp	x26, x25, [sp, #96]
  402a7c:	ldp	x28, x27, [sp, #80]
  402a80:	ldp	x29, x30, [sp, #64]
  402a84:	add	sp, sp, #0xa0
  402a88:	ret
  402a8c:	cmp	w19, #0x1
  402a90:	b.eq	402894 <ferror@plt+0x844>  // b.none
  402a94:	adrp	x0, 407000 <ferror@plt+0x4fb0>
  402a98:	add	x0, x0, #0xeb8
  402a9c:	bl	401e00 <puts@plt>
  402aa0:	b	402894 <ferror@plt+0x844>
  402aa4:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  402aa8:	add	x1, x1, #0xe9e
  402aac:	mov	w0, #0x1                   	// #1
  402ab0:	mov	x2, x23
  402ab4:	bl	402030 <err@plt>
  402ab8:	sub	sp, sp, #0x60
  402abc:	stp	x29, x30, [sp, #16]
  402ac0:	stp	x26, x25, [sp, #32]
  402ac4:	stp	x24, x23, [sp, #48]
  402ac8:	stp	x22, x21, [sp, #64]
  402acc:	stp	x20, x19, [sp, #80]
  402ad0:	ldr	x19, [x0, #32]
  402ad4:	mov	x20, x0
  402ad8:	mov	x21, x1
  402adc:	add	x29, sp, #0x10
  402ae0:	cbz	x19, 402bf4 <ferror@plt+0xba4>
  402ae4:	ldr	x22, [x19]
  402ae8:	cmp	x22, x19
  402aec:	b.eq	402bf0 <ferror@plt+0xba0>  // b.none
  402af0:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  402af4:	ldrsw	x8, [x20, #20]
  402af8:	ldr	x23, [x9, #760]
  402afc:	add	x24, x23, x8
  402b00:	sub	x25, x21, x23
  402b04:	b	402b24 <ferror@plt+0xad4>
  402b08:	mov	w8, wzr
  402b0c:	ldr	w9, [x22, #48]
  402b10:	cmp	w9, w8
  402b14:	b.ne	402bd4 <ferror@plt+0xb84>  // b.any
  402b18:	ldr	x22, [x22]
  402b1c:	cmp	x22, x19
  402b20:	b.eq	402bf0 <ferror@plt+0xba0>  // b.none
  402b24:	ldr	x8, [x22, #24]
  402b28:	cmp	x8, #0x0
  402b2c:	csel	x8, x23, x8, lt  // lt = tstop
  402b30:	cmp	x8, x23
  402b34:	b.lt	402b18 <ferror@plt+0xac8>  // b.tstop
  402b38:	ldrsw	x2, [x22, #32]
  402b3c:	add	x9, x8, x2
  402b40:	cmp	x9, x24
  402b44:	b.gt	402b18 <ferror@plt+0xac8>
  402b48:	ldr	x0, [x22, #40]
  402b4c:	cbz	x0, 402b7c <ferror@plt+0xb2c>
  402b50:	ldr	w9, [x20, #16]
  402b54:	cmp	w9, #0x1
  402b58:	b.eq	402b08 <ferror@plt+0xab8>  // b.none
  402b5c:	add	x1, x25, x8
  402b60:	bl	401cc0 <strncmp@plt>
  402b64:	cmp	w0, #0x0
  402b68:	cset	w8, eq  // eq = none
  402b6c:	ldr	w9, [x22, #48]
  402b70:	cmp	w9, w8
  402b74:	b.eq	402b18 <ferror@plt+0xac8>  // b.none
  402b78:	b	402bd4 <ferror@plt+0xb84>
  402b7c:	ldrsw	x26, [x22, #36]
  402b80:	cmn	w26, #0x1
  402b84:	b.eq	402bd4 <ferror@plt+0xb84>  // b.none
  402b88:	stur	wzr, [x29, #-4]
  402b8c:	ldr	w9, [x20, #16]
  402b90:	cmp	w9, #0x1
  402b94:	b.ne	402bb0 <ferror@plt+0xb60>  // b.any
  402b98:	cmp	x23, x26
  402b9c:	cset	w8, eq  // eq = none
  402ba0:	ldr	w9, [x22, #48]
  402ba4:	cmp	w9, w8
  402ba8:	b.eq	402b18 <ferror@plt+0xac8>  // b.none
  402bac:	b	402bd4 <ferror@plt+0xb84>
  402bb0:	add	x1, x25, x8
  402bb4:	sub	x0, x29, #0x4
  402bb8:	bl	401b20 <memcpy@plt>
  402bbc:	ldur	w8, [x29, #-4]
  402bc0:	cmp	w8, w26
  402bc4:	cset	w8, eq  // eq = none
  402bc8:	ldr	w9, [x22, #48]
  402bcc:	cmp	w9, w8
  402bd0:	b.eq	402b18 <ferror@plt+0xac8>  // b.none
  402bd4:	ldr	x19, [x22, #16]
  402bd8:	cbz	x19, 402bf4 <ferror@plt+0xba4>
  402bdc:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  402be0:	ldr	x1, [x8, #720]
  402be4:	mov	x0, x19
  402be8:	bl	406ce8 <ferror@plt+0x4c98>
  402bec:	b	402bf4 <ferror@plt+0xba4>
  402bf0:	mov	x19, xzr
  402bf4:	ldr	w8, [x20, #16]
  402bf8:	cmp	w8, #0x7f
  402bfc:	b.gt	402c34 <ferror@plt+0xbe4>
  402c00:	sub	w8, w8, #0x1
  402c04:	cmp	w8, #0x3f
  402c08:	b.hi	402da4 <ferror@plt+0xd54>  // b.pmore
  402c0c:	adrp	x9, 407000 <ferror@plt+0x4fb0>
  402c10:	add	x9, x9, #0xe28
  402c14:	adr	x10, 402c24 <ferror@plt+0xbd4>
  402c18:	ldrb	w11, [x9, x8]
  402c1c:	add	x10, x10, x11, lsl #2
  402c20:	br	x10
  402c24:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  402c28:	ldr	x0, [x20, #40]
  402c2c:	ldr	x1, [x8, #760]
  402c30:	b	402da0 <ferror@plt+0xd50>
  402c34:	cmp	w8, #0x1ff
  402c38:	b.gt	402c5c <ferror@plt+0xc0c>
  402c3c:	cmp	w8, #0x80
  402c40:	b.eq	402d30 <ferror@plt+0xce0>  // b.none
  402c44:	cmp	w8, #0x100
  402c48:	b.ne	402da4 <ferror@plt+0xd54>  // b.any
  402c4c:	mov	x0, x20
  402c50:	mov	x1, x21
  402c54:	bl	4022a4 <ferror@plt+0x254>
  402c58:	b	402da4 <ferror@plt+0xd54>
  402c5c:	cmp	w8, #0x200
  402c60:	b.eq	402d3c <ferror@plt+0xcec>  // b.none
  402c64:	cmp	w8, #0x400
  402c68:	b.ne	402da4 <ferror@plt+0xd54>  // b.any
  402c6c:	ldr	x1, [x20, #40]
  402c70:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  402c74:	add	x0, x0, #0xd32
  402c78:	b	402da0 <ferror@plt+0xd50>
  402c7c:	ldr	x0, [x20, #40]
  402c80:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  402c84:	add	x1, x1, #0xc62
  402c88:	b	402da0 <ferror@plt+0xd50>
  402c8c:	mov	x0, x20
  402c90:	mov	x1, x21
  402c94:	bl	40216c <ferror@plt+0x11c>
  402c98:	b	402da4 <ferror@plt+0xd54>
  402c9c:	ldr	x0, [x20, #40]
  402ca0:	ldrb	w1, [x21]
  402ca4:	bl	401fc0 <printf@plt>
  402ca8:	b	402da4 <ferror@plt+0xd54>
  402cac:	ldr	w8, [x20, #20]
  402cb0:	cmp	w8, #0x8
  402cb4:	b.eq	402d78 <ferror@plt+0xd28>  // b.none
  402cb8:	cmp	w8, #0x4
  402cbc:	b.ne	402da4 <ferror@plt+0xd54>  // b.any
  402cc0:	ldr	s0, [x21]
  402cc4:	ldr	x0, [x20, #40]
  402cc8:	fcvt	d0, s0
  402ccc:	bl	401fc0 <printf@plt>
  402cd0:	b	402da4 <ferror@plt+0xd54>
  402cd4:	ldr	w8, [x20, #20]
  402cd8:	sub	w8, w8, #0x1
  402cdc:	cmp	w8, #0x7
  402ce0:	b.hi	402da4 <ferror@plt+0xd54>  // b.pmore
  402ce4:	adrp	x9, 407000 <ferror@plt+0x4fb0>
  402ce8:	add	x9, x9, #0xe70
  402cec:	adr	x10, 402cfc <ferror@plt+0xcac>
  402cf0:	ldrb	w11, [x9, x8]
  402cf4:	add	x10, x10, x11, lsl #2
  402cf8:	br	x10
  402cfc:	ldrsh	x1, [x21]
  402d00:	b	402d9c <ferror@plt+0xd4c>
  402d04:	ldr	x20, [x20, #40]
  402d08:	bl	401e50 <__ctype_b_loc@plt>
  402d0c:	ldr	x8, [x0]
  402d10:	ldrb	w9, [x21]
  402d14:	mov	x0, x20
  402d18:	ldrh	w8, [x8, w9, uxtw #1]
  402d1c:	tst	w8, #0x4000
  402d20:	mov	w8, #0x2e                  	// #46
  402d24:	csel	w1, w8, w9, eq  // eq = none
  402d28:	bl	401fc0 <printf@plt>
  402d2c:	b	402da4 <ferror@plt+0xd54>
  402d30:	ldr	x0, [x20, #40]
  402d34:	mov	x1, x21
  402d38:	b	402da0 <ferror@plt+0xd50>
  402d3c:	ldr	w8, [x20, #20]
  402d40:	sub	w8, w8, #0x1
  402d44:	cmp	w8, #0x7
  402d48:	b.hi	402da4 <ferror@plt+0xd54>  // b.pmore
  402d4c:	adrp	x9, 407000 <ferror@plt+0x4fb0>
  402d50:	add	x9, x9, #0xe68
  402d54:	adr	x10, 402d64 <ferror@plt+0xd14>
  402d58:	ldrb	w11, [x9, x8]
  402d5c:	add	x10, x10, x11, lsl #2
  402d60:	br	x10
  402d64:	ldr	x0, [x20, #40]
  402d68:	ldrb	w1, [x21]
  402d6c:	b	402da0 <ferror@plt+0xd50>
  402d70:	ldr	x1, [x21]
  402d74:	b	402d9c <ferror@plt+0xd4c>
  402d78:	ldr	d0, [x21]
  402d7c:	ldr	x0, [x20, #40]
  402d80:	bl	401fc0 <printf@plt>
  402d84:	b	402da4 <ferror@plt+0xd54>
  402d88:	ldrsw	x1, [x21]
  402d8c:	b	402d9c <ferror@plt+0xd4c>
  402d90:	ldrh	w1, [x21]
  402d94:	b	402d9c <ferror@plt+0xd4c>
  402d98:	ldr	w1, [x21]
  402d9c:	ldr	x0, [x20, #40]
  402da0:	bl	401fc0 <printf@plt>
  402da4:	cbz	x19, 402dcc <ferror@plt+0xd7c>
  402da8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  402dac:	ldr	x0, [x8, #720]
  402db0:	ldp	x20, x19, [sp, #80]
  402db4:	ldp	x22, x21, [sp, #64]
  402db8:	ldp	x24, x23, [sp, #48]
  402dbc:	ldp	x26, x25, [sp, #32]
  402dc0:	ldp	x29, x30, [sp, #16]
  402dc4:	add	sp, sp, #0x60
  402dc8:	b	407438 <ferror@plt+0x53e8>
  402dcc:	ldp	x20, x19, [sp, #80]
  402dd0:	ldp	x22, x21, [sp, #64]
  402dd4:	ldp	x24, x23, [sp, #48]
  402dd8:	ldp	x26, x25, [sp, #32]
  402ddc:	ldp	x29, x30, [sp, #16]
  402de0:	add	sp, sp, #0x60
  402de4:	ret
  402de8:	sub	sp, sp, #0xe0
  402dec:	stp	x29, x30, [sp, #128]
  402df0:	str	x27, [sp, #144]
  402df4:	stp	x26, x25, [sp, #160]
  402df8:	stp	x24, x23, [sp, #176]
  402dfc:	stp	x22, x21, [sp, #192]
  402e00:	stp	x20, x19, [sp, #208]
  402e04:	add	x29, sp, #0x80
  402e08:	cbz	x0, 402e38 <ferror@plt+0xde8>
  402e0c:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  402e10:	str	x0, [x8, #776]
  402e14:	mov	w0, #0x1                   	// #1
  402e18:	ldp	x20, x19, [sp, #208]
  402e1c:	ldp	x22, x21, [sp, #192]
  402e20:	ldp	x24, x23, [sp, #176]
  402e24:	ldp	x26, x25, [sp, #160]
  402e28:	ldr	x27, [sp, #144]
  402e2c:	ldp	x29, x30, [sp, #128]
  402e30:	add	sp, sp, #0xe0
  402e34:	ret
  402e38:	adrp	x23, 41a000 <ferror@plt+0x17fb0>
  402e3c:	ldr	x9, [x23, #776]
  402e40:	adrp	x20, 407000 <ferror@plt+0x4fb0>
  402e44:	adrp	x21, 408000 <ferror@plt+0x5fb0>
  402e48:	mov	x19, x1
  402e4c:	adrp	x24, 41a000 <ferror@plt+0x17fb0>
  402e50:	adrp	x25, 41a000 <ferror@plt+0x17fb0>
  402e54:	adrp	x26, 41a000 <ferror@plt+0x17fb0>
  402e58:	add	x20, x20, #0xc20
  402e5c:	add	x21, x21, #0xd32
  402e60:	mov	w27, #0x1                   	// #1
  402e64:	ldr	x0, [x9]
  402e68:	cbnz	x0, 402e7c <ferror@plt+0xe2c>
  402e6c:	b	402ec0 <ferror@plt+0xe70>
  402e70:	cbz	x8, 402e14 <ferror@plt+0xdc4>
  402e74:	ldr	x0, [x9]
  402e78:	cbz	x0, 402ec0 <ferror@plt+0xe70>
  402e7c:	ldr	x2, [x25, #728]
  402e80:	mov	x1, x20
  402e84:	bl	401eb0 <freopen@plt>
  402e88:	cbz	x0, 402e98 <ferror@plt+0xe48>
  402e8c:	mov	w8, #0x1                   	// #1
  402e90:	str	w8, [x24, #756]
  402e94:	b	402ed4 <ferror@plt+0xe84>
  402e98:	ldr	x8, [x23, #776]
  402e9c:	mov	x0, x21
  402ea0:	ldr	x1, [x8]
  402ea4:	bl	401e40 <warn@plt>
  402ea8:	str	w27, [x19, #24]
  402eac:	ldr	x8, [x23, #776]
  402eb0:	add	x9, x8, #0x8
  402eb4:	str	x9, [x23, #776]
  402eb8:	ldr	x0, [x9]
  402ebc:	cbnz	x0, 402e7c <ferror@plt+0xe2c>
  402ec0:	ldr	w9, [x24, #756]
  402ec4:	mov	w8, wzr
  402ec8:	add	w10, w9, #0x1
  402ecc:	str	w10, [x24, #756]
  402ed0:	cbnz	w9, 402e18 <ferror@plt+0xdc8>
  402ed4:	ldr	x1, [x19, #40]
  402ed8:	cbz	x1, 402f44 <ferror@plt+0xef4>
  402edc:	cbz	w8, 402f6c <ferror@plt+0xf1c>
  402ee0:	ldr	x8, [x23, #776]
  402ee4:	ldr	x0, [x25, #728]
  402ee8:	ldr	x22, [x8]
  402eec:	bl	401c60 <fileno@plt>
  402ef0:	mov	w1, w0
  402ef4:	mov	x2, sp
  402ef8:	mov	w0, wzr
  402efc:	bl	401f50 <__fxstat@plt>
  402f00:	cbnz	w0, 402fac <ferror@plt+0xf5c>
  402f04:	ldr	w8, [sp, #16]
  402f08:	ldr	x1, [x19, #40]
  402f0c:	and	w8, w8, #0xf000
  402f10:	cmp	w8, #0x8, lsl #12
  402f14:	b.ne	402f58 <ferror@plt+0xf08>  // b.any
  402f18:	ldr	x9, [sp, #48]
  402f1c:	subs	x8, x1, x9
  402f20:	b.le	402f58 <ferror@plt+0xf08>
  402f24:	str	x8, [x19, #40]
  402f28:	ldr	x10, [x26, #760]
  402f2c:	add	x9, x10, x9
  402f30:	str	x9, [x26, #760]
  402f34:	ldr	x9, [x23, #776]
  402f38:	ldr	x10, [x9]
  402f3c:	cbnz	x10, 402fa0 <ferror@plt+0xf50>
  402f40:	b	402e70 <ferror@plt+0xe20>
  402f44:	mov	x8, xzr
  402f48:	ldr	x9, [x23, #776]
  402f4c:	ldr	x10, [x9]
  402f50:	cbnz	x10, 402fa0 <ferror@plt+0xf50>
  402f54:	b	402e70 <ferror@plt+0xe20>
  402f58:	ldr	x0, [x25, #728]
  402f5c:	mov	w2, wzr
  402f60:	bl	401dd0 <fseek@plt>
  402f64:	cbz	w0, 402f7c <ferror@plt+0xf2c>
  402f68:	b	402fac <ferror@plt+0xf5c>
  402f6c:	ldr	x0, [x25, #728]
  402f70:	mov	w2, wzr
  402f74:	bl	401dd0 <fseek@plt>
  402f78:	cbnz	w0, 402fc0 <ferror@plt+0xf70>
  402f7c:	ldr	x9, [x19, #40]
  402f80:	ldr	x10, [x26, #760]
  402f84:	mov	x8, xzr
  402f88:	add	x9, x10, x9
  402f8c:	str	x9, [x26, #760]
  402f90:	str	xzr, [x19, #40]
  402f94:	ldr	x9, [x23, #776]
  402f98:	ldr	x10, [x9]
  402f9c:	cbz	x10, 402e70 <ferror@plt+0xe20>
  402fa0:	add	x9, x9, #0x8
  402fa4:	str	x9, [x23, #776]
  402fa8:	b	402e70 <ferror@plt+0xe20>
  402fac:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  402fb0:	add	x1, x1, #0xd32
  402fb4:	mov	w0, #0x1                   	// #1
  402fb8:	mov	x2, x22
  402fbc:	bl	402030 <err@plt>
  402fc0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  402fc4:	adrp	x2, 407000 <ferror@plt+0x4fb0>
  402fc8:	add	x1, x1, #0xd32
  402fcc:	add	x2, x2, #0xe78
  402fd0:	mov	w0, #0x1                   	// #1
  402fd4:	bl	402030 <err@plt>
  402fd8:	stp	x29, x30, [sp, #-96]!
  402fdc:	stp	x28, x27, [sp, #16]
  402fe0:	stp	x24, x23, [sp, #48]
  402fe4:	adrp	x23, 408000 <ferror@plt+0x5fb0>
  402fe8:	adrp	x24, 407000 <ferror@plt+0x4fb0>
  402fec:	adrp	x27, 407000 <ferror@plt+0x4fb0>
  402ff0:	adrp	x28, 408000 <ferror@plt+0x5fb0>
  402ff4:	stp	x26, x25, [sp, #32]
  402ff8:	stp	x22, x21, [sp, #64]
  402ffc:	stp	x20, x19, [sp, #80]
  403000:	mov	x19, x2
  403004:	mov	x20, x1
  403008:	mov	w22, w0
  40300c:	mov	w21, #0x3                   	// #3
  403010:	add	x23, x23, #0x1ae
  403014:	add	x24, x24, #0xf40
  403018:	add	x27, x27, #0xec0
  40301c:	adrp	x25, 41a000 <ferror@plt+0x17fb0>
  403020:	add	x28, x28, #0x120
  403024:	mov	x29, sp
  403028:	b	403048 <ferror@plt+0xff8>
  40302c:	mov	x0, x28
  403030:	mov	x1, x19
  403034:	bl	403954 <ferror@plt+0x1904>
  403038:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40303c:	add	x0, x0, #0x2cf
  403040:	mov	x1, x19
  403044:	bl	403954 <ferror@plt+0x1904>
  403048:	mov	w0, w22
  40304c:	mov	x1, x20
  403050:	mov	x2, x23
  403054:	mov	x3, x24
  403058:	mov	x4, xzr
  40305c:	bl	401e20 <getopt_long@plt>
  403060:	add	w8, w0, #0x1
  403064:	cmp	w8, #0x79
  403068:	b.hi	403218 <ferror@plt+0x11c8>  // b.pmore
  40306c:	adr	x9, 40302c <ferror@plt+0xfdc>
  403070:	ldrb	w10, [x27, x8]
  403074:	add	x9, x9, x10, lsl #2
  403078:	br	x9
  40307c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  403080:	add	x0, x0, #0x1ff
  403084:	mov	x1, x19
  403088:	bl	403954 <ferror@plt+0x1904>
  40308c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  403090:	add	x0, x0, #0x20b
  403094:	mov	x1, x19
  403098:	bl	403954 <ferror@plt+0x1904>
  40309c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4030a0:	add	x0, x0, #0x236
  4030a4:	b	403040 <ferror@plt+0xff0>
  4030a8:	ldr	x0, [x25, #704]
  4030ac:	mov	x1, x19
  4030b0:	bl	403878 <ferror@plt+0x1828>
  4030b4:	b	403048 <ferror@plt+0xff8>
  4030b8:	ldr	x26, [x25, #704]
  4030bc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4030c0:	mov	w2, #0x5                   	// #5
  4030c4:	mov	x0, xzr
  4030c8:	add	x1, x1, #0x283
  4030cc:	bl	401f60 <dcgettext@plt>
  4030d0:	mov	x1, x0
  4030d4:	mov	x0, x26
  4030d8:	bl	405628 <ferror@plt+0x35d8>
  4030dc:	str	x0, [x19, #32]
  4030e0:	b	403048 <ferror@plt+0xff8>
  4030e4:	mov	x0, x28
  4030e8:	mov	x1, x19
  4030ec:	bl	403954 <ferror@plt+0x1904>
  4030f0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4030f4:	add	x0, x0, #0x1e1
  4030f8:	b	403040 <ferror@plt+0xff0>
  4030fc:	mov	x0, x28
  403100:	mov	x1, x19
  403104:	bl	403954 <ferror@plt+0x1904>
  403108:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40310c:	add	x0, x0, #0x24d
  403110:	b	403040 <ferror@plt+0xff0>
  403114:	ldr	x0, [x25, #704]
  403118:	b	403040 <ferror@plt+0xff0>
  40311c:	ldr	x26, [x25, #704]
  403120:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403124:	mov	w2, #0x5                   	// #5
  403128:	mov	x0, xzr
  40312c:	add	x1, x1, #0x2b8
  403130:	bl	401f60 <dcgettext@plt>
  403134:	mov	x1, x0
  403138:	mov	x0, x26
  40313c:	bl	405628 <ferror@plt+0x35d8>
  403140:	str	x0, [x19, #40]
  403144:	b	403048 <ferror@plt+0xff8>
  403148:	ldr	x26, [x25, #704]
  40314c:	mov	w21, wzr
  403150:	cbz	x26, 403048 <ferror@plt+0xff8>
  403154:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403158:	mov	w2, #0x5                   	// #5
  40315c:	mov	x0, xzr
  403160:	add	x1, x1, #0x26c
  403164:	bl	401f60 <dcgettext@plt>
  403168:	mov	x1, x0
  40316c:	mov	x0, x26
  403170:	bl	40751c <ferror@plt+0x54cc>
  403174:	mov	w21, w0
  403178:	b	403048 <ferror@plt+0xff8>
  40317c:	mov	x0, x28
  403180:	mov	x1, x19
  403184:	bl	403954 <ferror@plt+0x1904>
  403188:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40318c:	add	x0, x0, #0x1c3
  403190:	b	403040 <ferror@plt+0xff0>
  403194:	mov	x0, x28
  403198:	mov	x1, x19
  40319c:	bl	403954 <ferror@plt+0x1904>
  4031a0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4031a4:	add	x0, x0, #0x29a
  4031a8:	b	403040 <ferror@plt+0xff0>
  4031ac:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4031b0:	str	wzr, [x8, #688]
  4031b4:	b	403048 <ferror@plt+0xff8>
  4031b8:	ldr	x8, [x19]
  4031bc:	cmp	x8, x19
  4031c0:	b.ne	4031e4 <ferror@plt+0x1194>  // b.any
  4031c4:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4031c8:	add	x0, x0, #0x120
  4031cc:	mov	x1, x19
  4031d0:	bl	403954 <ferror@plt+0x1904>
  4031d4:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4031d8:	add	x0, x0, #0x334
  4031dc:	mov	x1, x19
  4031e0:	bl	403954 <ferror@plt+0x1904>
  4031e4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4031e8:	add	x1, x1, #0x351
  4031ec:	mov	w0, w21
  4031f0:	bl	40658c <ferror@plt+0x453c>
  4031f4:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4031f8:	ldr	w0, [x8, #712]
  4031fc:	ldp	x20, x19, [sp, #80]
  403200:	ldp	x22, x21, [sp, #64]
  403204:	ldp	x24, x23, [sp, #48]
  403208:	ldp	x26, x25, [sp, #32]
  40320c:	ldp	x28, x27, [sp, #16]
  403210:	ldp	x29, x30, [sp], #96
  403214:	ret
  403218:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40321c:	ldr	x19, [x8, #696]
  403220:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403224:	add	x1, x1, #0x30d
  403228:	mov	w2, #0x5                   	// #5
  40322c:	mov	x0, xzr
  403230:	bl	401f60 <dcgettext@plt>
  403234:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  403238:	ldr	x2, [x8, #736]
  40323c:	mov	x1, x0
  403240:	mov	x0, x19
  403244:	bl	402020 <fprintf@plt>
  403248:	mov	w0, #0x1                   	// #1
  40324c:	bl	401b70 <exit@plt>
  403250:	bl	403284 <ferror@plt+0x1234>
  403254:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403258:	add	x1, x1, #0x2ef
  40325c:	mov	w2, #0x5                   	// #5
  403260:	mov	x0, xzr
  403264:	bl	401f60 <dcgettext@plt>
  403268:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40326c:	ldr	x1, [x8, #736]
  403270:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  403274:	add	x2, x2, #0x2fb
  403278:	bl	401fc0 <printf@plt>
  40327c:	mov	w0, wzr
  403280:	bl	401b70 <exit@plt>
  403284:	stp	x29, x30, [sp, #-32]!
  403288:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40328c:	str	x19, [sp, #16]
  403290:	ldr	x19, [x8, #720]
  403294:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403298:	add	x1, x1, #0x359
  40329c:	mov	w2, #0x5                   	// #5
  4032a0:	mov	x0, xzr
  4032a4:	mov	x29, sp
  4032a8:	bl	401f60 <dcgettext@plt>
  4032ac:	mov	x1, x19
  4032b0:	bl	401b60 <fputs@plt>
  4032b4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4032b8:	add	x1, x1, #0x362
  4032bc:	mov	w2, #0x5                   	// #5
  4032c0:	mov	x0, xzr
  4032c4:	bl	401f60 <dcgettext@plt>
  4032c8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4032cc:	ldr	x2, [x8, #736]
  4032d0:	mov	x1, x0
  4032d4:	mov	x0, x19
  4032d8:	bl	402020 <fprintf@plt>
  4032dc:	mov	w0, #0xa                   	// #10
  4032e0:	mov	x1, x19
  4032e4:	bl	401c10 <fputc@plt>
  4032e8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4032ec:	add	x1, x1, #0x37b
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	mov	x0, xzr
  4032f8:	bl	401f60 <dcgettext@plt>
  4032fc:	mov	x1, x19
  403300:	bl	401b60 <fputs@plt>
  403304:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403308:	add	x1, x1, #0x3bc
  40330c:	mov	w2, #0x5                   	// #5
  403310:	mov	x0, xzr
  403314:	bl	401f60 <dcgettext@plt>
  403318:	mov	x1, x19
  40331c:	bl	401b60 <fputs@plt>
  403320:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403324:	add	x1, x1, #0x3c7
  403328:	mov	w2, #0x5                   	// #5
  40332c:	mov	x0, xzr
  403330:	bl	401f60 <dcgettext@plt>
  403334:	mov	x1, x19
  403338:	bl	401b60 <fputs@plt>
  40333c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403340:	add	x1, x1, #0x3fa
  403344:	mov	w2, #0x5                   	// #5
  403348:	mov	x0, xzr
  40334c:	bl	401f60 <dcgettext@plt>
  403350:	mov	x1, x19
  403354:	bl	401b60 <fputs@plt>
  403358:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40335c:	add	x1, x1, #0x431
  403360:	mov	w2, #0x5                   	// #5
  403364:	mov	x0, xzr
  403368:	bl	401f60 <dcgettext@plt>
  40336c:	mov	x1, x19
  403370:	bl	401b60 <fputs@plt>
  403374:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403378:	add	x1, x1, #0x469
  40337c:	mov	w2, #0x5                   	// #5
  403380:	mov	x0, xzr
  403384:	bl	401f60 <dcgettext@plt>
  403388:	mov	x1, x19
  40338c:	bl	401b60 <fputs@plt>
  403390:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403394:	add	x1, x1, #0x49e
  403398:	mov	w2, #0x5                   	// #5
  40339c:	mov	x0, xzr
  4033a0:	bl	401f60 <dcgettext@plt>
  4033a4:	mov	x1, x19
  4033a8:	bl	401b60 <fputs@plt>
  4033ac:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4033b0:	add	x1, x1, #0x4d1
  4033b4:	mov	w2, #0x5                   	// #5
  4033b8:	mov	x0, xzr
  4033bc:	bl	401f60 <dcgettext@plt>
  4033c0:	mov	x1, x19
  4033c4:	bl	401b60 <fputs@plt>
  4033c8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4033cc:	add	x1, x1, #0x50a
  4033d0:	mov	w2, #0x5                   	// #5
  4033d4:	mov	x0, xzr
  4033d8:	bl	401f60 <dcgettext@plt>
  4033dc:	mov	x1, x19
  4033e0:	bl	401b60 <fputs@plt>
  4033e4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4033e8:	add	x1, x1, #0x56d
  4033ec:	mov	w2, #0x5                   	// #5
  4033f0:	mov	x0, xzr
  4033f4:	bl	401f60 <dcgettext@plt>
  4033f8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4033fc:	mov	x2, x0
  403400:	add	x1, x1, #0x54c
  403404:	mov	x0, x19
  403408:	bl	402020 <fprintf@plt>
  40340c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403410:	add	x1, x1, #0x58b
  403414:	mov	w2, #0x5                   	// #5
  403418:	mov	x0, xzr
  40341c:	bl	401f60 <dcgettext@plt>
  403420:	mov	x1, x19
  403424:	bl	401b60 <fputs@plt>
  403428:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40342c:	add	x1, x1, #0x5d4
  403430:	mov	w2, #0x5                   	// #5
  403434:	mov	x0, xzr
  403438:	bl	401f60 <dcgettext@plt>
  40343c:	mov	x1, x19
  403440:	bl	401b60 <fputs@plt>
  403444:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403448:	add	x1, x1, #0x612
  40344c:	mov	w2, #0x5                   	// #5
  403450:	mov	x0, xzr
  403454:	bl	401f60 <dcgettext@plt>
  403458:	mov	x1, x19
  40345c:	bl	401b60 <fputs@plt>
  403460:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403464:	add	x1, x1, #0x653
  403468:	mov	w2, #0x5                   	// #5
  40346c:	mov	x0, xzr
  403470:	bl	401f60 <dcgettext@plt>
  403474:	mov	x1, x19
  403478:	bl	401b60 <fputs@plt>
  40347c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403480:	add	x1, x1, #0x694
  403484:	mov	w2, #0x5                   	// #5
  403488:	mov	x0, xzr
  40348c:	bl	401f60 <dcgettext@plt>
  403490:	mov	x1, x19
  403494:	bl	401b60 <fputs@plt>
  403498:	mov	w0, #0xa                   	// #10
  40349c:	mov	x1, x19
  4034a0:	bl	401c10 <fputc@plt>
  4034a4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4034a8:	add	x1, x1, #0x6e4
  4034ac:	mov	w2, #0x5                   	// #5
  4034b0:	mov	x0, xzr
  4034b4:	bl	401f60 <dcgettext@plt>
  4034b8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4034bc:	mov	x19, x0
  4034c0:	add	x1, x1, #0x705
  4034c4:	mov	w2, #0x5                   	// #5
  4034c8:	mov	x0, xzr
  4034cc:	bl	401f60 <dcgettext@plt>
  4034d0:	mov	x4, x0
  4034d4:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4034d8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4034dc:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4034e0:	add	x0, x0, #0x6c7
  4034e4:	add	x1, x1, #0x6d8
  4034e8:	add	x3, x3, #0x6f6
  4034ec:	mov	x2, x19
  4034f0:	bl	401fc0 <printf@plt>
  4034f4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4034f8:	add	x1, x1, #0x715
  4034fc:	mov	w2, #0x5                   	// #5
  403500:	mov	x0, xzr
  403504:	bl	401f60 <dcgettext@plt>
  403508:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40350c:	add	x1, x1, #0x730
  403510:	bl	401fc0 <printf@plt>
  403514:	mov	w0, wzr
  403518:	bl	401b70 <exit@plt>
  40351c:	stp	x29, x30, [sp, #-48]!
  403520:	stp	x22, x21, [sp, #16]
  403524:	stp	x20, x19, [sp, #32]
  403528:	mov	x20, x1
  40352c:	mov	w21, w0
  403530:	mov	w0, #0x1                   	// #1
  403534:	mov	w1, #0x30                  	// #48
  403538:	mov	x29, sp
  40353c:	bl	401d30 <calloc@plt>
  403540:	cbz	x0, 403640 <ferror@plt+0x15f0>
  403544:	mov	x8, #0xffffffffffffffff    	// #-1
  403548:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40354c:	mov	x19, x0
  403550:	str	x8, [x0, #32]
  403554:	stp	x0, x0, [x0]
  403558:	add	x1, x1, #0xc62
  40355c:	mov	w0, #0x6                   	// #6
  403560:	bl	402040 <setlocale@plt>
  403564:	adrp	x22, 408000 <ferror@plt+0x5fb0>
  403568:	add	x22, x22, #0x73b
  40356c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403570:	add	x1, x1, #0x746
  403574:	mov	x0, x22
  403578:	bl	401cd0 <bindtextdomain@plt>
  40357c:	mov	x0, x22
  403580:	bl	401e10 <textdomain@plt>
  403584:	adrp	x0, 403000 <ferror@plt+0xfb0>
  403588:	add	x0, x0, #0x768
  40358c:	bl	407bd8 <ferror@plt+0x5b88>
  403590:	mov	w0, w21
  403594:	mov	x1, x20
  403598:	mov	x2, x19
  40359c:	bl	402fd8 <ferror@plt+0xf88>
  4035a0:	ldr	x21, [x19]
  4035a4:	add	x20, x20, w0, sxtw #3
  4035a8:	str	xzr, [x19, #16]
  4035ac:	cmp	x21, x19
  4035b0:	b.ne	4035f4 <ferror@plt+0x15a4>  // b.any
  4035b4:	mov	x0, x20
  4035b8:	mov	x1, x19
  4035bc:	bl	402de8 <ferror@plt+0xd98>
  4035c0:	mov	x0, x19
  4035c4:	bl	402364 <ferror@plt+0x314>
  4035c8:	ldr	w20, [x19, #24]
  4035cc:	mov	x0, x19
  4035d0:	bl	403654 <ferror@plt+0x1604>
  4035d4:	mov	w0, w20
  4035d8:	ldp	x20, x19, [sp, #32]
  4035dc:	ldp	x22, x21, [sp, #16]
  4035e0:	ldp	x29, x30, [sp], #48
  4035e4:	ret
  4035e8:	ldr	x21, [x21]
  4035ec:	cmp	x21, x19
  4035f0:	b.eq	403618 <ferror@plt+0x15c8>  // b.none
  4035f4:	mov	x0, x21
  4035f8:	bl	403c68 <ferror@plt+0x1c18>
  4035fc:	str	w0, [x21, #32]
  403600:	ldr	x9, [x19, #16]
  403604:	sxtw	x8, w0
  403608:	cmp	x9, x8
  40360c:	b.ge	4035e8 <ferror@plt+0x1598>  // b.tcont
  403610:	str	x8, [x19, #16]
  403614:	b	4035e8 <ferror@plt+0x1598>
  403618:	ldr	x21, [x19]
  40361c:	cmp	x21, x19
  403620:	b.eq	4035b4 <ferror@plt+0x1564>  // b.none
  403624:	mov	x0, x21
  403628:	mov	x1, x19
  40362c:	bl	403e24 <ferror@plt+0x1dd4>
  403630:	ldr	x21, [x21]
  403634:	cmp	x21, x19
  403638:	b.ne	403624 <ferror@plt+0x15d4>  // b.any
  40363c:	b	4035b4 <ferror@plt+0x1564>
  403640:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  403644:	add	x1, x1, #0xe9e
  403648:	mov	w0, #0x1                   	// #1
  40364c:	mov	w2, #0x30                  	// #48
  403650:	bl	402030 <err@plt>
  403654:	sub	sp, sp, #0x70
  403658:	stp	x29, x30, [sp, #16]
  40365c:	stp	x28, x27, [sp, #32]
  403660:	stp	x26, x25, [sp, #48]
  403664:	stp	x24, x23, [sp, #64]
  403668:	stp	x22, x21, [sp, #80]
  40366c:	stp	x20, x19, [sp, #96]
  403670:	ldr	x20, [x0]
  403674:	add	x29, sp, #0x10
  403678:	str	x0, [sp, #8]
  40367c:	cmp	x20, x0
  403680:	b.ne	4036c0 <ferror@plt+0x1670>  // b.any
  403684:	ldr	x0, [sp, #8]
  403688:	ldp	x20, x19, [sp, #96]
  40368c:	ldp	x22, x21, [sp, #80]
  403690:	ldp	x24, x23, [sp, #64]
  403694:	ldp	x26, x25, [sp, #48]
  403698:	ldp	x28, x27, [sp, #32]
  40369c:	ldp	x29, x30, [sp, #16]
  4036a0:	add	sp, sp, #0x70
  4036a4:	b	401e80 <free@plt>
  4036a8:	mov	x0, x20
  4036ac:	bl	401e80 <free@plt>
  4036b0:	ldr	x8, [sp, #8]
  4036b4:	mov	x20, x24
  4036b8:	cmp	x24, x8
  4036bc:	b.eq	403684 <ferror@plt+0x1634>  // b.none
  4036c0:	mov	x25, x20
  4036c4:	ldr	x24, [x20]
  4036c8:	ldr	x21, [x25, #16]!
  4036cc:	cmp	x21, x25
  4036d0:	b.ne	4036f4 <ferror@plt+0x16a4>  // b.any
  4036d4:	b	4036a8 <ferror@plt+0x1658>
  4036d8:	ldr	x0, [x21, #48]
  4036dc:	bl	401e80 <free@plt>
  4036e0:	mov	x0, x21
  4036e4:	bl	401e80 <free@plt>
  4036e8:	cmp	x26, x25
  4036ec:	mov	x21, x26
  4036f0:	b.eq	4036a8 <ferror@plt+0x1658>  // b.none
  4036f4:	mov	x27, x21
  4036f8:	ldr	x26, [x21]
  4036fc:	ldr	x22, [x27, #16]!
  403700:	cmp	x22, x27
  403704:	b.ne	403728 <ferror@plt+0x16d8>  // b.any
  403708:	b	4036d8 <ferror@plt+0x1688>
  40370c:	ldr	x0, [x22, #40]
  403710:	bl	401e80 <free@plt>
  403714:	mov	x0, x22
  403718:	bl	401e80 <free@plt>
  40371c:	cmp	x28, x27
  403720:	mov	x22, x28
  403724:	b.eq	4036d8 <ferror@plt+0x1688>  // b.none
  403728:	ldr	x8, [x22, #32]
  40372c:	ldr	x28, [x22]
  403730:	cbz	x8, 40370c <ferror@plt+0x16bc>
  403734:	ldr	x23, [x8]
  403738:	cmp	x23, x8
  40373c:	b.eq	40370c <ferror@plt+0x16bc>  // b.none
  403740:	ldr	x0, [x23, #40]
  403744:	ldr	x19, [x23]
  403748:	bl	401e80 <free@plt>
  40374c:	mov	x0, x23
  403750:	bl	401e80 <free@plt>
  403754:	ldr	x8, [x22, #32]
  403758:	mov	x23, x19
  40375c:	cmp	x19, x8
  403760:	b.ne	403740 <ferror@plt+0x16f0>  // b.any
  403764:	b	40370c <ferror@plt+0x16bc>
  403768:	stp	x29, x30, [sp, #-32]!
  40376c:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  403770:	stp	x20, x19, [sp, #16]
  403774:	ldr	x20, [x8, #720]
  403778:	mov	x29, sp
  40377c:	bl	401fe0 <__errno_location@plt>
  403780:	mov	x19, x0
  403784:	str	wzr, [x0]
  403788:	mov	x0, x20
  40378c:	bl	402050 <ferror@plt>
  403790:	cbnz	w0, 403830 <ferror@plt+0x17e0>
  403794:	mov	x0, x20
  403798:	bl	401f00 <fflush@plt>
  40379c:	cbz	w0, 4037f0 <ferror@plt+0x17a0>
  4037a0:	ldr	w20, [x19]
  4037a4:	cmp	w20, #0x9
  4037a8:	b.eq	4037b4 <ferror@plt+0x1764>  // b.none
  4037ac:	cmp	w20, #0x20
  4037b0:	b.ne	403848 <ferror@plt+0x17f8>  // b.any
  4037b4:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4037b8:	ldr	x20, [x8, #696]
  4037bc:	str	wzr, [x19]
  4037c0:	mov	x0, x20
  4037c4:	bl	402050 <ferror@plt>
  4037c8:	cbnz	w0, 403870 <ferror@plt+0x1820>
  4037cc:	mov	x0, x20
  4037d0:	bl	401f00 <fflush@plt>
  4037d4:	cbz	w0, 403810 <ferror@plt+0x17c0>
  4037d8:	ldr	w8, [x19]
  4037dc:	cmp	w8, #0x9
  4037e0:	b.ne	403870 <ferror@plt+0x1820>  // b.any
  4037e4:	ldp	x20, x19, [sp, #16]
  4037e8:	ldp	x29, x30, [sp], #32
  4037ec:	ret
  4037f0:	mov	x0, x20
  4037f4:	bl	401c60 <fileno@plt>
  4037f8:	tbnz	w0, #31, 4037a0 <ferror@plt+0x1750>
  4037fc:	bl	401b80 <dup@plt>
  403800:	tbnz	w0, #31, 4037a0 <ferror@plt+0x1750>
  403804:	bl	401da0 <close@plt>
  403808:	cbnz	w0, 4037a0 <ferror@plt+0x1750>
  40380c:	b	4037b4 <ferror@plt+0x1764>
  403810:	mov	x0, x20
  403814:	bl	401c60 <fileno@plt>
  403818:	tbnz	w0, #31, 4037d8 <ferror@plt+0x1788>
  40381c:	bl	401b80 <dup@plt>
  403820:	tbnz	w0, #31, 4037d8 <ferror@plt+0x1788>
  403824:	bl	401da0 <close@plt>
  403828:	cbnz	w0, 4037d8 <ferror@plt+0x1788>
  40382c:	b	4037e4 <ferror@plt+0x1794>
  403830:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403834:	add	x1, x1, #0x758
  403838:	mov	w2, #0x5                   	// #5
  40383c:	mov	x0, xzr
  403840:	bl	401f60 <dcgettext@plt>
  403844:	b	403860 <ferror@plt+0x1810>
  403848:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40384c:	add	x1, x1, #0x758
  403850:	mov	w2, #0x5                   	// #5
  403854:	mov	x0, xzr
  403858:	bl	401f60 <dcgettext@plt>
  40385c:	cbnz	w20, 40386c <ferror@plt+0x181c>
  403860:	bl	401f20 <warnx@plt>
  403864:	mov	w0, #0x1                   	// #1
  403868:	bl	401b30 <_exit@plt>
  40386c:	bl	401e40 <warn@plt>
  403870:	mov	w0, #0x1                   	// #1
  403874:	bl	401b30 <_exit@plt>
  403878:	sub	sp, sp, #0x40
  40387c:	stp	x20, x19, [sp, #48]
  403880:	mov	x20, x1
  403884:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  403888:	add	x1, x1, #0xc20
  40388c:	stp	x29, x30, [sp, #16]
  403890:	stp	x22, x21, [sp, #32]
  403894:	add	x29, sp, #0x10
  403898:	mov	x21, x0
  40389c:	str	xzr, [sp, #8]
  4038a0:	bl	401c90 <fopen@plt>
  4038a4:	cbz	x0, 403934 <ferror@plt+0x18e4>
  4038a8:	mov	x19, x0
  4038ac:	add	x0, sp, #0x8
  4038b0:	mov	x1, sp
  4038b4:	mov	w2, #0xa                   	// #10
  4038b8:	mov	x3, x19
  4038bc:	bl	402010 <__getdelim@plt>
  4038c0:	ldr	x21, [sp, #8]
  4038c4:	cmn	x0, #0x1
  4038c8:	b.eq	403910 <ferror@plt+0x18c0>  // b.none
  4038cc:	ldrb	w22, [x21]
  4038d0:	cbz	w22, 4038ac <ferror@plt+0x185c>
  4038d4:	bl	401e50 <__ctype_b_loc@plt>
  4038d8:	ldr	x8, [x0]
  4038dc:	sxtb	x9, w22
  4038e0:	ldrh	w9, [x8, x9, lsl #1]
  4038e4:	tbz	w9, #13, 4038f4 <ferror@plt+0x18a4>
  4038e8:	ldrb	w22, [x21, #1]!
  4038ec:	cbnz	w22, 4038dc <ferror@plt+0x188c>
  4038f0:	b	4038ac <ferror@plt+0x185c>
  4038f4:	and	w8, w22, #0xff
  4038f8:	cmp	w8, #0x23
  4038fc:	b.eq	4038ac <ferror@plt+0x185c>  // b.none
  403900:	mov	x0, x21
  403904:	mov	x1, x20
  403908:	bl	403954 <ferror@plt+0x1904>
  40390c:	b	4038ac <ferror@plt+0x185c>
  403910:	mov	x0, x21
  403914:	bl	401e80 <free@plt>
  403918:	mov	x0, x19
  40391c:	bl	401c70 <fclose@plt>
  403920:	ldp	x20, x19, [sp, #48]
  403924:	ldp	x22, x21, [sp, #32]
  403928:	ldp	x29, x30, [sp, #16]
  40392c:	add	sp, sp, #0x40
  403930:	ret
  403934:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403938:	add	x1, x1, #0x78f
  40393c:	mov	w2, #0x5                   	// #5
  403940:	bl	401f60 <dcgettext@plt>
  403944:	mov	x1, x0
  403948:	mov	w0, #0x1                   	// #1
  40394c:	mov	x2, x21
  403950:	bl	402030 <err@plt>
  403954:	sub	sp, sp, #0x70
  403958:	stp	x22, x21, [sp, #80]
  40395c:	stp	x20, x19, [sp, #96]
  403960:	mov	x21, x1
  403964:	mov	x19, x0
  403968:	mov	w0, #0x1                   	// #1
  40396c:	mov	w1, #0x28                  	// #40
  403970:	stp	x29, x30, [sp, #16]
  403974:	stp	x28, x27, [sp, #32]
  403978:	stp	x26, x25, [sp, #48]
  40397c:	stp	x24, x23, [sp, #64]
  403980:	add	x29, sp, #0x10
  403984:	mov	w26, #0x1                   	// #1
  403988:	bl	401d30 <calloc@plt>
  40398c:	cbz	x0, 403c20 <ferror@plt+0x1bd0>
  403990:	add	x27, x0, #0x10
  403994:	stp	x27, x27, [x0, #16]
  403998:	ldr	x8, [x21, #8]
  40399c:	mov	x20, x0
  4039a0:	str	x0, [x21, #8]
  4039a4:	stp	x21, x8, [x0]
  4039a8:	str	x0, [x8]
  4039ac:	bl	401e50 <__ctype_b_loc@plt>
  4039b0:	adrp	x28, 408000 <ferror@plt+0x5fb0>
  4039b4:	mov	x21, x0
  4039b8:	add	x28, x28, #0x764
  4039bc:	str	x19, [sp, #8]
  4039c0:	b	4039cc <ferror@plt+0x197c>
  4039c4:	strb	wzr, [x9]
  4039c8:	add	x19, x23, #0x1
  4039cc:	ldr	x8, [x21]
  4039d0:	sub	x24, x19, #0x1
  4039d4:	ldrsb	x9, [x24, #1]!
  4039d8:	ldrh	w10, [x8, x9, lsl #1]
  4039dc:	tbnz	w10, #13, 4039d4 <ferror@plt+0x1984>
  4039e0:	and	w8, w9, #0xff
  4039e4:	cbz	w8, 403bd0 <ferror@plt+0x1b80>
  4039e8:	mov	w0, #0x1                   	// #1
  4039ec:	mov	w1, #0x38                  	// #56
  4039f0:	bl	401d30 <calloc@plt>
  4039f4:	cbz	x0, 403bf8 <ferror@plt+0x1ba8>
  4039f8:	ldr	x9, [x20, #24]
  4039fc:	add	x8, x0, #0x10
  403a00:	str	w26, [x0, #36]
  403a04:	str	x0, [x20, #24]
  403a08:	stp	x8, x8, [x0, #16]
  403a0c:	stp	x27, x9, [x0]
  403a10:	str	x0, [x9]
  403a14:	ldr	x8, [x21]
  403a18:	ldrsb	x10, [x24]
  403a1c:	mov	x22, x0
  403a20:	ldrh	w9, [x8, x10, lsl #1]
  403a24:	and	w10, w10, #0xff
  403a28:	tbnz	w9, #11, 403a44 <ferror@plt+0x19f4>
  403a2c:	mov	x23, x24
  403a30:	cmp	w10, #0x2f
  403a34:	b.eq	403aa0 <ferror@plt+0x1a50>  // b.none
  403a38:	tbnz	w9, #11, 403ab4 <ferror@plt+0x1a64>
  403a3c:	mov	x19, x23
  403a40:	b	403af8 <ferror@plt+0x1aa8>
  403a44:	mov	x23, x24
  403a48:	tbz	w9, #11, 403a60 <ferror@plt+0x1a10>
  403a4c:	mov	x23, x24
  403a50:	ldrsb	x10, [x23, #1]!
  403a54:	ldrh	w9, [x8, x10, lsl #1]
  403a58:	tbnz	w9, #11, 403a50 <ferror@plt+0x1a00>
  403a5c:	and	w10, w10, #0xff
  403a60:	cmp	w10, #0x2f
  403a64:	b.eq	403a6c <ferror@plt+0x1a1c>  // b.none
  403a68:	tbz	w9, #13, 403bf0 <ferror@plt+0x1ba0>
  403a6c:	mov	w2, #0xa                   	// #10
  403a70:	mov	x0, x24
  403a74:	mov	x1, xzr
  403a78:	bl	401e60 <strtol@plt>
  403a7c:	mov	w8, #0x2                   	// #2
  403a80:	stp	w8, w0, [x22, #32]
  403a84:	ldr	x8, [x21]
  403a88:	ldrsb	x10, [x23, #1]!
  403a8c:	ldrh	w9, [x8, x10, lsl #1]
  403a90:	tbnz	w9, #13, 403a88 <ferror@plt+0x1a38>
  403a94:	and	w10, w10, #0xff
  403a98:	cmp	w10, #0x2f
  403a9c:	b.ne	403a38 <ferror@plt+0x19e8>  // b.any
  403aa0:	ldrsb	x10, [x23, #1]!
  403aa4:	ldrh	w9, [x8, x10, lsl #1]
  403aa8:	tbnz	w9, #13, 403aa0 <ferror@plt+0x1a50>
  403aac:	and	w10, w10, #0xff
  403ab0:	tbz	w9, #11, 403a3c <ferror@plt+0x19ec>
  403ab4:	mov	x19, x23
  403ab8:	tbz	w9, #11, 403acc <ferror@plt+0x1a7c>
  403abc:	mov	x19, x23
  403ac0:	ldrsb	x9, [x19, #1]!
  403ac4:	ldrh	w9, [x8, x9, lsl #1]
  403ac8:	tbnz	w9, #11, 403ac0 <ferror@plt+0x1a70>
  403acc:	tbz	w9, #13, 403bf0 <ferror@plt+0x1ba0>
  403ad0:	mov	w2, #0xa                   	// #10
  403ad4:	mov	x0, x23
  403ad8:	mov	x1, xzr
  403adc:	bl	401e60 <strtol@plt>
  403ae0:	str	w0, [x22, #40]
  403ae4:	ldr	x8, [x21]
  403ae8:	ldrsb	x9, [x19, #1]!
  403aec:	ldrh	w10, [x8, x9, lsl #1]
  403af0:	tbnz	w10, #13, 403ae8 <ferror@plt+0x1a98>
  403af4:	and	w10, w9, #0xff
  403af8:	cmp	w10, #0x22
  403afc:	b.ne	403bf0 <ferror@plt+0x1ba0>  // b.any
  403b00:	add	x19, x19, #0x1
  403b04:	mov	x23, x19
  403b08:	ldrb	w8, [x23]
  403b0c:	cmp	w8, #0x22
  403b10:	b.eq	403b20 <ferror@plt+0x1ad0>  // b.none
  403b14:	add	x23, x23, #0x1
  403b18:	cbnz	w8, 403b08 <ferror@plt+0x1ab8>
  403b1c:	b	403bf0 <ferror@plt+0x1ba0>
  403b20:	sub	x24, x23, x19
  403b24:	add	x25, x24, #0x1
  403b28:	mov	x0, x25
  403b2c:	bl	401ca0 <malloc@plt>
  403b30:	cbz	x25, 403b38 <ferror@plt+0x1ae8>
  403b34:	cbz	x0, 403c0c <ferror@plt+0x1bbc>
  403b38:	mov	x1, x19
  403b3c:	mov	x2, x24
  403b40:	str	x0, [x22, #48]
  403b44:	bl	401f80 <strncpy@plt>
  403b48:	ldr	x8, [x22, #48]
  403b4c:	strb	wzr, [x0, x24]
  403b50:	mov	x9, x8
  403b54:	b	403b68 <ferror@plt+0x1b18>
  403b58:	and	w10, w11, #0xff
  403b5c:	strb	w10, [x9]
  403b60:	add	x8, x8, #0x1
  403b64:	add	x9, x9, #0x1
  403b68:	ldrb	w10, [x8]
  403b6c:	cmp	w10, #0x5c
  403b70:	b.eq	403b7c <ferror@plt+0x1b2c>  // b.none
  403b74:	cbnz	w10, 403b60 <ferror@plt+0x1b10>
  403b78:	b	4039c4 <ferror@plt+0x1974>
  403b7c:	ldrsb	w11, [x8, #1]!
  403b80:	sub	w10, w11, #0x61
  403b84:	cmp	w10, #0x15
  403b88:	b.hi	403b58 <ferror@plt+0x1b08>  // b.pmore
  403b8c:	adr	x12, 403b58 <ferror@plt+0x1b08>
  403b90:	ldrb	w13, [x28, x10]
  403b94:	add	x12, x12, x13, lsl #2
  403b98:	mov	w10, #0x7                   	// #7
  403b9c:	br	x12
  403ba0:	mov	w10, #0x8                   	// #8
  403ba4:	b	403b5c <ferror@plt+0x1b0c>
  403ba8:	mov	w10, #0x9                   	// #9
  403bac:	b	403b5c <ferror@plt+0x1b0c>
  403bb0:	mov	w10, #0xb                   	// #11
  403bb4:	b	403b5c <ferror@plt+0x1b0c>
  403bb8:	mov	w10, #0xc                   	// #12
  403bbc:	b	403b5c <ferror@plt+0x1b0c>
  403bc0:	mov	w10, #0xa                   	// #10
  403bc4:	b	403b5c <ferror@plt+0x1b0c>
  403bc8:	mov	w10, #0xd                   	// #13
  403bcc:	b	403b5c <ferror@plt+0x1b0c>
  403bd0:	ldp	x20, x19, [sp, #96]
  403bd4:	ldp	x22, x21, [sp, #80]
  403bd8:	ldp	x24, x23, [sp, #64]
  403bdc:	ldp	x26, x25, [sp, #48]
  403be0:	ldp	x28, x27, [sp, #32]
  403be4:	ldp	x29, x30, [sp, #16]
  403be8:	add	sp, sp, #0x70
  403bec:	ret
  403bf0:	ldr	x0, [sp, #8]
  403bf4:	bl	403c34 <ferror@plt+0x1be4>
  403bf8:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  403bfc:	add	x1, x1, #0xe9e
  403c00:	mov	w0, #0x1                   	// #1
  403c04:	mov	w2, #0x38                  	// #56
  403c08:	bl	402030 <err@plt>
  403c0c:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  403c10:	add	x1, x1, #0xe9e
  403c14:	mov	w0, #0x1                   	// #1
  403c18:	mov	x2, x25
  403c1c:	bl	402030 <err@plt>
  403c20:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  403c24:	add	x1, x1, #0xe9e
  403c28:	mov	w0, #0x1                   	// #1
  403c2c:	mov	w2, #0x28                  	// #40
  403c30:	bl	402030 <err@plt>
  403c34:	stp	x29, x30, [sp, #-32]!
  403c38:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  403c3c:	str	x19, [sp, #16]
  403c40:	mov	x19, x0
  403c44:	add	x1, x1, #0x7e7
  403c48:	mov	w2, #0x5                   	// #5
  403c4c:	mov	x0, xzr
  403c50:	mov	x29, sp
  403c54:	bl	401f60 <dcgettext@plt>
  403c58:	mov	x1, x0
  403c5c:	mov	w0, #0x1                   	// #1
  403c60:	mov	x2, x19
  403c64:	bl	401f90 <errx@plt>
  403c68:	stp	x29, x30, [sp, #-96]!
  403c6c:	stp	x28, x27, [sp, #16]
  403c70:	stp	x26, x25, [sp, #32]
  403c74:	stp	x24, x23, [sp, #48]
  403c78:	stp	x22, x21, [sp, #64]
  403c7c:	stp	x20, x19, [sp, #80]
  403c80:	mov	x19, x0
  403c84:	ldr	x27, [x19, #16]!
  403c88:	mov	x29, sp
  403c8c:	cmp	x27, x19
  403c90:	b.eq	403e00 <ferror@plt+0x1db0>  // b.none
  403c94:	mov	x23, #0x1                   	// #1
  403c98:	movk	x23, #0x2809, lsl #32
  403c9c:	adrp	x21, 408000 <ferror@plt+0x5fb0>
  403ca0:	mov	w20, wzr
  403ca4:	mov	w28, #0x1                   	// #1
  403ca8:	movk	x23, #0x3ff, lsl #48
  403cac:	add	x21, x21, #0x79d
  403cb0:	b	403cc8 <ferror@plt+0x1c78>
  403cb4:	ldr	w8, [x27, #36]
  403cb8:	ldr	x27, [x27]
  403cbc:	madd	w20, w8, w22, w20
  403cc0:	cmp	x27, x19
  403cc4:	b.eq	403e04 <ferror@plt+0x1db4>  // b.none
  403cc8:	ldr	w22, [x27, #40]
  403ccc:	cbnz	w22, 403cb4 <ferror@plt+0x1c64>
  403cd0:	ldr	x8, [x27, #48]
  403cd4:	mov	w24, wzr
  403cd8:	add	x25, x8, #0x1
  403cdc:	ldrb	w9, [x8]
  403ce0:	cbz	w9, 403cb4 <ferror@plt+0x1c64>
  403ce4:	cmp	w9, #0x25
  403ce8:	b.eq	403cfc <ferror@plt+0x1cac>  // b.none
  403cec:	add	x25, x25, #0x1
  403cf0:	ldrb	w9, [x8, #1]!
  403cf4:	cbnz	w9, 403ce4 <ferror@plt+0x1c94>
  403cf8:	b	403cb4 <ferror@plt+0x1c64>
  403cfc:	ldrb	w8, [x25], #1
  403d00:	cmp	x8, #0x3f
  403d04:	b.hi	403d14 <ferror@plt+0x1cc4>  // b.pmore
  403d08:	lsl	x9, x28, x8
  403d0c:	and	x9, x9, x23
  403d10:	cbnz	x9, 403cfc <ferror@plt+0x1cac>
  403d14:	cmp	w8, #0x2e
  403d18:	b.ne	403d38 <ferror@plt+0x1ce8>  // b.any
  403d1c:	bl	401e50 <__ctype_b_loc@plt>
  403d20:	ldr	x9, [x0]
  403d24:	ldrsb	x8, [x25]
  403d28:	ldrh	w9, [x9, x8, lsl #1]
  403d2c:	tbnz	w9, #11, 403d40 <ferror@plt+0x1cf0>
  403d30:	and	w8, w8, #0xff
  403d34:	b	403d6c <ferror@plt+0x1d1c>
  403d38:	sub	x25, x25, #0x1
  403d3c:	b	403d6c <ferror@plt+0x1d1c>
  403d40:	mov	x26, x0
  403d44:	mov	w2, #0xa                   	// #10
  403d48:	mov	x0, x25
  403d4c:	mov	x1, xzr
  403d50:	bl	401e60 <strtol@plt>
  403d54:	ldr	x8, [x26]
  403d58:	mov	x24, x0
  403d5c:	ldrsb	x9, [x25, #1]!
  403d60:	ldrh	w10, [x8, x9, lsl #1]
  403d64:	tbnz	w10, #11, 403d5c <ferror@plt+0x1d0c>
  403d68:	and	w8, w9, #0xff
  403d6c:	sxtb	w26, w8
  403d70:	mov	w2, #0x7                   	// #7
  403d74:	mov	x0, x21
  403d78:	mov	w1, w26
  403d7c:	bl	401f30 <memchr@plt>
  403d80:	cbz	x0, 403d90 <ferror@plt+0x1d40>
  403d84:	add	w22, w22, #0x4
  403d88:	add	x8, x25, #0x1
  403d8c:	b	403cd8 <ferror@plt+0x1c88>
  403d90:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  403d94:	mov	w2, #0x6                   	// #6
  403d98:	add	x0, x0, #0x7a4
  403d9c:	mov	w1, w26
  403da0:	bl	401f30 <memchr@plt>
  403da4:	cbz	x0, 403db4 <ferror@plt+0x1d64>
  403da8:	add	w22, w22, #0x8
  403dac:	add	x8, x25, #0x1
  403db0:	b	403cd8 <ferror@plt+0x1c88>
  403db4:	cmp	w26, #0x5f
  403db8:	b.eq	403ddc <ferror@plt+0x1d8c>  // b.none
  403dbc:	and	w8, w26, #0xff
  403dc0:	cmp	w8, #0x63
  403dc4:	b.eq	403df4 <ferror@plt+0x1da4>  // b.none
  403dc8:	cmp	w8, #0x73
  403dcc:	b.ne	403df8 <ferror@plt+0x1da8>  // b.any
  403dd0:	add	w22, w24, w22
  403dd4:	add	x8, x25, #0x1
  403dd8:	b	403cd8 <ferror@plt+0x1c88>
  403ddc:	ldrsb	w1, [x25, #1]!
  403de0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  403de4:	mov	w2, #0x4                   	// #4
  403de8:	add	x0, x0, #0x7aa
  403dec:	bl	401f30 <memchr@plt>
  403df0:	cbz	x0, 403df8 <ferror@plt+0x1da8>
  403df4:	add	w22, w22, #0x1
  403df8:	add	x8, x25, #0x1
  403dfc:	b	403cd8 <ferror@plt+0x1c88>
  403e00:	mov	w20, wzr
  403e04:	mov	w0, w20
  403e08:	ldp	x20, x19, [sp, #80]
  403e0c:	ldp	x22, x21, [sp, #64]
  403e10:	ldp	x24, x23, [sp, #48]
  403e14:	ldp	x26, x25, [sp, #32]
  403e18:	ldp	x28, x27, [sp, #16]
  403e1c:	ldp	x29, x30, [sp], #96
  403e20:	ret
  403e24:	sub	sp, sp, #0xd0
  403e28:	stp	x29, x30, [sp, #112]
  403e2c:	stp	x28, x27, [sp, #128]
  403e30:	stp	x26, x25, [sp, #144]
  403e34:	stp	x24, x23, [sp, #160]
  403e38:	stp	x22, x21, [sp, #176]
  403e3c:	stp	x20, x19, [sp, #192]
  403e40:	mov	x23, x0
  403e44:	ldr	x25, [x23, #16]!
  403e48:	add	x29, sp, #0x70
  403e4c:	str	x1, [sp, #40]
  403e50:	cmp	x25, x23
  403e54:	b.eq	404768 <ferror@plt+0x2718>  // b.none
  403e58:	mov	x19, #0x1                   	// #1
  403e5c:	movk	x19, #0x2809, lsl #32
  403e60:	mov	x24, x0
  403e64:	mov	w22, #0x1                   	// #1
  403e68:	movk	x19, #0x3ff, lsl #48
  403e6c:	str	xzr, [sp, #8]
  403e70:	str	x23, [sp, #48]
  403e74:	str	x0, [sp, #24]
  403e78:	b	403e88 <ferror@plt+0x1e38>
  403e7c:	ldr	x25, [x25]
  403e80:	cmp	x25, x23
  403e84:	b.eq	4046a0 <ferror@plt+0x2650>  // b.none
  403e88:	ldr	x21, [x25, #48]
  403e8c:	ldrb	w8, [x21]
  403e90:	cbz	w8, 404668 <ferror@plt+0x2618>
  403e94:	add	x20, x25, #0x10
  403e98:	stur	wzr, [x29, #-52]
  403e9c:	mov	w0, #0x1                   	// #1
  403ea0:	mov	w1, #0x38                  	// #56
  403ea4:	mov	x27, x21
  403ea8:	bl	401d30 <calloc@plt>
  403eac:	cbz	x0, 404788 <ferror@plt+0x2738>
  403eb0:	str	x0, [x0, #8]
  403eb4:	ldr	x8, [x25, #24]
  403eb8:	mov	x10, #0x1                   	// #1
  403ebc:	movk	x10, #0x6809, lsl #32
  403ec0:	mov	x28, x0
  403ec4:	str	x0, [x25, #24]
  403ec8:	stp	x20, x8, [x0]
  403ecc:	str	x0, [x8]
  403ed0:	add	x26, x27, #0x1
  403ed4:	mov	x8, x27
  403ed8:	movk	x10, #0x3ff, lsl #48
  403edc:	ldrb	w9, [x8]
  403ee0:	cbz	w9, 404650 <ferror@plt+0x2600>
  403ee4:	cmp	w9, #0x25
  403ee8:	b.eq	403efc <ferror@plt+0x1eac>  // b.none
  403eec:	add	x26, x26, #0x1
  403ef0:	ldrb	w9, [x8, #1]!
  403ef4:	cbnz	w9, 403ee4 <ferror@plt+0x1e94>
  403ef8:	b	404650 <ferror@plt+0x2600>
  403efc:	ldr	w9, [x25, #40]
  403f00:	stur	x20, [x29, #-48]
  403f04:	cbz	w9, 403f2c <ferror@plt+0x1edc>
  403f08:	ldrb	w20, [x8, #1]!
  403f0c:	mov	w23, #0x1                   	// #1
  403f10:	cmp	x20, #0x3f
  403f14:	b.hi	403f24 <ferror@plt+0x1ed4>  // b.pmore
  403f18:	lsl	x9, x23, x20
  403f1c:	and	x9, x9, x10
  403f20:	cbnz	x9, 403f08 <ferror@plt+0x1eb8>
  403f24:	mov	x26, x8
  403f28:	b	403fa8 <ferror@plt+0x1f58>
  403f2c:	ldrb	w20, [x26], #1
  403f30:	cmp	x20, #0x3f
  403f34:	b.hi	403f44 <ferror@plt+0x1ef4>  // b.pmore
  403f38:	lsl	x8, x22, x20
  403f3c:	and	x8, x8, x19
  403f40:	cbnz	x8, 403f2c <ferror@plt+0x1edc>
  403f44:	cmp	w20, #0x2e
  403f48:	b.ne	403f6c <ferror@plt+0x1f1c>  // b.any
  403f4c:	bl	401e50 <__ctype_b_loc@plt>
  403f50:	ldr	x9, [x0]
  403f54:	ldrsb	x8, [x26]
  403f58:	ldrh	w9, [x9, x8, lsl #1]
  403f5c:	tbnz	w9, #11, 403f78 <ferror@plt+0x1f28>
  403f60:	mov	w23, wzr
  403f64:	and	w20, w8, #0xff
  403f68:	b	403fa8 <ferror@plt+0x1f58>
  403f6c:	mov	w23, wzr
  403f70:	sub	x26, x26, #0x1
  403f74:	b	403fa8 <ferror@plt+0x1f58>
  403f78:	mov	x19, x0
  403f7c:	mov	w2, #0xa                   	// #10
  403f80:	mov	x0, x26
  403f84:	mov	x1, xzr
  403f88:	bl	401e60 <strtol@plt>
  403f8c:	ldr	x8, [x19]
  403f90:	str	x0, [sp, #8]
  403f94:	ldrsb	x9, [x26, #1]!
  403f98:	ldrh	w10, [x8, x9, lsl #1]
  403f9c:	tbnz	w10, #11, 403f94 <ferror@plt+0x1f44>
  403fa0:	and	w20, w9, #0xff
  403fa4:	mov	w23, #0x2                   	// #2
  403fa8:	add	x21, x26, #0x1
  403fac:	cmp	w20, #0x63
  403fb0:	sturb	w20, [x29, #-20]
  403fb4:	sturb	wzr, [x29, #-19]
  403fb8:	b.ne	403fd8 <ferror@plt+0x1f88>  // b.any
  403fbc:	mov	w8, #0x8                   	// #8
  403fc0:	str	w8, [x28, #16]
  403fc4:	ldr	w8, [x25, #40]
  403fc8:	cmp	w8, #0x1
  403fcc:	b.hi	404808 <ferror@plt+0x27b8>  // b.pmore
  403fd0:	str	w22, [x28, #20]
  403fd4:	b	40404c <ferror@plt+0x1ffc>
  403fd8:	sxtb	w19, w20
  403fdc:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  403fe0:	mov	w2, #0x3                   	// #3
  403fe4:	add	x0, x0, #0x7ae
  403fe8:	mov	w1, w19
  403fec:	bl	401f30 <memchr@plt>
  403ff0:	cbz	x0, 403ffc <ferror@plt+0x1fac>
  403ff4:	mov	w8, #0x20                  	// #32
  403ff8:	b	404018 <ferror@plt+0x1fc8>
  403ffc:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  404000:	mov	w2, #0x5                   	// #5
  404004:	add	x0, x0, #0x79f
  404008:	mov	w1, w19
  40400c:	bl	401f30 <memchr@plt>
  404010:	cbz	x0, 404438 <ferror@plt+0x23e8>
  404014:	mov	w8, #0x200                 	// #512
  404018:	str	w8, [x28, #16]
  40401c:	mov	w8, #0x6c6c                	// #27756
  404020:	sturb	wzr, [x29, #-17]
  404024:	sturb	w20, [x29, #-18]
  404028:	sturh	w8, [x29, #-20]
  40402c:	ldr	w8, [x25, #40]
  404030:	cmp	w8, #0x8
  404034:	b.hi	404808 <ferror@plt+0x27b8>  // b.pmore
  404038:	lsl	w9, w22, w8
  40403c:	mov	w10, #0x116                 	// #278
  404040:	tst	w9, w10
  404044:	b.eq	404428 <ferror@plt+0x23d8>  // b.none
  404048:	str	w8, [x28, #20]
  40404c:	ldrb	w8, [x21]
  404050:	cmp	w8, #0x5f
  404054:	b.ne	404408 <ferror@plt+0x23b8>  // b.any
  404058:	ldrb	w8, [x21, #1]
  40405c:	ldr	x23, [sp, #48]
  404060:	cmp	w8, #0x4c
  404064:	b.ne	404494 <ferror@plt+0x2444>  // b.any
  404068:	bl	406ccc <ferror@plt+0x4c7c>
  40406c:	cbz	w0, 404410 <ferror@plt+0x23c0>
  404070:	mov	w1, #0x5b                  	// #91
  404074:	mov	x0, x21
  404078:	bl	401ee0 <strchr@plt>
  40407c:	mov	x19, x0
  404080:	mov	w1, #0x5d                  	// #93
  404084:	mov	x0, x21
  404088:	bl	401db0 <strrchr@plt>
  40408c:	mov	x21, x0
  404090:	cbz	x19, 4047ac <ferror@plt+0x275c>
  404094:	cbz	x21, 4047ac <ferror@plt+0x275c>
  404098:	add	x0, x19, #0x1
  40409c:	sub	x1, x21, x0
  4040a0:	bl	401ec0 <strndup@plt>
  4040a4:	cbz	x0, 40479c <ferror@plt+0x274c>
  4040a8:	ldr	w20, [x28, #20]
  4040ac:	str	x0, [sp, #32]
  4040b0:	stur	x0, [x29, #-8]
  4040b4:	mov	w0, #0x10                  	// #16
  4040b8:	bl	401ca0 <malloc@plt>
  4040bc:	cbz	x0, 4047b4 <ferror@plt+0x2764>
  4040c0:	mov	x23, x0
  4040c4:	mov	w0, #0x1                   	// #1
  4040c8:	mov	w1, #0x38                  	// #56
  4040cc:	bl	401d30 <calloc@plt>
  4040d0:	cbz	x0, 404788 <ferror@plt+0x2738>
  4040d4:	ldr	x9, [sp, #32]
  4040d8:	mov	x24, x0
  4040dc:	stp	x23, x23, [x0]
  4040e0:	stp	x0, x0, [x23]
  4040e4:	ldrb	w8, [x9]
  4040e8:	cbz	w8, 404484 <ferror@plt+0x2434>
  4040ec:	sxtw	x10, w20
  4040f0:	stur	x10, [x29, #-32]
  4040f4:	neg	w10, w20
  4040f8:	str	x21, [sp, #16]
  4040fc:	stur	w10, [x29, #-36]
  404100:	mov	x21, x9
  404104:	b	40410c <ferror@plt+0x20bc>
  404108:	cbz	w8, 404480 <ferror@plt+0x2430>
  40410c:	and	w8, w8, #0xff
  404110:	cmp	w8, #0x21
  404114:	b.ne	404124 <ferror@plt+0x20d4>  // b.any
  404118:	add	x21, x21, #0x1
  40411c:	str	w22, [x24, #48]
  404120:	stur	x21, [x29, #-8]
  404124:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  404128:	mov	x0, x21
  40412c:	add	x1, x1, #0x8bd
  404130:	bl	401fa0 <strcspn@plt>
  404134:	mov	x1, x0
  404138:	mov	x0, x21
  40413c:	bl	401ec0 <strndup@plt>
  404140:	cbz	x0, 40479c <ferror@plt+0x274c>
  404144:	mov	x19, x0
  404148:	bl	401b50 <strlen@plt>
  40414c:	add	x22, x21, x0
  404150:	mov	x0, x19
  404154:	stur	x22, [x29, #-8]
  404158:	bl	40490c <ferror@plt+0x28bc>
  40415c:	str	x0, [x24, #16]
  404160:	mov	x0, x19
  404164:	bl	401e80 <free@plt>
  404168:	ldr	x8, [x24, #16]
  40416c:	cbz	x8, 404478 <ferror@plt+0x2428>
  404170:	ldrb	w8, [x22]
  404174:	cmp	w8, #0x3a
  404178:	b.ne	4041d0 <ferror@plt+0x2180>  // b.any
  40417c:	add	x21, x22, #0x1
  404180:	stur	x21, [x29, #-8]
  404184:	ldrb	w8, [x22, #1]
  404188:	cmp	w8, #0x30
  40418c:	b.ne	4041e4 <ferror@plt+0x2194>  // b.any
  404190:	bl	401fe0 <__errno_location@plt>
  404194:	str	wzr, [x0]
  404198:	stur	xzr, [x29, #-16]
  40419c:	ldrb	w8, [x22, #2]
  4041a0:	mov	x19, x0
  4041a4:	orr	w8, w8, #0x20
  4041a8:	cmp	w8, #0x78
  4041ac:	b.ne	404274 <ferror@plt+0x2224>  // b.any
  4041b0:	add	x0, x22, #0x3
  4041b4:	sub	x1, x29, #0x10
  4041b8:	mov	w2, #0x10                  	// #16
  4041bc:	bl	401b40 <strtoul@plt>
  4041c0:	str	w0, [x24, #36]
  4041c4:	ldr	w8, [x19]
  4041c8:	cbz	w8, 404290 <ferror@plt+0x2240>
  4041cc:	b	4047e8 <ferror@plt+0x2798>
  4041d0:	mov	x21, x24
  4041d4:	str	w20, [x21, #32]!
  4041d8:	mov	w8, #0xffffffff            	// #-1
  4041dc:	str	w8, [x21, #4]
  4041e0:	b	4042ac <ferror@plt+0x225c>
  4041e4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4041e8:	mov	w8, #0xffffffff            	// #-1
  4041ec:	mov	x0, x21
  4041f0:	add	x1, x1, #0x8bf
  4041f4:	str	w8, [x24, #36]
  4041f8:	bl	401fa0 <strcspn@plt>
  4041fc:	ldrb	w22, [x21, x0]
  404200:	strb	wzr, [x21, x0]
  404204:	ldur	x21, [x29, #-8]
  404208:	mov	x19, x0
  40420c:	mov	w1, #0x40                  	// #64
  404210:	mov	x0, x21
  404214:	bl	401db0 <strrchr@plt>
  404218:	cbz	x0, 404248 <ferror@plt+0x21f8>
  40421c:	cbz	x21, 4047c8 <ferror@plt+0x2778>
  404220:	ldrb	w8, [x0, #1]
  404224:	sub	x9, x0, #0x1
  404228:	cmp	w8, #0x0
  40422c:	csel	x8, x0, x9, eq  // eq = none
  404230:	sub	x8, x8, x21
  404234:	add	x1, x8, #0x1
  404238:	mov	x0, x21
  40423c:	bl	401ec0 <strndup@plt>
  404240:	cbnz	x0, 40425c <ferror@plt+0x220c>
  404244:	b	40479c <ferror@plt+0x274c>
  404248:	cbz	x21, 4047c8 <ferror@plt+0x2778>
  40424c:	mov	x0, x21
  404250:	mov	x1, x19
  404254:	bl	401ec0 <strndup@plt>
  404258:	cbz	x0, 40479c <ferror@plt+0x274c>
  40425c:	str	x0, [x24, #40]
  404260:	strb	w22, [x21, x19]
  404264:	ldr	x0, [x24, #40]
  404268:	bl	401b50 <strlen@plt>
  40426c:	add	x22, x21, x0
  404270:	b	40429c <ferror@plt+0x224c>
  404274:	sub	x1, x29, #0x10
  404278:	mov	w2, #0x8                   	// #8
  40427c:	mov	x0, x21
  404280:	bl	401b40 <strtoul@plt>
  404284:	str	w0, [x24, #36]
  404288:	ldr	w8, [x19]
  40428c:	cbnz	w8, 4047e8 <ferror@plt+0x2798>
  404290:	ldur	x22, [x29, #-16]
  404294:	cmp	x22, x21
  404298:	b.eq	4047e8 <ferror@plt+0x2798>  // b.none
  40429c:	mov	x21, x24
  4042a0:	str	w20, [x21, #32]!
  4042a4:	stur	x22, [x29, #-8]
  4042a8:	cbz	x22, 40439c <ferror@plt+0x234c>
  4042ac:	ldrb	w8, [x22]
  4042b0:	cmp	w8, #0x40
  4042b4:	b.ne	40439c <ferror@plt+0x234c>  // b.any
  4042b8:	bl	401fe0 <__errno_location@plt>
  4042bc:	mov	x19, x0
  4042c0:	str	wzr, [x0]
  4042c4:	add	x0, x22, #0x1
  4042c8:	sub	x1, x29, #0x8
  4042cc:	mov	w2, #0xa                   	// #10
  4042d0:	stur	x0, [x29, #-8]
  4042d4:	bl	401b40 <strtoul@plt>
  4042d8:	str	x0, [x24, #24]
  4042dc:	ldr	w8, [x19]
  4042e0:	cbnz	w8, 4047e8 <ferror@plt+0x2798>
  4042e4:	ldur	x8, [x29, #-8]
  4042e8:	ldrb	w9, [x8]
  4042ec:	cmp	w9, #0x2d
  4042f0:	b.ne	4043a4 <ferror@plt+0x2354>  // b.any
  4042f4:	add	x0, x8, #0x1
  4042f8:	sub	x1, x29, #0x8
  4042fc:	mov	w2, #0xa                   	// #10
  404300:	stur	x0, [x29, #-8]
  404304:	str	wzr, [x19]
  404308:	bl	401b40 <strtoul@plt>
  40430c:	ldr	x8, [x24, #24]
  404310:	sub	w9, w0, w8
  404314:	add	w22, w9, #0x1
  404318:	str	w22, [x24, #32]
  40431c:	ldr	w9, [x19]
  404320:	cbnz	w9, 4047e8 <ferror@plt+0x2798>
  404324:	tbnz	w22, #31, 4047f0 <ferror@plt+0x27a0>
  404328:	cmp	w22, w20
  40432c:	b.le	4043a4 <ferror@plt+0x2354>
  404330:	ldur	x9, [x29, #-32]
  404334:	add	x19, x9, x8
  404338:	mov	w0, #0x1                   	// #1
  40433c:	mov	w1, #0x38                  	// #56
  404340:	bl	401d30 <calloc@plt>
  404344:	cbz	x0, 404788 <ferror@plt+0x2738>
  404348:	ldr	x8, [x24, #48]
  40434c:	ldp	q0, q1, [x24]
  404350:	ldr	q2, [x24, #32]
  404354:	str	x8, [x0, #48]
  404358:	ldr	x8, [x23, #8]
  40435c:	str	x0, [x23, #8]
  404360:	stp	q1, q2, [x0, #16]
  404364:	str	q0, [x0]
  404368:	str	w20, [x0, #32]
  40436c:	stp	x23, x8, [x0]
  404370:	str	x0, [x8]
  404374:	ldur	w8, [x29, #-36]
  404378:	str	x19, [x24, #24]
  40437c:	add	w8, w8, w22
  404380:	str	w8, [x24, #32]
  404384:	ldur	x8, [x29, #-32]
  404388:	sub	w22, w22, w20
  40438c:	cmp	w22, w20
  404390:	add	x19, x19, x8
  404394:	b.gt	404338 <ferror@plt+0x22e8>
  404398:	b	4043a4 <ferror@plt+0x2354>
  40439c:	mov	x8, #0xffffffffffffffff    	// #-1
  4043a0:	str	x8, [x24, #24]
  4043a4:	ldr	x0, [x24, #40]
  4043a8:	mov	w22, #0x1                   	// #1
  4043ac:	cbz	x0, 4043c0 <ferror@plt+0x2370>
  4043b0:	bl	401b50 <strlen@plt>
  4043b4:	ldr	w8, [x21]
  4043b8:	cmp	w8, w0
  4043bc:	b.ne	4047f0 <ferror@plt+0x27a0>  // b.any
  4043c0:	ldur	x21, [x29, #-8]
  4043c4:	cbz	x21, 404480 <ferror@plt+0x2430>
  4043c8:	ldrb	w8, [x21]
  4043cc:	cmp	w8, #0x2c
  4043d0:	b.ne	404108 <ferror@plt+0x20b8>  // b.any
  4043d4:	add	x21, x21, #0x1
  4043d8:	mov	w0, #0x1                   	// #1
  4043dc:	mov	w1, #0x38                  	// #56
  4043e0:	stur	x21, [x29, #-8]
  4043e4:	bl	401d30 <calloc@plt>
  4043e8:	cbz	x0, 404788 <ferror@plt+0x2738>
  4043ec:	ldr	x8, [x23, #8]
  4043f0:	str	x0, [x23, #8]
  4043f4:	mov	x24, x0
  4043f8:	stp	x23, x8, [x0]
  4043fc:	str	x0, [x8]
  404400:	ldrb	w8, [x21]
  404404:	b	404108 <ferror@plt+0x20b8>
  404408:	ldr	x23, [sp, #48]
  40440c:	b	404494 <ferror@plt+0x2444>
  404410:	mov	w1, #0x5d                  	// #93
  404414:	mov	x0, x21
  404418:	bl	401db0 <strrchr@plt>
  40441c:	cbz	x0, 4047fc <ferror@plt+0x27ac>
  404420:	add	x21, x0, #0x1
  404424:	b	404494 <ferror@plt+0x2444>
  404428:	cbnz	w8, 404808 <ferror@plt+0x27b8>
  40442c:	mov	w8, #0x4                   	// #4
  404430:	str	w8, [x28, #20]
  404434:	b	40404c <ferror@plt+0x1ffc>
  404438:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40443c:	mov	w2, #0x6                   	// #6
  404440:	add	x0, x0, #0x7a4
  404444:	mov	w1, w19
  404448:	bl	401f30 <memchr@plt>
  40444c:	cbz	x0, 40454c <ferror@plt+0x24fc>
  404450:	mov	w8, #0x10                  	// #16
  404454:	str	w8, [x28, #16]
  404458:	ldr	w8, [x25, #40]
  40445c:	cmp	w8, #0x8
  404460:	b.eq	404048 <ferror@plt+0x1ff8>  // b.none
  404464:	cmp	w8, #0x4
  404468:	b.eq	404048 <ferror@plt+0x1ff8>  // b.none
  40446c:	cbnz	w8, 404808 <ferror@plt+0x27b8>
  404470:	mov	w8, #0x8                   	// #8
  404474:	b	404048 <ferror@plt+0x1ff8>
  404478:	mov	x23, xzr
  40447c:	mov	w22, #0x1                   	// #1
  404480:	ldr	x21, [sp, #16]
  404484:	str	x23, [x28, #32]
  404488:	ldr	x24, [sp, #24]
  40448c:	ldr	x23, [sp, #48]
  404490:	add	x21, x21, #0x1
  404494:	ldrb	w20, [x21]
  404498:	mov	x0, x27
  40449c:	strb	wzr, [x26]
  4044a0:	bl	401b50 <strlen@plt>
  4044a4:	mov	x19, x0
  4044a8:	sub	x0, x29, #0x14
  4044ac:	bl	401b50 <strlen@plt>
  4044b0:	add	x8, x19, x0
  4044b4:	add	x19, x8, #0x1
  4044b8:	mov	x0, x19
  4044bc:	bl	401ca0 <malloc@plt>
  4044c0:	cbz	x19, 4044c8 <ferror@plt+0x2478>
  4044c4:	cbz	x0, 404814 <ferror@plt+0x27c4>
  4044c8:	mov	x1, x27
  4044cc:	str	x0, [x28, #40]
  4044d0:	bl	401f10 <strcpy@plt>
  4044d4:	ldr	x0, [x28, #40]
  4044d8:	sub	x1, x29, #0x14
  4044dc:	bl	401cf0 <strcat@plt>
  4044e0:	strb	w20, [x21]
  4044e4:	ldr	x8, [x28, #40]
  4044e8:	ldrb	w9, [x28, #16]
  4044ec:	sub	x10, x26, x27
  4044f0:	add	x8, x8, x10
  4044f4:	str	x8, [x28, #24]
  4044f8:	tbnz	w9, #0, 404530 <ferror@plt+0x24e0>
  4044fc:	ldr	w8, [x25, #40]
  404500:	ldur	x20, [x29, #-48]
  404504:	mov	x19, #0x1                   	// #1
  404508:	movk	x19, #0x2809, lsl #32
  40450c:	movk	x19, #0x3ff, lsl #48
  404510:	cbz	w8, 404524 <ferror@plt+0x24d4>
  404514:	ldur	w8, [x29, #-52]
  404518:	cbnz	w8, 404828 <ferror@plt+0x27d8>
  40451c:	mov	w8, #0x1                   	// #1
  404520:	stur	w8, [x29, #-52]
  404524:	ldrb	w8, [x21]
  404528:	cbnz	w8, 403e9c <ferror@plt+0x1e4c>
  40452c:	b	404668 <ferror@plt+0x2618>
  404530:	ldur	x20, [x29, #-48]
  404534:	mov	x19, #0x1                   	// #1
  404538:	movk	x19, #0x2809, lsl #32
  40453c:	movk	x19, #0x3ff, lsl #48
  404540:	ldrb	w8, [x21]
  404544:	cbnz	w8, 403e9c <ferror@plt+0x1e4c>
  404548:	b	404668 <ferror@plt+0x2618>
  40454c:	cmp	w20, #0x5f
  404550:	b.eq	40457c <ferror@plt+0x252c>  // b.none
  404554:	cmp	w20, #0x73
  404558:	b.ne	404848 <ferror@plt+0x27f8>  // b.any
  40455c:	cmp	w23, #0x1
  404560:	mov	w8, #0x80                  	// #128
  404564:	str	w8, [x28, #16]
  404568:	b.eq	4045b0 <ferror@plt+0x2560>  // b.none
  40456c:	cmp	w23, #0x2
  404570:	b.eq	4045b8 <ferror@plt+0x2568>  // b.none
  404574:	cbnz	w23, 40404c <ferror@plt+0x1ffc>
  404578:	b	404854 <ferror@plt+0x2804>
  40457c:	ldrsb	w9, [x26, #1]
  404580:	sub	w8, w9, #0x61
  404584:	cmp	w8, #0x14
  404588:	b.hi	4045c4 <ferror@plt+0x2574>  // b.pmore
  40458c:	adrp	x11, 408000 <ferror@plt+0x5fb0>
  404590:	add	x11, x11, #0x77a
  404594:	adr	x9, 4045a4 <ferror@plt+0x2554>
  404598:	ldrb	w10, [x11, x8]
  40459c:	add	x9, x9, x10, lsl #2
  4045a0:	br	x9
  4045a4:	mov	w8, #0x4                   	// #4
  4045a8:	str	w8, [x28, #16]
  4045ac:	b	404638 <ferror@plt+0x25e8>
  4045b0:	ldr	w8, [x25, #40]
  4045b4:	b	404048 <ferror@plt+0x1ff8>
  4045b8:	ldr	x8, [sp, #8]
  4045bc:	str	w8, [x28, #20]
  4045c0:	b	40404c <ferror@plt+0x1ffc>
  4045c4:	cmp	w9, #0x41
  4045c8:	b.ne	404858 <ferror@plt+0x2808>  // b.any
  4045cc:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4045d0:	str	x25, [x8, #800]
  4045d4:	ldr	w8, [x25, #32]
  4045d8:	orr	w8, w8, #0x1
  4045dc:	str	w8, [x25, #32]
  4045e0:	str	w22, [x28, #16]
  4045e4:	ldrsb	w19, [x26, #2]
  4045e8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4045ec:	mov	w2, #0x4                   	// #4
  4045f0:	add	x0, x0, #0x7b1
  4045f4:	mov	w1, w19
  4045f8:	bl	401f30 <memchr@plt>
  4045fc:	cbz	x0, 404864 <ferror@plt+0x2814>
  404600:	and	w8, w19, #0xff
  404604:	mov	w9, #0x6c6c                	// #27756
  404608:	add	x21, x26, #0x3
  40460c:	sturh	w9, [x29, #-20]
  404610:	sturb	w8, [x29, #-18]
  404614:	sturb	wzr, [x29, #-17]
  404618:	b	40404c <ferror@plt+0x1ffc>
  40461c:	mov	w8, #0x40                  	// #64
  404620:	str	w8, [x28, #16]
  404624:	mov	w8, #0x63                  	// #99
  404628:	sturb	w8, [x29, #-20]
  40462c:	b	404638 <ferror@plt+0x25e8>
  404630:	mov	w8, #0x100                 	// #256
  404634:	str	w8, [x28, #16]
  404638:	ldr	w8, [x25, #40]
  40463c:	cmp	w8, #0x1
  404640:	b.hi	404870 <ferror@plt+0x2820>  // b.pmore
  404644:	add	x21, x26, #0x2
  404648:	str	w22, [x28, #20]
  40464c:	b	40404c <ferror@plt+0x1ffc>
  404650:	mov	x0, x27
  404654:	bl	401d80 <strdup@plt>
  404658:	cbz	x0, 40479c <ferror@plt+0x274c>
  40465c:	mov	w8, #0x400                 	// #1024
  404660:	str	x0, [x28, #40]
  404664:	str	w8, [x28, #16]
  404668:	ldr	w8, [x25, #40]
  40466c:	cbnz	w8, 403e7c <ferror@plt+0x1e2c>
  404670:	mov	x8, x25
  404674:	ldr	x9, [x8, #16]!
  404678:	cmp	x9, x8
  40467c:	b.eq	403e7c <ferror@plt+0x1e2c>  // b.none
  404680:	mov	w10, wzr
  404684:	ldr	w11, [x9, #20]
  404688:	ldr	x9, [x9]
  40468c:	add	w10, w10, w11
  404690:	cmp	x9, x8
  404694:	b.ne	404684 <ferror@plt+0x2634>  // b.any
  404698:	str	w10, [x25, #40]
  40469c:	b	403e7c <ferror@plt+0x1e2c>
  4046a0:	ldr	x19, [x23]
  4046a4:	cmp	x19, x23
  4046a8:	b.eq	404768 <ferror@plt+0x2718>  // b.none
  4046ac:	ldr	x20, [x24, #24]
  4046b0:	b	4046c0 <ferror@plt+0x2670>
  4046b4:	ldr	x19, [x19]
  4046b8:	cmp	x19, x23
  4046bc:	b.eq	404768 <ferror@plt+0x2718>  // b.none
  4046c0:	cmp	x20, x19
  4046c4:	b.ne	4046fc <ferror@plt+0x26ac>  // b.any
  4046c8:	ldr	x9, [sp, #40]
  4046cc:	ldrsw	x8, [x24, #32]
  4046d0:	ldr	x9, [x9, #16]
  4046d4:	subs	x8, x9, x8
  4046d8:	b.le	4046fc <ferror@plt+0x26ac>
  4046dc:	ldrb	w9, [x20, #32]
  4046e0:	tbnz	w9, #1, 4046fc <ferror@plt+0x26ac>
  4046e4:	ldrsw	x9, [x20, #40]
  4046e8:	cbz	w9, 4046fc <ferror@plt+0x26ac>
  4046ec:	ldr	w10, [x19, #36]
  4046f0:	sdiv	x8, x8, x9
  4046f4:	add	w8, w10, w8
  4046f8:	str	w8, [x19, #36]
  4046fc:	ldr	w8, [x19, #36]
  404700:	cmp	w8, #0x2
  404704:	b.lt	4046b4 <ferror@plt+0x2664>  // b.tstop
  404708:	mov	x8, x19
  40470c:	ldr	x9, [x8, #16]!
  404710:	cmp	x9, x8
  404714:	b.eq	4046b4 <ferror@plt+0x2664>  // b.none
  404718:	ldr	x21, [x19, #24]
  40471c:	cmp	x21, x8
  404720:	b.eq	4046b4 <ferror@plt+0x2664>  // b.none
  404724:	cbz	x21, 4046b4 <ferror@plt+0x2664>
  404728:	ldr	x9, [x21, #40]
  40472c:	ldrb	w8, [x9]
  404730:	cbz	w8, 4046b4 <ferror@plt+0x2664>
  404734:	sub	x22, x9, #0x1
  404738:	mov	w23, w8
  40473c:	ldrb	w8, [x22, #2]
  404740:	add	x22, x22, #0x1
  404744:	cbnz	w8, 404738 <ferror@plt+0x26e8>
  404748:	bl	401e50 <__ctype_b_loc@plt>
  40474c:	ldr	x8, [x0]
  404750:	sxtb	x9, w23
  404754:	ldr	x23, [sp, #48]
  404758:	ldrh	w8, [x8, x9, lsl #1]
  40475c:	tbz	w8, #13, 4046b4 <ferror@plt+0x2664>
  404760:	str	x22, [x21, #48]
  404764:	b	4046b4 <ferror@plt+0x2664>
  404768:	ldp	x20, x19, [sp, #192]
  40476c:	ldp	x22, x21, [sp, #176]
  404770:	ldp	x24, x23, [sp, #160]
  404774:	ldp	x26, x25, [sp, #144]
  404778:	ldp	x28, x27, [sp, #128]
  40477c:	ldp	x29, x30, [sp, #112]
  404780:	add	sp, sp, #0xd0
  404784:	ret
  404788:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  40478c:	add	x1, x1, #0xe9e
  404790:	mov	w0, #0x1                   	// #1
  404794:	mov	w2, #0x38                  	// #56
  404798:	bl	402030 <err@plt>
  40479c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4047a0:	add	x1, x1, #0x80e
  4047a4:	mov	w0, #0x1                   	// #1
  4047a8:	bl	402030 <err@plt>
  4047ac:	mov	x0, x21
  4047b0:	bl	4048d8 <ferror@plt+0x2888>
  4047b4:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  4047b8:	add	x1, x1, #0xe9e
  4047bc:	mov	w0, #0x1                   	// #1
  4047c0:	mov	w2, #0x10                  	// #16
  4047c4:	bl	402030 <err@plt>
  4047c8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4047cc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4047d0:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4047d4:	add	x0, x0, #0x7f7
  4047d8:	add	x1, x1, #0x7fb
  4047dc:	add	x3, x3, #0x898
  4047e0:	mov	w2, #0x58                  	// #88
  4047e4:	bl	401fd0 <__assert_fail@plt>
  4047e8:	ldr	x0, [sp, #32]
  4047ec:	bl	403c34 <ferror@plt+0x1be4>
  4047f0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4047f4:	add	x0, x0, #0x7b5
  4047f8:	bl	40487c <ferror@plt+0x282c>
  4047fc:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  404800:	add	x0, x0, #0x7b5
  404804:	bl	4048d8 <ferror@plt+0x2888>
  404808:	mov	x0, x26
  40480c:	strb	wzr, [x26, #1]
  404810:	bl	40487c <ferror@plt+0x282c>
  404814:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  404818:	add	x1, x1, #0xe9e
  40481c:	mov	w0, #0x1                   	// #1
  404820:	mov	x2, x19
  404824:	bl	402030 <err@plt>
  404828:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40482c:	add	x1, x1, #0x7b8
  404830:	mov	w2, #0x5                   	// #5
  404834:	mov	x0, xzr
  404838:	bl	401f60 <dcgettext@plt>
  40483c:	mov	x1, x0
  404840:	mov	w0, #0x1                   	// #1
  404844:	bl	401f90 <errx@plt>
  404848:	mov	x0, x26
  40484c:	strb	wzr, [x26, #1]
  404850:	bl	4048d8 <ferror@plt+0x2888>
  404854:	bl	4048b0 <ferror@plt+0x2860>
  404858:	mov	x0, x26
  40485c:	strb	wzr, [x26, #2]
  404860:	bl	4048d8 <ferror@plt+0x2888>
  404864:	mov	x0, x26
  404868:	strb	wzr, [x26, #3]
  40486c:	bl	4048d8 <ferror@plt+0x2888>
  404870:	mov	x0, x26
  404874:	strb	wzr, [x26, #2]
  404878:	bl	40487c <ferror@plt+0x282c>
  40487c:	stp	x29, x30, [sp, #-32]!
  404880:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  404884:	str	x19, [sp, #16]
  404888:	mov	x19, x0
  40488c:	add	x1, x1, #0x826
  404890:	mov	w2, #0x5                   	// #5
  404894:	mov	x0, xzr
  404898:	mov	x29, sp
  40489c:	bl	401f60 <dcgettext@plt>
  4048a0:	mov	x1, x0
  4048a4:	mov	w0, #0x1                   	// #1
  4048a8:	mov	x2, x19
  4048ac:	bl	401f90 <errx@plt>
  4048b0:	stp	x29, x30, [sp, #-16]!
  4048b4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4048b8:	add	x1, x1, #0x851
  4048bc:	mov	w2, #0x5                   	// #5
  4048c0:	mov	x0, xzr
  4048c4:	mov	x29, sp
  4048c8:	bl	401f60 <dcgettext@plt>
  4048cc:	mov	x1, x0
  4048d0:	mov	w0, #0x1                   	// #1
  4048d4:	bl	401f90 <errx@plt>
  4048d8:	stp	x29, x30, [sp, #-32]!
  4048dc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4048e0:	str	x19, [sp, #16]
  4048e4:	mov	x19, x0
  4048e8:	add	x1, x1, #0x87a
  4048ec:	mov	w2, #0x5                   	// #5
  4048f0:	mov	x0, xzr
  4048f4:	mov	x29, sp
  4048f8:	bl	401f60 <dcgettext@plt>
  4048fc:	mov	x1, x0
  404900:	mov	w0, #0x1                   	// #1
  404904:	mov	x2, x19
  404908:	bl	401f90 <errx@plt>
  40490c:	stp	x29, x30, [sp, #-64]!
  404910:	stp	x24, x23, [sp, #16]
  404914:	stp	x22, x21, [sp, #32]
  404918:	stp	x20, x19, [sp, #48]
  40491c:	mov	x29, sp
  404920:	cbz	x0, 404984 <ferror@plt+0x2934>
  404924:	adrp	x20, 419000 <ferror@plt+0x16fb0>
  404928:	mov	x19, x0
  40492c:	mov	x21, xzr
  404930:	mov	w22, #0x15                  	// #21
  404934:	add	x20, x20, #0xc88
  404938:	b	404950 <ferror@plt+0x2900>
  40493c:	add	x21, x23, #0x1
  404940:	mov	x23, x22
  404944:	cmp	x21, x23
  404948:	mov	x22, x23
  40494c:	b.cs	404980 <ferror@plt+0x2930>  // b.hs, b.nlast
  404950:	add	x8, x22, x21
  404954:	lsr	x23, x8, #1
  404958:	add	x24, x20, x23, lsl #4
  40495c:	ldr	x1, [x24]
  404960:	mov	x0, x19
  404964:	bl	401e30 <strcmp@plt>
  404968:	tbnz	w0, #31, 404944 <ferror@plt+0x28f4>
  40496c:	cbnz	w0, 40493c <ferror@plt+0x28ec>
  404970:	cbz	x24, 404980 <ferror@plt+0x2930>
  404974:	add	x8, x20, x23, lsl #4
  404978:	ldr	x0, [x8, #8]
  40497c:	b	404984 <ferror@plt+0x2934>
  404980:	mov	x0, xzr
  404984:	ldp	x20, x19, [sp, #48]
  404988:	ldp	x22, x21, [sp, #32]
  40498c:	ldp	x24, x23, [sp, #16]
  404990:	ldp	x29, x30, [sp], #64
  404994:	ret
  404998:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40499c:	str	w0, [x8, #692]
  4049a0:	ret
  4049a4:	sub	sp, sp, #0x70
  4049a8:	stp	x29, x30, [sp, #16]
  4049ac:	stp	x28, x27, [sp, #32]
  4049b0:	stp	x26, x25, [sp, #48]
  4049b4:	stp	x24, x23, [sp, #64]
  4049b8:	stp	x22, x21, [sp, #80]
  4049bc:	stp	x20, x19, [sp, #96]
  4049c0:	add	x29, sp, #0x10
  4049c4:	str	xzr, [x1]
  4049c8:	cbz	x0, 404a0c <ferror@plt+0x29bc>
  4049cc:	ldrb	w22, [x0]
  4049d0:	mov	x20, x0
  4049d4:	cbz	x22, 404a0c <ferror@plt+0x29bc>
  4049d8:	mov	x21, x2
  4049dc:	mov	x19, x1
  4049e0:	bl	401e50 <__ctype_b_loc@plt>
  4049e4:	ldr	x8, [x0]
  4049e8:	mov	x23, x0
  4049ec:	ldrh	w9, [x8, x22, lsl #1]
  4049f0:	tbz	w9, #13, 404a04 <ferror@plt+0x29b4>
  4049f4:	add	x9, x20, #0x1
  4049f8:	ldrb	w22, [x9], #1
  4049fc:	ldrh	w10, [x8, x22, lsl #1]
  404a00:	tbnz	w10, #13, 4049f8 <ferror@plt+0x29a8>
  404a04:	cmp	w22, #0x2d
  404a08:	b.ne	404a40 <ferror@plt+0x29f0>  // b.any
  404a0c:	mov	w22, #0xffffffea            	// #-22
  404a10:	neg	w19, w22
  404a14:	bl	401fe0 <__errno_location@plt>
  404a18:	str	w19, [x0]
  404a1c:	mov	w0, w22
  404a20:	ldp	x20, x19, [sp, #96]
  404a24:	ldp	x22, x21, [sp, #80]
  404a28:	ldp	x24, x23, [sp, #64]
  404a2c:	ldp	x26, x25, [sp, #48]
  404a30:	ldp	x28, x27, [sp, #32]
  404a34:	ldp	x29, x30, [sp, #16]
  404a38:	add	sp, sp, #0x70
  404a3c:	ret
  404a40:	bl	401fe0 <__errno_location@plt>
  404a44:	mov	x24, x0
  404a48:	str	wzr, [x0]
  404a4c:	add	x1, sp, #0x8
  404a50:	mov	x0, x20
  404a54:	mov	w2, wzr
  404a58:	mov	w3, wzr
  404a5c:	str	xzr, [sp, #8]
  404a60:	bl	401d20 <__strtoul_internal@plt>
  404a64:	ldr	x25, [sp, #8]
  404a68:	ldr	w8, [x24]
  404a6c:	cmp	x25, x20
  404a70:	b.eq	404bf0 <ferror@plt+0x2ba0>  // b.none
  404a74:	add	x9, x0, #0x1
  404a78:	mov	x20, x0
  404a7c:	cmp	x9, #0x1
  404a80:	b.hi	404a88 <ferror@plt+0x2a38>  // b.pmore
  404a84:	cbnz	w8, 404bf4 <ferror@plt+0x2ba4>
  404a88:	cbz	x25, 404c00 <ferror@plt+0x2bb0>
  404a8c:	ldrb	w8, [x25]
  404a90:	cbz	w8, 404c00 <ferror@plt+0x2bb0>
  404a94:	mov	w27, wzr
  404a98:	mov	x28, xzr
  404a9c:	b	404aac <ferror@plt+0x2a5c>
  404aa0:	mov	x28, xzr
  404aa4:	str	x22, [sp, #8]
  404aa8:	mov	x25, x22
  404aac:	ldrb	w8, [x25, #1]
  404ab0:	cmp	w8, #0x61
  404ab4:	b.le	404ae4 <ferror@plt+0x2a94>
  404ab8:	cmp	w8, #0x62
  404abc:	b.eq	404aec <ferror@plt+0x2a9c>  // b.none
  404ac0:	cmp	w8, #0x69
  404ac4:	b.ne	404afc <ferror@plt+0x2aac>  // b.any
  404ac8:	ldrb	w8, [x25, #2]
  404acc:	orr	w8, w8, #0x20
  404ad0:	cmp	w8, #0x62
  404ad4:	b.ne	404afc <ferror@plt+0x2aac>  // b.any
  404ad8:	ldrb	w8, [x25, #3]
  404adc:	cbnz	w8, 404afc <ferror@plt+0x2aac>
  404ae0:	b	404c10 <ferror@plt+0x2bc0>
  404ae4:	cmp	w8, #0x42
  404ae8:	b.ne	404af8 <ferror@plt+0x2aa8>  // b.any
  404aec:	ldrb	w8, [x25, #2]
  404af0:	cbnz	w8, 404afc <ferror@plt+0x2aac>
  404af4:	b	404c18 <ferror@plt+0x2bc8>
  404af8:	cbz	w8, 404c10 <ferror@plt+0x2bc0>
  404afc:	bl	401c50 <localeconv@plt>
  404b00:	cbz	x0, 404b20 <ferror@plt+0x2ad0>
  404b04:	ldr	x22, [x0]
  404b08:	cbz	x22, 404b2c <ferror@plt+0x2adc>
  404b0c:	mov	x0, x22
  404b10:	bl	401b50 <strlen@plt>
  404b14:	mov	x26, x0
  404b18:	mov	w8, #0x1                   	// #1
  404b1c:	b	404b34 <ferror@plt+0x2ae4>
  404b20:	mov	w8, wzr
  404b24:	mov	x22, xzr
  404b28:	b	404b30 <ferror@plt+0x2ae0>
  404b2c:	mov	w8, wzr
  404b30:	mov	x26, xzr
  404b34:	cbnz	x28, 404a0c <ferror@plt+0x29bc>
  404b38:	ldrb	w9, [x25]
  404b3c:	eor	w8, w8, #0x1
  404b40:	cmp	w9, #0x0
  404b44:	cset	w9, eq  // eq = none
  404b48:	orr	w8, w8, w9
  404b4c:	tbnz	w8, #0, 404a0c <ferror@plt+0x29bc>
  404b50:	mov	x0, x22
  404b54:	mov	x1, x25
  404b58:	mov	x2, x26
  404b5c:	bl	401cc0 <strncmp@plt>
  404b60:	cbnz	w0, 404a0c <ferror@plt+0x29bc>
  404b64:	add	x22, x25, x26
  404b68:	ldrb	w8, [x22]
  404b6c:	cmp	w8, #0x30
  404b70:	b.ne	404b84 <ferror@plt+0x2b34>  // b.any
  404b74:	ldrb	w8, [x22, #1]!
  404b78:	add	w27, w27, #0x1
  404b7c:	cmp	w8, #0x30
  404b80:	b.eq	404b74 <ferror@plt+0x2b24>  // b.none
  404b84:	ldr	x9, [x23]
  404b88:	sxtb	x8, w8
  404b8c:	ldrh	w8, [x9, x8, lsl #1]
  404b90:	tbz	w8, #11, 404aa0 <ferror@plt+0x2a50>
  404b94:	add	x1, sp, #0x8
  404b98:	mov	x0, x22
  404b9c:	mov	w2, wzr
  404ba0:	mov	w3, wzr
  404ba4:	str	wzr, [x24]
  404ba8:	str	xzr, [sp, #8]
  404bac:	bl	401d20 <__strtoul_internal@plt>
  404bb0:	ldr	x25, [sp, #8]
  404bb4:	ldr	w8, [x24]
  404bb8:	cmp	x25, x22
  404bbc:	b.eq	404bf0 <ferror@plt+0x2ba0>  // b.none
  404bc0:	add	x9, x0, #0x1
  404bc4:	cmp	x9, #0x1
  404bc8:	b.hi	404bd0 <ferror@plt+0x2b80>  // b.pmore
  404bcc:	cbnz	w8, 404bf4 <ferror@plt+0x2ba4>
  404bd0:	mov	x28, xzr
  404bd4:	cbz	x0, 404aac <ferror@plt+0x2a5c>
  404bd8:	cbz	x25, 404a0c <ferror@plt+0x29bc>
  404bdc:	ldrb	w8, [x25]
  404be0:	mov	w22, #0xffffffea            	// #-22
  404be4:	mov	x28, x0
  404be8:	cbnz	w8, 404aac <ferror@plt+0x2a5c>
  404bec:	b	404a10 <ferror@plt+0x29c0>
  404bf0:	cbz	w8, 404a0c <ferror@plt+0x29bc>
  404bf4:	neg	w22, w8
  404bf8:	tbz	w22, #31, 404a1c <ferror@plt+0x29cc>
  404bfc:	b	404a10 <ferror@plt+0x29c0>
  404c00:	mov	w22, wzr
  404c04:	str	x20, [x19]
  404c08:	tbz	w22, #31, 404a1c <ferror@plt+0x29cc>
  404c0c:	b	404a10 <ferror@plt+0x29c0>
  404c10:	mov	w24, #0x400                 	// #1024
  404c14:	b	404c1c <ferror@plt+0x2bcc>
  404c18:	mov	w24, #0x3e8                 	// #1000
  404c1c:	ldrsb	w22, [x25]
  404c20:	adrp	x23, 408000 <ferror@plt+0x5fb0>
  404c24:	add	x23, x23, #0x9ce
  404c28:	mov	w2, #0x9                   	// #9
  404c2c:	mov	x0, x23
  404c30:	mov	w1, w22
  404c34:	bl	401f30 <memchr@plt>
  404c38:	cbnz	x0, 404c58 <ferror@plt+0x2c08>
  404c3c:	adrp	x23, 408000 <ferror@plt+0x5fb0>
  404c40:	add	x23, x23, #0x9d7
  404c44:	mov	w2, #0x9                   	// #9
  404c48:	mov	x0, x23
  404c4c:	mov	w1, w22
  404c50:	bl	401f30 <memchr@plt>
  404c54:	cbz	x0, 404a0c <ferror@plt+0x29bc>
  404c58:	sub	w8, w0, w23
  404c5c:	adds	w8, w8, #0x1
  404c60:	b.cs	404c84 <ferror@plt+0x2c34>  // b.hs, b.nlast
  404c64:	mvn	w9, w0
  404c68:	add	w9, w9, w23
  404c6c:	umulh	x10, x24, x20
  404c70:	cmp	xzr, x10
  404c74:	b.ne	404c8c <ferror@plt+0x2c3c>  // b.any
  404c78:	adds	w9, w9, #0x1
  404c7c:	mul	x20, x20, x24
  404c80:	b.cc	404c6c <ferror@plt+0x2c1c>  // b.lo, b.ul, b.last
  404c84:	mov	w22, wzr
  404c88:	b	404c90 <ferror@plt+0x2c40>
  404c8c:	mov	w22, #0xffffffde            	// #-34
  404c90:	cbz	x21, 404c98 <ferror@plt+0x2c48>
  404c94:	str	w8, [x21]
  404c98:	cbz	x28, 404c04 <ferror@plt+0x2bb4>
  404c9c:	cbz	w8, 404c04 <ferror@plt+0x2bb4>
  404ca0:	mvn	w8, w0
  404ca4:	add	w9, w8, w23
  404ca8:	mov	w8, #0x1                   	// #1
  404cac:	umulh	x10, x24, x8
  404cb0:	cmp	xzr, x10
  404cb4:	b.ne	404cc4 <ferror@plt+0x2c74>  // b.any
  404cb8:	adds	w9, w9, #0x1
  404cbc:	mul	x8, x8, x24
  404cc0:	b.cc	404cac <ferror@plt+0x2c5c>  // b.lo, b.ul, b.last
  404cc4:	mov	w9, #0xa                   	// #10
  404cc8:	cmp	x28, #0xb
  404ccc:	b.cc	404ce0 <ferror@plt+0x2c90>  // b.lo, b.ul, b.last
  404cd0:	add	x9, x9, x9, lsl #2
  404cd4:	lsl	x9, x9, #1
  404cd8:	cmp	x9, x28
  404cdc:	b.cc	404cd0 <ferror@plt+0x2c80>  // b.lo, b.ul, b.last
  404ce0:	cmp	w27, #0x1
  404ce4:	b.lt	404d90 <ferror@plt+0x2d40>  // b.tstop
  404ce8:	cmp	w27, #0x3
  404cec:	b.hi	404cf8 <ferror@plt+0x2ca8>  // b.pmore
  404cf0:	mov	w10, wzr
  404cf4:	b	404d7c <ferror@plt+0x2d2c>
  404cf8:	mov	w10, #0x1                   	// #1
  404cfc:	dup	v0.2d, x10
  404d00:	and	w10, w27, #0xfffffffc
  404d04:	mov	v1.16b, v0.16b
  404d08:	mov	v1.d[0], x9
  404d0c:	mov	w9, w10
  404d10:	fmov	x12, d1
  404d14:	mov	x11, v1.d[1]
  404d18:	add	x12, x12, x12, lsl #2
  404d1c:	fmov	x13, d0
  404d20:	lsl	x12, x12, #1
  404d24:	add	x11, x11, x11, lsl #2
  404d28:	add	x13, x13, x13, lsl #2
  404d2c:	mov	x14, v0.d[1]
  404d30:	fmov	d1, x12
  404d34:	lsl	x11, x11, #1
  404d38:	lsl	x13, x13, #1
  404d3c:	mov	v1.d[1], x11
  404d40:	add	x11, x14, x14, lsl #2
  404d44:	fmov	d0, x13
  404d48:	lsl	x11, x11, #1
  404d4c:	subs	w9, w9, #0x4
  404d50:	mov	v0.d[1], x11
  404d54:	b.ne	404d10 <ferror@plt+0x2cc0>  // b.any
  404d58:	mov	x9, v1.d[1]
  404d5c:	mov	x11, v0.d[1]
  404d60:	fmov	x12, d1
  404d64:	fmov	x13, d0
  404d68:	mul	x12, x13, x12
  404d6c:	mul	x9, x11, x9
  404d70:	cmp	w27, w10
  404d74:	mul	x9, x12, x9
  404d78:	b.eq	404d90 <ferror@plt+0x2d40>  // b.none
  404d7c:	sub	w10, w27, w10
  404d80:	add	x9, x9, x9, lsl #2
  404d84:	subs	w10, w10, #0x1
  404d88:	lsl	x9, x9, #1
  404d8c:	b.ne	404d80 <ferror@plt+0x2d30>  // b.any
  404d90:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404d94:	mov	w12, #0x1                   	// #1
  404d98:	movk	x10, #0xcccd
  404d9c:	mov	w11, #0xa                   	// #10
  404da0:	b	404db4 <ferror@plt+0x2d64>
  404da4:	cmp	x28, #0x9
  404da8:	mov	x28, x13
  404dac:	mov	x12, x14
  404db0:	b.ls	404c04 <ferror@plt+0x2bb4>  // b.plast
  404db4:	umulh	x13, x28, x10
  404db8:	lsr	x13, x13, #3
  404dbc:	add	x14, x12, x12, lsl #2
  404dc0:	msub	x15, x13, x11, x28
  404dc4:	lsl	x14, x14, #1
  404dc8:	cbz	x15, 404da4 <ferror@plt+0x2d54>
  404dcc:	udiv	x12, x9, x12
  404dd0:	udiv	x12, x12, x15
  404dd4:	udiv	x12, x8, x12
  404dd8:	add	x20, x12, x20
  404ddc:	b	404da4 <ferror@plt+0x2d54>
  404de0:	mov	x2, xzr
  404de4:	b	4049a4 <ferror@plt+0x2954>
  404de8:	stp	x29, x30, [sp, #-48]!
  404dec:	stp	x20, x19, [sp, #32]
  404df0:	mov	x20, x1
  404df4:	mov	x19, x0
  404df8:	str	x21, [sp, #16]
  404dfc:	mov	x29, sp
  404e00:	cbz	x0, 404e34 <ferror@plt+0x2de4>
  404e04:	ldrb	w21, [x19]
  404e08:	mov	x8, x19
  404e0c:	cbz	w21, 404e38 <ferror@plt+0x2de8>
  404e10:	bl	401e50 <__ctype_b_loc@plt>
  404e14:	ldr	x9, [x0]
  404e18:	mov	x8, x19
  404e1c:	and	x10, x21, #0xff
  404e20:	ldrh	w10, [x9, x10, lsl #1]
  404e24:	tbz	w10, #11, 404e38 <ferror@plt+0x2de8>
  404e28:	ldrb	w21, [x8, #1]!
  404e2c:	cbnz	w21, 404e1c <ferror@plt+0x2dcc>
  404e30:	b	404e38 <ferror@plt+0x2de8>
  404e34:	mov	x8, xzr
  404e38:	cbz	x20, 404e40 <ferror@plt+0x2df0>
  404e3c:	str	x8, [x20]
  404e40:	cmp	x8, x19
  404e44:	b.ls	404e64 <ferror@plt+0x2e14>  // b.plast
  404e48:	ldrb	w8, [x8]
  404e4c:	cmp	w8, #0x0
  404e50:	cset	w0, eq  // eq = none
  404e54:	ldp	x20, x19, [sp, #32]
  404e58:	ldr	x21, [sp, #16]
  404e5c:	ldp	x29, x30, [sp], #48
  404e60:	ret
  404e64:	mov	w0, wzr
  404e68:	ldp	x20, x19, [sp, #32]
  404e6c:	ldr	x21, [sp, #16]
  404e70:	ldp	x29, x30, [sp], #48
  404e74:	ret
  404e78:	stp	x29, x30, [sp, #-48]!
  404e7c:	stp	x20, x19, [sp, #32]
  404e80:	mov	x20, x1
  404e84:	mov	x19, x0
  404e88:	str	x21, [sp, #16]
  404e8c:	mov	x29, sp
  404e90:	cbz	x0, 404ec4 <ferror@plt+0x2e74>
  404e94:	ldrb	w21, [x19]
  404e98:	mov	x8, x19
  404e9c:	cbz	w21, 404ec8 <ferror@plt+0x2e78>
  404ea0:	bl	401e50 <__ctype_b_loc@plt>
  404ea4:	ldr	x9, [x0]
  404ea8:	mov	x8, x19
  404eac:	and	x10, x21, #0xff
  404eb0:	ldrh	w10, [x9, x10, lsl #1]
  404eb4:	tbz	w10, #12, 404ec8 <ferror@plt+0x2e78>
  404eb8:	ldrb	w21, [x8, #1]!
  404ebc:	cbnz	w21, 404eac <ferror@plt+0x2e5c>
  404ec0:	b	404ec8 <ferror@plt+0x2e78>
  404ec4:	mov	x8, xzr
  404ec8:	cbz	x20, 404ed0 <ferror@plt+0x2e80>
  404ecc:	str	x8, [x20]
  404ed0:	cmp	x8, x19
  404ed4:	b.ls	404ef4 <ferror@plt+0x2ea4>  // b.plast
  404ed8:	ldrb	w8, [x8]
  404edc:	cmp	w8, #0x0
  404ee0:	cset	w0, eq  // eq = none
  404ee4:	ldp	x20, x19, [sp, #32]
  404ee8:	ldr	x21, [sp, #16]
  404eec:	ldp	x29, x30, [sp], #48
  404ef0:	ret
  404ef4:	mov	w0, wzr
  404ef8:	ldp	x20, x19, [sp, #32]
  404efc:	ldr	x21, [sp, #16]
  404f00:	ldp	x29, x30, [sp], #48
  404f04:	ret
  404f08:	sub	sp, sp, #0x110
  404f0c:	stp	x29, x30, [sp, #208]
  404f10:	add	x29, sp, #0xd0
  404f14:	mov	x8, #0xffffffffffffffd0    	// #-48
  404f18:	mov	x9, sp
  404f1c:	sub	x10, x29, #0x50
  404f20:	stp	x28, x23, [sp, #224]
  404f24:	stp	x22, x21, [sp, #240]
  404f28:	stp	x20, x19, [sp, #256]
  404f2c:	mov	x20, x1
  404f30:	mov	x19, x0
  404f34:	movk	x8, #0xff80, lsl #32
  404f38:	add	x11, x29, #0x40
  404f3c:	add	x9, x9, #0x80
  404f40:	add	x22, x10, #0x30
  404f44:	mov	w23, #0xffffffd0            	// #-48
  404f48:	stp	x2, x3, [x29, #-80]
  404f4c:	stp	x4, x5, [x29, #-64]
  404f50:	stp	x6, x7, [x29, #-48]
  404f54:	stp	q1, q2, [sp, #16]
  404f58:	stp	q3, q4, [sp, #48]
  404f5c:	str	q0, [sp]
  404f60:	stp	q5, q6, [sp, #80]
  404f64:	str	q7, [sp, #112]
  404f68:	stp	x9, x8, [x29, #-16]
  404f6c:	stp	x11, x22, [x29, #-32]
  404f70:	tbnz	w23, #31, 404f7c <ferror@plt+0x2f2c>
  404f74:	mov	w8, w23
  404f78:	b	404f94 <ferror@plt+0x2f44>
  404f7c:	add	w8, w23, #0x8
  404f80:	cmn	w23, #0x8
  404f84:	stur	w8, [x29, #-8]
  404f88:	b.gt	404f94 <ferror@plt+0x2f44>
  404f8c:	add	x9, x22, w23, sxtw
  404f90:	b	404fa0 <ferror@plt+0x2f50>
  404f94:	ldur	x9, [x29, #-32]
  404f98:	add	x10, x9, #0x8
  404f9c:	stur	x10, [x29, #-32]
  404fa0:	ldr	x1, [x9]
  404fa4:	cbz	x1, 40501c <ferror@plt+0x2fcc>
  404fa8:	tbnz	w8, #31, 404fb4 <ferror@plt+0x2f64>
  404fac:	mov	w23, w8
  404fb0:	b	404fcc <ferror@plt+0x2f7c>
  404fb4:	add	w23, w8, #0x8
  404fb8:	cmn	w8, #0x8
  404fbc:	stur	w23, [x29, #-8]
  404fc0:	b.gt	404fcc <ferror@plt+0x2f7c>
  404fc4:	add	x8, x22, w8, sxtw
  404fc8:	b	404fd8 <ferror@plt+0x2f88>
  404fcc:	ldur	x8, [x29, #-32]
  404fd0:	add	x9, x8, #0x8
  404fd4:	stur	x9, [x29, #-32]
  404fd8:	ldr	x21, [x8]
  404fdc:	cbz	x21, 40501c <ferror@plt+0x2fcc>
  404fe0:	mov	x0, x19
  404fe4:	bl	401e30 <strcmp@plt>
  404fe8:	cbz	w0, 405000 <ferror@plt+0x2fb0>
  404fec:	mov	x0, x19
  404ff0:	mov	x1, x21
  404ff4:	bl	401e30 <strcmp@plt>
  404ff8:	cbnz	w0, 404f70 <ferror@plt+0x2f20>
  404ffc:	b	405004 <ferror@plt+0x2fb4>
  405000:	mov	w0, #0x1                   	// #1
  405004:	ldp	x20, x19, [sp, #256]
  405008:	ldp	x22, x21, [sp, #240]
  40500c:	ldp	x28, x23, [sp, #224]
  405010:	ldp	x29, x30, [sp, #208]
  405014:	add	sp, sp, #0x110
  405018:	ret
  40501c:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  405020:	ldr	w0, [x8, #692]
  405024:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405028:	add	x1, x1, #0x9e0
  40502c:	mov	x2, x20
  405030:	mov	x3, x19
  405034:	bl	401f90 <errx@plt>
  405038:	cbz	x1, 40505c <ferror@plt+0x300c>
  40503c:	sxtb	w8, w2
  405040:	ldrsb	w9, [x0]
  405044:	cbz	w9, 40505c <ferror@plt+0x300c>
  405048:	cmp	w8, w9
  40504c:	b.eq	405060 <ferror@plt+0x3010>  // b.none
  405050:	sub	x1, x1, #0x1
  405054:	add	x0, x0, #0x1
  405058:	cbnz	x1, 405040 <ferror@plt+0x2ff0>
  40505c:	mov	x0, xzr
  405060:	ret
  405064:	stp	x29, x30, [sp, #-32]!
  405068:	stp	x20, x19, [sp, #16]
  40506c:	mov	x29, sp
  405070:	mov	x20, x1
  405074:	mov	x19, x0
  405078:	bl	4051d4 <ferror@plt+0x3184>
  40507c:	cmp	x0, w0, sxtw
  405080:	b.ne	405098 <ferror@plt+0x3048>  // b.any
  405084:	cmp	w0, w0, sxth
  405088:	b.ne	405098 <ferror@plt+0x3048>  // b.any
  40508c:	ldp	x20, x19, [sp, #16]
  405090:	ldp	x29, x30, [sp], #32
  405094:	ret
  405098:	bl	401fe0 <__errno_location@plt>
  40509c:	mov	w8, #0x22                  	// #34
  4050a0:	str	w8, [x0]
  4050a4:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4050a8:	ldr	w0, [x8, #692]
  4050ac:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4050b0:	add	x1, x1, #0x9e0
  4050b4:	mov	x2, x20
  4050b8:	mov	x3, x19
  4050bc:	bl	402030 <err@plt>
  4050c0:	stp	x29, x30, [sp, #-32]!
  4050c4:	stp	x20, x19, [sp, #16]
  4050c8:	mov	x29, sp
  4050cc:	mov	x20, x1
  4050d0:	mov	x19, x0
  4050d4:	bl	4051d4 <ferror@plt+0x3184>
  4050d8:	cmp	x0, w0, sxtw
  4050dc:	b.ne	4050ec <ferror@plt+0x309c>  // b.any
  4050e0:	ldp	x20, x19, [sp, #16]
  4050e4:	ldp	x29, x30, [sp], #32
  4050e8:	ret
  4050ec:	bl	401fe0 <__errno_location@plt>
  4050f0:	mov	w8, #0x22                  	// #34
  4050f4:	str	w8, [x0]
  4050f8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4050fc:	ldr	w0, [x8, #692]
  405100:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405104:	add	x1, x1, #0x9e0
  405108:	mov	x2, x20
  40510c:	mov	x3, x19
  405110:	bl	402030 <err@plt>
  405114:	stp	x29, x30, [sp, #-32]!
  405118:	mov	w2, #0xa                   	// #10
  40511c:	stp	x20, x19, [sp, #16]
  405120:	mov	x29, sp
  405124:	mov	x20, x1
  405128:	mov	x19, x0
  40512c:	bl	405344 <ferror@plt+0x32f4>
  405130:	lsr	x8, x0, #32
  405134:	cbnz	x8, 40514c <ferror@plt+0x30fc>
  405138:	cmp	w0, #0x10, lsl #12
  40513c:	b.cs	40514c <ferror@plt+0x30fc>  // b.hs, b.nlast
  405140:	ldp	x20, x19, [sp, #16]
  405144:	ldp	x29, x30, [sp], #32
  405148:	ret
  40514c:	bl	401fe0 <__errno_location@plt>
  405150:	mov	w8, #0x22                  	// #34
  405154:	str	w8, [x0]
  405158:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40515c:	ldr	w0, [x8, #692]
  405160:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405164:	add	x1, x1, #0x9e0
  405168:	mov	x2, x20
  40516c:	mov	x3, x19
  405170:	bl	402030 <err@plt>
  405174:	stp	x29, x30, [sp, #-32]!
  405178:	mov	w2, #0x10                  	// #16
  40517c:	stp	x20, x19, [sp, #16]
  405180:	mov	x29, sp
  405184:	mov	x20, x1
  405188:	mov	x19, x0
  40518c:	bl	405344 <ferror@plt+0x32f4>
  405190:	lsr	x8, x0, #32
  405194:	cbnz	x8, 4051ac <ferror@plt+0x315c>
  405198:	cmp	w0, #0x10, lsl #12
  40519c:	b.cs	4051ac <ferror@plt+0x315c>  // b.hs, b.nlast
  4051a0:	ldp	x20, x19, [sp, #16]
  4051a4:	ldp	x29, x30, [sp], #32
  4051a8:	ret
  4051ac:	bl	401fe0 <__errno_location@plt>
  4051b0:	mov	w8, #0x22                  	// #34
  4051b4:	str	w8, [x0]
  4051b8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4051bc:	ldr	w0, [x8, #692]
  4051c0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4051c4:	add	x1, x1, #0x9e0
  4051c8:	mov	x2, x20
  4051cc:	mov	x3, x19
  4051d0:	bl	402030 <err@plt>
  4051d4:	stp	x29, x30, [sp, #-48]!
  4051d8:	mov	x29, sp
  4051dc:	str	x21, [sp, #16]
  4051e0:	stp	x20, x19, [sp, #32]
  4051e4:	mov	x20, x1
  4051e8:	mov	x19, x0
  4051ec:	str	xzr, [x29, #24]
  4051f0:	bl	401fe0 <__errno_location@plt>
  4051f4:	str	wzr, [x0]
  4051f8:	cbz	x19, 40524c <ferror@plt+0x31fc>
  4051fc:	ldrb	w8, [x19]
  405200:	cbz	w8, 40524c <ferror@plt+0x31fc>
  405204:	mov	x21, x0
  405208:	add	x1, x29, #0x18
  40520c:	mov	w2, #0xa                   	// #10
  405210:	mov	x0, x19
  405214:	mov	w3, wzr
  405218:	bl	401cb0 <__strtol_internal@plt>
  40521c:	ldr	w8, [x21]
  405220:	cbnz	w8, 405268 <ferror@plt+0x3218>
  405224:	ldr	x8, [x29, #24]
  405228:	cmp	x8, x19
  40522c:	b.eq	40524c <ferror@plt+0x31fc>  // b.none
  405230:	cbz	x8, 40523c <ferror@plt+0x31ec>
  405234:	ldrb	w8, [x8]
  405238:	cbnz	w8, 40524c <ferror@plt+0x31fc>
  40523c:	ldp	x20, x19, [sp, #32]
  405240:	ldr	x21, [sp, #16]
  405244:	ldp	x29, x30, [sp], #48
  405248:	ret
  40524c:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  405250:	ldr	w0, [x8, #692]
  405254:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405258:	add	x1, x1, #0x9e0
  40525c:	mov	x2, x20
  405260:	mov	x3, x19
  405264:	bl	401f90 <errx@plt>
  405268:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  40526c:	ldr	w0, [x9, #692]
  405270:	cmp	w8, #0x22
  405274:	b.ne	405254 <ferror@plt+0x3204>  // b.any
  405278:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40527c:	add	x1, x1, #0x9e0
  405280:	mov	x2, x20
  405284:	mov	x3, x19
  405288:	bl	402030 <err@plt>
  40528c:	stp	x29, x30, [sp, #-32]!
  405290:	mov	w2, #0xa                   	// #10
  405294:	stp	x20, x19, [sp, #16]
  405298:	mov	x29, sp
  40529c:	mov	x20, x1
  4052a0:	mov	x19, x0
  4052a4:	bl	405344 <ferror@plt+0x32f4>
  4052a8:	lsr	x8, x0, #32
  4052ac:	cbnz	x8, 4052bc <ferror@plt+0x326c>
  4052b0:	ldp	x20, x19, [sp, #16]
  4052b4:	ldp	x29, x30, [sp], #32
  4052b8:	ret
  4052bc:	bl	401fe0 <__errno_location@plt>
  4052c0:	mov	w8, #0x22                  	// #34
  4052c4:	str	w8, [x0]
  4052c8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4052cc:	ldr	w0, [x8, #692]
  4052d0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4052d4:	add	x1, x1, #0x9e0
  4052d8:	mov	x2, x20
  4052dc:	mov	x3, x19
  4052e0:	bl	402030 <err@plt>
  4052e4:	stp	x29, x30, [sp, #-32]!
  4052e8:	mov	w2, #0x10                  	// #16
  4052ec:	stp	x20, x19, [sp, #16]
  4052f0:	mov	x29, sp
  4052f4:	mov	x20, x1
  4052f8:	mov	x19, x0
  4052fc:	bl	405344 <ferror@plt+0x32f4>
  405300:	lsr	x8, x0, #32
  405304:	cbnz	x8, 405314 <ferror@plt+0x32c4>
  405308:	ldp	x20, x19, [sp, #16]
  40530c:	ldp	x29, x30, [sp], #32
  405310:	ret
  405314:	bl	401fe0 <__errno_location@plt>
  405318:	mov	w8, #0x22                  	// #34
  40531c:	str	w8, [x0]
  405320:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  405324:	ldr	w0, [x8, #692]
  405328:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40532c:	add	x1, x1, #0x9e0
  405330:	mov	x2, x20
  405334:	mov	x3, x19
  405338:	bl	402030 <err@plt>
  40533c:	mov	w2, #0xa                   	// #10
  405340:	b	405344 <ferror@plt+0x32f4>
  405344:	sub	sp, sp, #0x40
  405348:	stp	x29, x30, [sp, #16]
  40534c:	stp	x22, x21, [sp, #32]
  405350:	stp	x20, x19, [sp, #48]
  405354:	add	x29, sp, #0x10
  405358:	mov	w21, w2
  40535c:	mov	x20, x1
  405360:	mov	x19, x0
  405364:	str	xzr, [sp, #8]
  405368:	bl	401fe0 <__errno_location@plt>
  40536c:	str	wzr, [x0]
  405370:	cbz	x19, 4053c8 <ferror@plt+0x3378>
  405374:	ldrb	w8, [x19]
  405378:	cbz	w8, 4053c8 <ferror@plt+0x3378>
  40537c:	mov	x22, x0
  405380:	add	x1, sp, #0x8
  405384:	mov	x0, x19
  405388:	mov	w2, w21
  40538c:	mov	w3, wzr
  405390:	bl	401d20 <__strtoul_internal@plt>
  405394:	ldr	w8, [x22]
  405398:	cbnz	w8, 4053e4 <ferror@plt+0x3394>
  40539c:	ldr	x8, [sp, #8]
  4053a0:	cmp	x8, x19
  4053a4:	b.eq	4053c8 <ferror@plt+0x3378>  // b.none
  4053a8:	cbz	x8, 4053b4 <ferror@plt+0x3364>
  4053ac:	ldrb	w8, [x8]
  4053b0:	cbnz	w8, 4053c8 <ferror@plt+0x3378>
  4053b4:	ldp	x20, x19, [sp, #48]
  4053b8:	ldp	x22, x21, [sp, #32]
  4053bc:	ldp	x29, x30, [sp, #16]
  4053c0:	add	sp, sp, #0x40
  4053c4:	ret
  4053c8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4053cc:	ldr	w0, [x8, #692]
  4053d0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4053d4:	add	x1, x1, #0x9e0
  4053d8:	mov	x2, x20
  4053dc:	mov	x3, x19
  4053e0:	bl	401f90 <errx@plt>
  4053e4:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  4053e8:	ldr	w0, [x9, #692]
  4053ec:	cmp	w8, #0x22
  4053f0:	b.ne	4053d0 <ferror@plt+0x3380>  // b.any
  4053f4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4053f8:	add	x1, x1, #0x9e0
  4053fc:	mov	x2, x20
  405400:	mov	x3, x19
  405404:	bl	402030 <err@plt>
  405408:	mov	w2, #0x10                  	// #16
  40540c:	b	405344 <ferror@plt+0x32f4>
  405410:	stp	x29, x30, [sp, #-48]!
  405414:	mov	x29, sp
  405418:	str	x21, [sp, #16]
  40541c:	stp	x20, x19, [sp, #32]
  405420:	mov	x20, x1
  405424:	mov	x19, x0
  405428:	str	xzr, [x29, #24]
  40542c:	bl	401fe0 <__errno_location@plt>
  405430:	str	wzr, [x0]
  405434:	cbz	x19, 405480 <ferror@plt+0x3430>
  405438:	ldrb	w8, [x19]
  40543c:	cbz	w8, 405480 <ferror@plt+0x3430>
  405440:	mov	x21, x0
  405444:	add	x1, x29, #0x18
  405448:	mov	x0, x19
  40544c:	bl	401bb0 <strtod@plt>
  405450:	ldr	w8, [x21]
  405454:	cbnz	w8, 40549c <ferror@plt+0x344c>
  405458:	ldr	x8, [x29, #24]
  40545c:	cmp	x8, x19
  405460:	b.eq	405480 <ferror@plt+0x3430>  // b.none
  405464:	cbz	x8, 405470 <ferror@plt+0x3420>
  405468:	ldrb	w8, [x8]
  40546c:	cbnz	w8, 405480 <ferror@plt+0x3430>
  405470:	ldp	x20, x19, [sp, #32]
  405474:	ldr	x21, [sp, #16]
  405478:	ldp	x29, x30, [sp], #48
  40547c:	ret
  405480:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  405484:	ldr	w0, [x8, #692]
  405488:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40548c:	add	x1, x1, #0x9e0
  405490:	mov	x2, x20
  405494:	mov	x3, x19
  405498:	bl	401f90 <errx@plt>
  40549c:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  4054a0:	ldr	w0, [x9, #692]
  4054a4:	cmp	w8, #0x22
  4054a8:	b.ne	405488 <ferror@plt+0x3438>  // b.any
  4054ac:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4054b0:	add	x1, x1, #0x9e0
  4054b4:	mov	x2, x20
  4054b8:	mov	x3, x19
  4054bc:	bl	402030 <err@plt>
  4054c0:	stp	x29, x30, [sp, #-48]!
  4054c4:	mov	x29, sp
  4054c8:	str	x21, [sp, #16]
  4054cc:	stp	x20, x19, [sp, #32]
  4054d0:	mov	x20, x1
  4054d4:	mov	x19, x0
  4054d8:	str	xzr, [x29, #24]
  4054dc:	bl	401fe0 <__errno_location@plt>
  4054e0:	str	wzr, [x0]
  4054e4:	cbz	x19, 405534 <ferror@plt+0x34e4>
  4054e8:	ldrb	w8, [x19]
  4054ec:	cbz	w8, 405534 <ferror@plt+0x34e4>
  4054f0:	mov	x21, x0
  4054f4:	add	x1, x29, #0x18
  4054f8:	mov	w2, #0xa                   	// #10
  4054fc:	mov	x0, x19
  405500:	bl	401e60 <strtol@plt>
  405504:	ldr	w8, [x21]
  405508:	cbnz	w8, 405550 <ferror@plt+0x3500>
  40550c:	ldr	x8, [x29, #24]
  405510:	cmp	x8, x19
  405514:	b.eq	405534 <ferror@plt+0x34e4>  // b.none
  405518:	cbz	x8, 405524 <ferror@plt+0x34d4>
  40551c:	ldrb	w8, [x8]
  405520:	cbnz	w8, 405534 <ferror@plt+0x34e4>
  405524:	ldp	x20, x19, [sp, #32]
  405528:	ldr	x21, [sp, #16]
  40552c:	ldp	x29, x30, [sp], #48
  405530:	ret
  405534:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  405538:	ldr	w0, [x8, #692]
  40553c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405540:	add	x1, x1, #0x9e0
  405544:	mov	x2, x20
  405548:	mov	x3, x19
  40554c:	bl	401f90 <errx@plt>
  405550:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  405554:	ldr	w0, [x9, #692]
  405558:	cmp	w8, #0x22
  40555c:	b.ne	40553c <ferror@plt+0x34ec>  // b.any
  405560:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405564:	add	x1, x1, #0x9e0
  405568:	mov	x2, x20
  40556c:	mov	x3, x19
  405570:	bl	402030 <err@plt>
  405574:	stp	x29, x30, [sp, #-48]!
  405578:	mov	x29, sp
  40557c:	str	x21, [sp, #16]
  405580:	stp	x20, x19, [sp, #32]
  405584:	mov	x20, x1
  405588:	mov	x19, x0
  40558c:	str	xzr, [x29, #24]
  405590:	bl	401fe0 <__errno_location@plt>
  405594:	str	wzr, [x0]
  405598:	cbz	x19, 4055e8 <ferror@plt+0x3598>
  40559c:	ldrb	w8, [x19]
  4055a0:	cbz	w8, 4055e8 <ferror@plt+0x3598>
  4055a4:	mov	x21, x0
  4055a8:	add	x1, x29, #0x18
  4055ac:	mov	w2, #0xa                   	// #10
  4055b0:	mov	x0, x19
  4055b4:	bl	401b40 <strtoul@plt>
  4055b8:	ldr	w8, [x21]
  4055bc:	cbnz	w8, 405604 <ferror@plt+0x35b4>
  4055c0:	ldr	x8, [x29, #24]
  4055c4:	cmp	x8, x19
  4055c8:	b.eq	4055e8 <ferror@plt+0x3598>  // b.none
  4055cc:	cbz	x8, 4055d8 <ferror@plt+0x3588>
  4055d0:	ldrb	w8, [x8]
  4055d4:	cbnz	w8, 4055e8 <ferror@plt+0x3598>
  4055d8:	ldp	x20, x19, [sp, #32]
  4055dc:	ldr	x21, [sp, #16]
  4055e0:	ldp	x29, x30, [sp], #48
  4055e4:	ret
  4055e8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4055ec:	ldr	w0, [x8, #692]
  4055f0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4055f4:	add	x1, x1, #0x9e0
  4055f8:	mov	x2, x20
  4055fc:	mov	x3, x19
  405600:	bl	401f90 <errx@plt>
  405604:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  405608:	ldr	w0, [x9, #692]
  40560c:	cmp	w8, #0x22
  405610:	b.ne	4055f0 <ferror@plt+0x35a0>  // b.any
  405614:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405618:	add	x1, x1, #0x9e0
  40561c:	mov	x2, x20
  405620:	mov	x3, x19
  405624:	bl	402030 <err@plt>
  405628:	sub	sp, sp, #0x30
  40562c:	stp	x20, x19, [sp, #32]
  405630:	mov	x20, x1
  405634:	add	x1, sp, #0x8
  405638:	mov	x2, xzr
  40563c:	stp	x29, x30, [sp, #16]
  405640:	add	x29, sp, #0x10
  405644:	mov	x19, x0
  405648:	bl	4049a4 <ferror@plt+0x2954>
  40564c:	cbnz	w0, 405664 <ferror@plt+0x3614>
  405650:	ldr	x0, [sp, #8]
  405654:	ldp	x20, x19, [sp, #32]
  405658:	ldp	x29, x30, [sp, #16]
  40565c:	add	sp, sp, #0x30
  405660:	ret
  405664:	bl	401fe0 <__errno_location@plt>
  405668:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  40566c:	ldr	w8, [x0]
  405670:	ldr	w0, [x9, #692]
  405674:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  405678:	add	x1, x1, #0x9e0
  40567c:	mov	x2, x20
  405680:	mov	x3, x19
  405684:	cbnz	w8, 40568c <ferror@plt+0x363c>
  405688:	bl	401f90 <errx@plt>
  40568c:	bl	402030 <err@plt>
  405690:	stp	x29, x30, [sp, #-32]!
  405694:	str	x19, [sp, #16]
  405698:	mov	x19, x1
  40569c:	mov	x1, x2
  4056a0:	mov	x29, sp
  4056a4:	bl	405410 <ferror@plt+0x33c0>
  4056a8:	fcvtzs	x8, d0
  4056ac:	mov	x9, #0x848000000000        	// #145685290680320
  4056b0:	movk	x9, #0x412e, lsl #48
  4056b4:	scvtf	d1, x8
  4056b8:	fmov	d2, x9
  4056bc:	fsub	d0, d0, d1
  4056c0:	fmul	d0, d0, d2
  4056c4:	fcvtzs	x9, d0
  4056c8:	stp	x8, x9, [x19]
  4056cc:	ldr	x19, [sp, #16]
  4056d0:	ldp	x29, x30, [sp], #32
  4056d4:	ret
  4056d8:	and	w8, w0, #0xf000
  4056dc:	sub	w8, w8, #0x1, lsl #12
  4056e0:	lsr	w9, w8, #12
  4056e4:	cmp	w9, #0xb
  4056e8:	mov	w8, wzr
  4056ec:	b.hi	405740 <ferror@plt+0x36f0>  // b.pmore
  4056f0:	adrp	x10, 408000 <ferror@plt+0x5fb0>
  4056f4:	add	x10, x10, #0x9c2
  4056f8:	adr	x11, 40570c <ferror@plt+0x36bc>
  4056fc:	ldrb	w12, [x10, x9]
  405700:	add	x11, x11, x12, lsl #2
  405704:	mov	w9, #0x64                  	// #100
  405708:	br	x11
  40570c:	mov	w9, #0x70                  	// #112
  405710:	b	405738 <ferror@plt+0x36e8>
  405714:	mov	w9, #0x63                  	// #99
  405718:	b	405738 <ferror@plt+0x36e8>
  40571c:	mov	w9, #0x62                  	// #98
  405720:	b	405738 <ferror@plt+0x36e8>
  405724:	mov	w9, #0x6c                  	// #108
  405728:	b	405738 <ferror@plt+0x36e8>
  40572c:	mov	w9, #0x73                  	// #115
  405730:	b	405738 <ferror@plt+0x36e8>
  405734:	mov	w9, #0x2d                  	// #45
  405738:	mov	w8, #0x1                   	// #1
  40573c:	strb	w9, [x1]
  405740:	tst	w0, #0x100
  405744:	mov	w9, #0x72                  	// #114
  405748:	mov	w10, #0x2d                  	// #45
  40574c:	add	x11, x1, x8
  405750:	mov	w12, #0x77                  	// #119
  405754:	csel	w17, w10, w9, eq  // eq = none
  405758:	tst	w0, #0x80
  40575c:	mov	w14, #0x53                  	// #83
  405760:	mov	w15, #0x73                  	// #115
  405764:	mov	w16, #0x78                  	// #120
  405768:	strb	w17, [x11]
  40576c:	csel	w17, w10, w12, eq  // eq = none
  405770:	tst	w0, #0x40
  405774:	orr	x13, x8, #0x2
  405778:	strb	w17, [x11, #1]
  40577c:	csel	w11, w15, w14, ne  // ne = any
  405780:	csel	w17, w16, w10, ne  // ne = any
  405784:	tst	w0, #0x800
  405788:	csel	w11, w17, w11, eq  // eq = none
  40578c:	add	x13, x13, x1
  405790:	tst	w0, #0x20
  405794:	strb	w11, [x13]
  405798:	csel	w11, w10, w9, eq  // eq = none
  40579c:	tst	w0, #0x10
  4057a0:	strb	w11, [x13, #1]
  4057a4:	csel	w11, w10, w12, eq  // eq = none
  4057a8:	tst	w0, #0x8
  4057ac:	csel	w14, w15, w14, ne  // ne = any
  4057b0:	csel	w15, w16, w10, ne  // ne = any
  4057b4:	tst	w0, #0x400
  4057b8:	orr	x8, x8, #0x6
  4057bc:	csel	w14, w15, w14, eq  // eq = none
  4057c0:	tst	w0, #0x4
  4057c4:	add	x8, x8, x1
  4057c8:	csel	w9, w10, w9, eq  // eq = none
  4057cc:	tst	w0, #0x2
  4057d0:	mov	w17, #0x54                  	// #84
  4057d4:	strb	w11, [x13, #2]
  4057d8:	mov	w11, #0x74                  	// #116
  4057dc:	strb	w14, [x13, #3]
  4057e0:	strb	w9, [x8]
  4057e4:	csel	w9, w10, w12, eq  // eq = none
  4057e8:	tst	w0, #0x1
  4057ec:	strb	w9, [x8, #1]
  4057f0:	csel	w9, w11, w17, ne  // ne = any
  4057f4:	csel	w10, w16, w10, ne  // ne = any
  4057f8:	tst	w0, #0x200
  4057fc:	csel	w9, w10, w9, eq  // eq = none
  405800:	mov	x0, x1
  405804:	strb	w9, [x8, #2]
  405808:	strb	wzr, [x8, #3]
  40580c:	ret
  405810:	sub	sp, sp, #0x50
  405814:	add	x8, sp, #0x8
  405818:	stp	x29, x30, [sp, #48]
  40581c:	stp	x20, x19, [sp, #64]
  405820:	add	x29, sp, #0x30
  405824:	tbz	w0, #1, 405834 <ferror@plt+0x37e4>
  405828:	orr	x8, x8, #0x1
  40582c:	mov	w9, #0x20                  	// #32
  405830:	strb	w9, [sp, #8]
  405834:	cmp	x1, #0x400
  405838:	b.cs	40584c <ferror@plt+0x37fc>  // b.hs, b.nlast
  40583c:	mov	w9, #0x42                  	// #66
  405840:	mov	w19, w1
  405844:	strh	w9, [x8]
  405848:	b	4059ac <ferror@plt+0x395c>
  40584c:	cmp	x1, #0x100, lsl #12
  405850:	b.cs	40585c <ferror@plt+0x380c>  // b.hs, b.nlast
  405854:	mov	w9, #0xa                   	// #10
  405858:	b	4058a0 <ferror@plt+0x3850>
  40585c:	lsr	x9, x1, #30
  405860:	cbnz	x9, 40586c <ferror@plt+0x381c>
  405864:	mov	w9, #0x14                  	// #20
  405868:	b	4058a0 <ferror@plt+0x3850>
  40586c:	lsr	x9, x1, #40
  405870:	cbnz	x9, 40587c <ferror@plt+0x382c>
  405874:	mov	w9, #0x1e                  	// #30
  405878:	b	4058a0 <ferror@plt+0x3850>
  40587c:	lsr	x9, x1, #50
  405880:	cbnz	x9, 40588c <ferror@plt+0x383c>
  405884:	mov	w9, #0x28                  	// #40
  405888:	b	4058a0 <ferror@plt+0x3850>
  40588c:	lsr	x9, x1, #60
  405890:	mov	w10, #0x3c                  	// #60
  405894:	cmp	x9, #0x0
  405898:	mov	w9, #0x32                  	// #50
  40589c:	csel	w9, w9, w10, eq  // eq = none
  4058a0:	mov	w10, #0xcccd                	// #52429
  4058a4:	movk	w10, #0xcccc, lsl #16
  4058a8:	adrp	x11, 408000 <ferror@plt+0x5fb0>
  4058ac:	umull	x10, w9, w10
  4058b0:	add	x11, x11, #0x9e9
  4058b4:	lsr	x10, x10, #35
  4058b8:	ldrb	w12, [x11, x10]
  4058bc:	mov	x10, #0xffffffffffffffff    	// #-1
  4058c0:	lsl	x10, x10, x9
  4058c4:	mov	x11, x8
  4058c8:	lsr	x19, x1, x9
  4058cc:	bic	x10, x1, x10
  4058d0:	strb	w12, [x11], #1
  4058d4:	tbz	w0, #0, 4058ec <ferror@plt+0x389c>
  4058d8:	cmp	w9, #0xa
  4058dc:	b.cc	4058ec <ferror@plt+0x389c>  // b.lo, b.ul, b.last
  4058e0:	mov	w11, #0x4269                	// #17001
  4058e4:	sturh	w11, [x8, #1]
  4058e8:	add	x11, x8, #0x3
  4058ec:	strb	wzr, [x11]
  4058f0:	cbz	x10, 4059ac <ferror@plt+0x395c>
  4058f4:	sub	w8, w9, #0xa
  4058f8:	lsr	x8, x10, x8
  4058fc:	tbnz	w0, #2, 405914 <ferror@plt+0x38c4>
  405900:	sub	x9, x8, #0x3b6
  405904:	cmp	x9, #0x64
  405908:	b.cs	405988 <ferror@plt+0x3938>  // b.hs, b.nlast
  40590c:	add	w19, w19, #0x1
  405910:	b	4059ac <ferror@plt+0x395c>
  405914:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405918:	add	x8, x8, #0x5
  40591c:	movk	x9, #0xcccd
  405920:	umulh	x10, x8, x9
  405924:	lsr	x20, x10, #3
  405928:	mul	x9, x20, x9
  40592c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405930:	ror	x9, x9, #1
  405934:	movk	x10, #0x1999, lsl #48
  405938:	cmp	x9, x10
  40593c:	b.ls	40598c <ferror@plt+0x393c>  // b.plast
  405940:	cbz	x20, 4059ac <ferror@plt+0x395c>
  405944:	bl	401c50 <localeconv@plt>
  405948:	cbz	x0, 40595c <ferror@plt+0x390c>
  40594c:	ldr	x4, [x0]
  405950:	cbz	x4, 40595c <ferror@plt+0x390c>
  405954:	ldrb	w8, [x4]
  405958:	cbnz	w8, 405964 <ferror@plt+0x3914>
  40595c:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  405960:	add	x4, x4, #0x9f1
  405964:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  405968:	add	x2, x2, #0x9f3
  40596c:	add	x0, sp, #0x10
  405970:	add	x6, sp, #0x8
  405974:	mov	w1, #0x20                  	// #32
  405978:	mov	w3, w19
  40597c:	mov	x5, x20
  405980:	bl	401c40 <snprintf@plt>
  405984:	b	4059c8 <ferror@plt+0x3978>
  405988:	add	x8, x8, #0x32
  40598c:	mov	x9, #0xf5c3                	// #62915
  405990:	movk	x9, #0x5c28, lsl #16
  405994:	movk	x9, #0xc28f, lsl #32
  405998:	lsr	x8, x8, #2
  40599c:	movk	x9, #0x28f5, lsl #48
  4059a0:	umulh	x8, x8, x9
  4059a4:	lsr	x20, x8, #2
  4059a8:	cbnz	x20, 405944 <ferror@plt+0x38f4>
  4059ac:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  4059b0:	add	x2, x2, #0x9fd
  4059b4:	add	x0, sp, #0x10
  4059b8:	add	x4, sp, #0x8
  4059bc:	mov	w1, #0x20                  	// #32
  4059c0:	mov	w3, w19
  4059c4:	bl	401c40 <snprintf@plt>
  4059c8:	add	x0, sp, #0x10
  4059cc:	bl	401d80 <strdup@plt>
  4059d0:	ldp	x20, x19, [sp, #64]
  4059d4:	ldp	x29, x30, [sp, #48]
  4059d8:	add	sp, sp, #0x50
  4059dc:	ret
  4059e0:	stp	x29, x30, [sp, #-64]!
  4059e4:	stp	x24, x23, [sp, #16]
  4059e8:	stp	x22, x21, [sp, #32]
  4059ec:	stp	x20, x19, [sp, #48]
  4059f0:	mov	x29, sp
  4059f4:	cbz	x0, 405ab0 <ferror@plt+0x3a60>
  4059f8:	mov	x19, x3
  4059fc:	mov	x9, x0
  405a00:	mov	w0, #0xffffffff            	// #-1
  405a04:	cbz	x3, 405ab4 <ferror@plt+0x3a64>
  405a08:	mov	x20, x2
  405a0c:	cbz	x2, 405ab4 <ferror@plt+0x3a64>
  405a10:	mov	x21, x1
  405a14:	cbz	x1, 405ab4 <ferror@plt+0x3a64>
  405a18:	ldrb	w10, [x9]
  405a1c:	cbz	w10, 405ab4 <ferror@plt+0x3a64>
  405a20:	mov	x23, xzr
  405a24:	mov	x8, xzr
  405a28:	add	x22, x9, #0x1
  405a2c:	b	405a40 <ferror@plt+0x39f0>
  405a30:	mov	x0, x23
  405a34:	add	x22, x22, #0x1
  405a38:	mov	x23, x0
  405a3c:	cbz	w10, 405ab4 <ferror@plt+0x3a64>
  405a40:	cmp	x23, x20
  405a44:	b.cs	405ac8 <ferror@plt+0x3a78>  // b.hs, b.nlast
  405a48:	and	w11, w10, #0xff
  405a4c:	ldrb	w10, [x22]
  405a50:	sub	x9, x22, #0x1
  405a54:	cmp	x8, #0x0
  405a58:	csel	x8, x9, x8, eq  // eq = none
  405a5c:	cmp	w11, #0x2c
  405a60:	csel	x9, x9, xzr, eq  // eq = none
  405a64:	cmp	w10, #0x0
  405a68:	csel	x24, x22, x9, eq  // eq = none
  405a6c:	cbz	x8, 405a30 <ferror@plt+0x39e0>
  405a70:	cbz	x24, 405a30 <ferror@plt+0x39e0>
  405a74:	subs	x1, x24, x8
  405a78:	b.ls	405ab0 <ferror@plt+0x3a60>  // b.plast
  405a7c:	mov	x0, x8
  405a80:	blr	x19
  405a84:	cmn	w0, #0x1
  405a88:	b.eq	405ab0 <ferror@plt+0x3a60>  // b.none
  405a8c:	str	w0, [x21, x23, lsl #2]
  405a90:	ldrb	w8, [x24]
  405a94:	add	x0, x23, #0x1
  405a98:	cbz	w8, 405ab4 <ferror@plt+0x3a64>
  405a9c:	ldrb	w10, [x22], #1
  405aa0:	mov	x8, xzr
  405aa4:	mov	x23, x0
  405aa8:	cbnz	w10, 405a40 <ferror@plt+0x39f0>
  405aac:	b	405ab4 <ferror@plt+0x3a64>
  405ab0:	mov	w0, #0xffffffff            	// #-1
  405ab4:	ldp	x20, x19, [sp, #48]
  405ab8:	ldp	x22, x21, [sp, #32]
  405abc:	ldp	x24, x23, [sp, #16]
  405ac0:	ldp	x29, x30, [sp], #64
  405ac4:	ret
  405ac8:	mov	w0, #0xfffffffe            	// #-2
  405acc:	b	405ab4 <ferror@plt+0x3a64>
  405ad0:	stp	x29, x30, [sp, #-80]!
  405ad4:	str	x25, [sp, #16]
  405ad8:	stp	x24, x23, [sp, #32]
  405adc:	stp	x22, x21, [sp, #48]
  405ae0:	stp	x20, x19, [sp, #64]
  405ae4:	mov	x29, sp
  405ae8:	cbz	x0, 405b10 <ferror@plt+0x3ac0>
  405aec:	mov	x19, x3
  405af0:	mov	x9, x0
  405af4:	mov	w0, #0xffffffff            	// #-1
  405af8:	cbz	x3, 405b14 <ferror@plt+0x3ac4>
  405afc:	ldrb	w8, [x9]
  405b00:	cbz	w8, 405b14 <ferror@plt+0x3ac4>
  405b04:	ldr	x11, [x19]
  405b08:	cmp	x11, x2
  405b0c:	b.ls	405b2c <ferror@plt+0x3adc>  // b.plast
  405b10:	mov	w0, #0xffffffff            	// #-1
  405b14:	ldp	x20, x19, [sp, #64]
  405b18:	ldp	x22, x21, [sp, #48]
  405b1c:	ldp	x24, x23, [sp, #32]
  405b20:	ldr	x25, [sp, #16]
  405b24:	ldp	x29, x30, [sp], #80
  405b28:	ret
  405b2c:	mov	x20, x4
  405b30:	cmp	w8, #0x2b
  405b34:	b.ne	405b40 <ferror@plt+0x3af0>  // b.any
  405b38:	add	x9, x9, #0x1
  405b3c:	b	405b48 <ferror@plt+0x3af8>
  405b40:	mov	x11, xzr
  405b44:	str	xzr, [x19]
  405b48:	mov	w0, #0xffffffff            	// #-1
  405b4c:	cbz	x20, 405b14 <ferror@plt+0x3ac4>
  405b50:	sub	x21, x2, x11
  405b54:	cbz	x21, 405b14 <ferror@plt+0x3ac4>
  405b58:	cbz	x1, 405b14 <ferror@plt+0x3ac4>
  405b5c:	ldrb	w10, [x9]
  405b60:	cbz	w10, 405b14 <ferror@plt+0x3ac4>
  405b64:	mov	x24, xzr
  405b68:	mov	x8, xzr
  405b6c:	add	x22, x1, x11, lsl #2
  405b70:	add	x23, x9, #0x1
  405b74:	b	405b88 <ferror@plt+0x3b38>
  405b78:	mov	x0, x24
  405b7c:	add	x23, x23, #0x1
  405b80:	mov	x24, x0
  405b84:	cbz	w10, 405bf4 <ferror@plt+0x3ba4>
  405b88:	cmp	x24, x21
  405b8c:	b.cs	405c0c <ferror@plt+0x3bbc>  // b.hs, b.nlast
  405b90:	and	w11, w10, #0xff
  405b94:	ldrb	w10, [x23]
  405b98:	sub	x9, x23, #0x1
  405b9c:	cmp	x8, #0x0
  405ba0:	csel	x8, x9, x8, eq  // eq = none
  405ba4:	cmp	w11, #0x2c
  405ba8:	csel	x9, x9, xzr, eq  // eq = none
  405bac:	cmp	w10, #0x0
  405bb0:	csel	x25, x23, x9, eq  // eq = none
  405bb4:	cbz	x8, 405b78 <ferror@plt+0x3b28>
  405bb8:	cbz	x25, 405b78 <ferror@plt+0x3b28>
  405bbc:	subs	x1, x25, x8
  405bc0:	b.ls	405b10 <ferror@plt+0x3ac0>  // b.plast
  405bc4:	mov	x0, x8
  405bc8:	blr	x20
  405bcc:	cmn	w0, #0x1
  405bd0:	b.eq	405b10 <ferror@plt+0x3ac0>  // b.none
  405bd4:	str	w0, [x22, x24, lsl #2]
  405bd8:	ldrb	w8, [x25]
  405bdc:	add	x0, x24, #0x1
  405be0:	cbz	w8, 405bf4 <ferror@plt+0x3ba4>
  405be4:	ldrb	w10, [x23], #1
  405be8:	mov	x8, xzr
  405bec:	mov	x24, x0
  405bf0:	cbnz	w10, 405b88 <ferror@plt+0x3b38>
  405bf4:	cmp	w0, #0x1
  405bf8:	b.lt	405b14 <ferror@plt+0x3ac4>  // b.tstop
  405bfc:	ldr	x8, [x19]
  405c00:	add	x8, x8, w0, uxtw
  405c04:	str	x8, [x19]
  405c08:	b	405b14 <ferror@plt+0x3ac4>
  405c0c:	mov	w0, #0xfffffffe            	// #-2
  405c10:	b	405b14 <ferror@plt+0x3ac4>
  405c14:	stp	x29, x30, [sp, #-64]!
  405c18:	mov	x8, x0
  405c1c:	mov	w0, #0xffffffea            	// #-22
  405c20:	str	x23, [sp, #16]
  405c24:	stp	x22, x21, [sp, #32]
  405c28:	stp	x20, x19, [sp, #48]
  405c2c:	mov	x29, sp
  405c30:	cbz	x1, 405cd8 <ferror@plt+0x3c88>
  405c34:	cbz	x8, 405cd8 <ferror@plt+0x3c88>
  405c38:	mov	x19, x2
  405c3c:	cbz	x2, 405cd8 <ferror@plt+0x3c88>
  405c40:	ldrb	w9, [x8]
  405c44:	cbz	w9, 405cd4 <ferror@plt+0x3c84>
  405c48:	mov	x20, x1
  405c4c:	mov	x0, xzr
  405c50:	add	x21, x8, #0x1
  405c54:	mov	w22, #0x1                   	// #1
  405c58:	b	405c64 <ferror@plt+0x3c14>
  405c5c:	add	x21, x21, #0x1
  405c60:	cbz	w9, 405cd4 <ferror@plt+0x3c84>
  405c64:	mov	x8, x21
  405c68:	ldrb	w10, [x8], #-1
  405c6c:	and	w9, w9, #0xff
  405c70:	cmp	x0, #0x0
  405c74:	csel	x0, x8, x0, eq  // eq = none
  405c78:	cmp	w9, #0x2c
  405c7c:	csel	x8, x8, xzr, eq  // eq = none
  405c80:	cmp	w10, #0x0
  405c84:	mov	w9, w10
  405c88:	csel	x23, x21, x8, eq  // eq = none
  405c8c:	cbz	x0, 405c5c <ferror@plt+0x3c0c>
  405c90:	cbz	x23, 405c5c <ferror@plt+0x3c0c>
  405c94:	subs	x1, x23, x0
  405c98:	b.ls	405cec <ferror@plt+0x3c9c>  // b.plast
  405c9c:	blr	x19
  405ca0:	tbnz	w0, #31, 405cd8 <ferror@plt+0x3c88>
  405ca4:	mov	w8, w0
  405ca8:	lsr	x8, x8, #3
  405cac:	ldrb	w9, [x20, x8]
  405cb0:	and	w10, w0, #0x7
  405cb4:	lsl	w10, w22, w10
  405cb8:	orr	w9, w9, w10
  405cbc:	strb	w9, [x20, x8]
  405cc0:	ldrb	w8, [x23]
  405cc4:	cbz	w8, 405cd4 <ferror@plt+0x3c84>
  405cc8:	ldrb	w9, [x21]
  405ccc:	mov	x0, xzr
  405cd0:	b	405c5c <ferror@plt+0x3c0c>
  405cd4:	mov	w0, wzr
  405cd8:	ldp	x20, x19, [sp, #48]
  405cdc:	ldp	x22, x21, [sp, #32]
  405ce0:	ldr	x23, [sp, #16]
  405ce4:	ldp	x29, x30, [sp], #64
  405ce8:	ret
  405cec:	mov	w0, #0xffffffff            	// #-1
  405cf0:	b	405cd8 <ferror@plt+0x3c88>
  405cf4:	stp	x29, x30, [sp, #-48]!
  405cf8:	mov	x8, x0
  405cfc:	mov	w0, #0xffffffea            	// #-22
  405d00:	stp	x22, x21, [sp, #16]
  405d04:	stp	x20, x19, [sp, #32]
  405d08:	mov	x29, sp
  405d0c:	cbz	x1, 405da0 <ferror@plt+0x3d50>
  405d10:	cbz	x8, 405da0 <ferror@plt+0x3d50>
  405d14:	mov	x19, x2
  405d18:	cbz	x2, 405da0 <ferror@plt+0x3d50>
  405d1c:	ldrb	w9, [x8]
  405d20:	cbz	w9, 405d9c <ferror@plt+0x3d4c>
  405d24:	mov	x20, x1
  405d28:	mov	x0, xzr
  405d2c:	add	x21, x8, #0x1
  405d30:	b	405d3c <ferror@plt+0x3cec>
  405d34:	add	x21, x21, #0x1
  405d38:	cbz	w9, 405d9c <ferror@plt+0x3d4c>
  405d3c:	mov	x8, x21
  405d40:	ldrb	w10, [x8], #-1
  405d44:	and	w9, w9, #0xff
  405d48:	cmp	x0, #0x0
  405d4c:	csel	x0, x8, x0, eq  // eq = none
  405d50:	cmp	w9, #0x2c
  405d54:	csel	x8, x8, xzr, eq  // eq = none
  405d58:	cmp	w10, #0x0
  405d5c:	mov	w9, w10
  405d60:	csel	x22, x21, x8, eq  // eq = none
  405d64:	cbz	x0, 405d34 <ferror@plt+0x3ce4>
  405d68:	cbz	x22, 405d34 <ferror@plt+0x3ce4>
  405d6c:	subs	x1, x22, x0
  405d70:	b.ls	405db0 <ferror@plt+0x3d60>  // b.plast
  405d74:	blr	x19
  405d78:	tbnz	x0, #63, 405da0 <ferror@plt+0x3d50>
  405d7c:	ldr	x8, [x20]
  405d80:	orr	x8, x8, x0
  405d84:	str	x8, [x20]
  405d88:	ldrb	w8, [x22]
  405d8c:	cbz	w8, 405d9c <ferror@plt+0x3d4c>
  405d90:	ldrb	w9, [x21]
  405d94:	mov	x0, xzr
  405d98:	b	405d34 <ferror@plt+0x3ce4>
  405d9c:	mov	w0, wzr
  405da0:	ldp	x20, x19, [sp, #32]
  405da4:	ldp	x22, x21, [sp, #16]
  405da8:	ldp	x29, x30, [sp], #48
  405dac:	ret
  405db0:	mov	w0, #0xffffffff            	// #-1
  405db4:	ldp	x20, x19, [sp, #32]
  405db8:	ldp	x22, x21, [sp, #16]
  405dbc:	ldp	x29, x30, [sp], #48
  405dc0:	ret
  405dc4:	stp	x29, x30, [sp, #-64]!
  405dc8:	mov	x29, sp
  405dcc:	str	x23, [sp, #16]
  405dd0:	stp	x22, x21, [sp, #32]
  405dd4:	stp	x20, x19, [sp, #48]
  405dd8:	str	xzr, [x29, #24]
  405ddc:	cbz	x0, 405eb4 <ferror@plt+0x3e64>
  405de0:	mov	w21, w3
  405de4:	mov	x19, x2
  405de8:	mov	x23, x1
  405dec:	mov	x22, x0
  405df0:	str	w3, [x1]
  405df4:	str	w3, [x2]
  405df8:	bl	401fe0 <__errno_location@plt>
  405dfc:	str	wzr, [x0]
  405e00:	ldrb	w8, [x22]
  405e04:	mov	x20, x0
  405e08:	cmp	w8, #0x3a
  405e0c:	b.ne	405e18 <ferror@plt+0x3dc8>  // b.any
  405e10:	add	x21, x22, #0x1
  405e14:	b	405e74 <ferror@plt+0x3e24>
  405e18:	add	x1, x29, #0x18
  405e1c:	mov	w2, #0xa                   	// #10
  405e20:	mov	x0, x22
  405e24:	bl	401e60 <strtol@plt>
  405e28:	str	w0, [x23]
  405e2c:	str	w0, [x19]
  405e30:	ldr	x8, [x29, #24]
  405e34:	mov	w0, #0xffffffff            	// #-1
  405e38:	cmp	x8, x22
  405e3c:	b.eq	405eb4 <ferror@plt+0x3e64>  // b.none
  405e40:	ldr	w9, [x20]
  405e44:	cbnz	w9, 405eb4 <ferror@plt+0x3e64>
  405e48:	cbz	x8, 405eb4 <ferror@plt+0x3e64>
  405e4c:	ldrb	w9, [x8]
  405e50:	cmp	w9, #0x2d
  405e54:	b.eq	405e68 <ferror@plt+0x3e18>  // b.none
  405e58:	cmp	w9, #0x3a
  405e5c:	b.ne	405eb0 <ferror@plt+0x3e60>  // b.any
  405e60:	ldrb	w9, [x8, #1]
  405e64:	cbz	w9, 405ec8 <ferror@plt+0x3e78>
  405e68:	add	x21, x8, #0x1
  405e6c:	str	xzr, [x29, #24]
  405e70:	str	wzr, [x20]
  405e74:	add	x1, x29, #0x18
  405e78:	mov	w2, #0xa                   	// #10
  405e7c:	mov	x0, x21
  405e80:	bl	401e60 <strtol@plt>
  405e84:	str	w0, [x19]
  405e88:	ldr	w8, [x20]
  405e8c:	mov	w0, #0xffffffff            	// #-1
  405e90:	cbnz	w8, 405eb4 <ferror@plt+0x3e64>
  405e94:	ldr	x8, [x29, #24]
  405e98:	cbz	x8, 405eb4 <ferror@plt+0x3e64>
  405e9c:	cmp	x8, x21
  405ea0:	mov	w0, #0xffffffff            	// #-1
  405ea4:	b.eq	405eb4 <ferror@plt+0x3e64>  // b.none
  405ea8:	ldrb	w8, [x8]
  405eac:	cbnz	w8, 405eb4 <ferror@plt+0x3e64>
  405eb0:	mov	w0, wzr
  405eb4:	ldp	x20, x19, [sp, #48]
  405eb8:	ldp	x22, x21, [sp, #32]
  405ebc:	ldr	x23, [sp, #16]
  405ec0:	ldp	x29, x30, [sp], #64
  405ec4:	ret
  405ec8:	str	w21, [x19]
  405ecc:	b	405eb0 <ferror@plt+0x3e60>
  405ed0:	stp	x29, x30, [sp, #-48]!
  405ed4:	mov	w8, wzr
  405ed8:	str	x21, [sp, #16]
  405edc:	stp	x20, x19, [sp, #32]
  405ee0:	mov	x29, sp
  405ee4:	cbz	x1, 406018 <ferror@plt+0x3fc8>
  405ee8:	cbz	x0, 406018 <ferror@plt+0x3fc8>
  405eec:	ldrb	w8, [x0]
  405ef0:	and	w8, w8, #0xff
  405ef4:	cmp	w8, #0x2f
  405ef8:	mov	x19, x0
  405efc:	b.ne	405f18 <ferror@plt+0x3ec8>  // b.any
  405f00:	mov	x0, x19
  405f04:	ldrb	w8, [x0, #1]!
  405f08:	cmp	w8, #0x2f
  405f0c:	mov	w8, #0x2f                  	// #47
  405f10:	b.eq	405ef0 <ferror@plt+0x3ea0>  // b.none
  405f14:	b	405f28 <ferror@plt+0x3ed8>
  405f18:	cbnz	w8, 405f28 <ferror@plt+0x3ed8>
  405f1c:	mov	x20, xzr
  405f20:	mov	x19, xzr
  405f24:	b	405f48 <ferror@plt+0x3ef8>
  405f28:	mov	w20, #0x1                   	// #1
  405f2c:	ldrb	w8, [x19, x20]
  405f30:	cbz	w8, 405f48 <ferror@plt+0x3ef8>
  405f34:	cmp	w8, #0x2f
  405f38:	b.eq	405f48 <ferror@plt+0x3ef8>  // b.none
  405f3c:	add	x20, x20, #0x1
  405f40:	ldrb	w8, [x19, x20]
  405f44:	cbnz	w8, 405f34 <ferror@plt+0x3ee4>
  405f48:	ldrb	w8, [x1]
  405f4c:	and	w8, w8, #0xff
  405f50:	cmp	w8, #0x2f
  405f54:	mov	x21, x1
  405f58:	b.ne	405f74 <ferror@plt+0x3f24>  // b.any
  405f5c:	mov	x1, x21
  405f60:	ldrb	w8, [x1, #1]!
  405f64:	cmp	w8, #0x2f
  405f68:	mov	w8, #0x2f                  	// #47
  405f6c:	b.eq	405f4c <ferror@plt+0x3efc>  // b.none
  405f70:	b	405f84 <ferror@plt+0x3f34>
  405f74:	cbnz	w8, 405f84 <ferror@plt+0x3f34>
  405f78:	mov	x8, xzr
  405f7c:	mov	x21, xzr
  405f80:	b	405fa4 <ferror@plt+0x3f54>
  405f84:	mov	w8, #0x1                   	// #1
  405f88:	ldrb	w9, [x21, x8]
  405f8c:	cbz	w9, 405fa4 <ferror@plt+0x3f54>
  405f90:	cmp	w9, #0x2f
  405f94:	b.eq	405fa4 <ferror@plt+0x3f54>  // b.none
  405f98:	add	x8, x8, #0x1
  405f9c:	ldrb	w9, [x21, x8]
  405fa0:	cbnz	w9, 405f90 <ferror@plt+0x3f40>
  405fa4:	add	x9, x8, x20
  405fa8:	cmp	x9, #0x1
  405fac:	b.eq	405fb8 <ferror@plt+0x3f68>  // b.none
  405fb0:	cbnz	x9, 405fd8 <ferror@plt+0x3f88>
  405fb4:	b	40600c <ferror@plt+0x3fbc>
  405fb8:	cbz	x19, 405fc8 <ferror@plt+0x3f78>
  405fbc:	ldrb	w9, [x19]
  405fc0:	cmp	w9, #0x2f
  405fc4:	b.eq	40600c <ferror@plt+0x3fbc>  // b.none
  405fc8:	cbz	x21, 406014 <ferror@plt+0x3fc4>
  405fcc:	ldrb	w9, [x21]
  405fd0:	cmp	w9, #0x2f
  405fd4:	b.eq	40600c <ferror@plt+0x3fbc>  // b.none
  405fd8:	cmp	x20, x8
  405fdc:	mov	w8, wzr
  405fe0:	b.ne	406018 <ferror@plt+0x3fc8>  // b.any
  405fe4:	cbz	x19, 406018 <ferror@plt+0x3fc8>
  405fe8:	cbz	x21, 406018 <ferror@plt+0x3fc8>
  405fec:	mov	x0, x19
  405ff0:	mov	x1, x21
  405ff4:	mov	x2, x20
  405ff8:	bl	401cc0 <strncmp@plt>
  405ffc:	cbnz	w0, 406014 <ferror@plt+0x3fc4>
  406000:	add	x0, x19, x20
  406004:	add	x1, x21, x20
  406008:	b	405eec <ferror@plt+0x3e9c>
  40600c:	mov	w8, #0x1                   	// #1
  406010:	b	406018 <ferror@plt+0x3fc8>
  406014:	mov	w8, wzr
  406018:	ldp	x20, x19, [sp, #32]
  40601c:	ldr	x21, [sp, #16]
  406020:	mov	w0, w8
  406024:	ldp	x29, x30, [sp], #48
  406028:	ret
  40602c:	stp	x29, x30, [sp, #-64]!
  406030:	orr	x8, x0, x1
  406034:	stp	x24, x23, [sp, #16]
  406038:	stp	x22, x21, [sp, #32]
  40603c:	stp	x20, x19, [sp, #48]
  406040:	mov	x29, sp
  406044:	cbz	x8, 406078 <ferror@plt+0x4028>
  406048:	mov	x19, x1
  40604c:	mov	x21, x0
  406050:	mov	x20, x2
  406054:	cbz	x0, 406094 <ferror@plt+0x4044>
  406058:	cbz	x19, 4060b0 <ferror@plt+0x4060>
  40605c:	mov	x0, x21
  406060:	bl	401b50 <strlen@plt>
  406064:	mvn	x8, x0
  406068:	cmp	x8, x20
  40606c:	b.cs	4060b8 <ferror@plt+0x4068>  // b.hs, b.nlast
  406070:	mov	x22, xzr
  406074:	b	4060f4 <ferror@plt+0x40a4>
  406078:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40607c:	add	x0, x0, #0xc62
  406080:	ldp	x20, x19, [sp, #48]
  406084:	ldp	x22, x21, [sp, #32]
  406088:	ldp	x24, x23, [sp, #16]
  40608c:	ldp	x29, x30, [sp], #64
  406090:	b	401d80 <strdup@plt>
  406094:	mov	x0, x19
  406098:	mov	x1, x20
  40609c:	ldp	x20, x19, [sp, #48]
  4060a0:	ldp	x22, x21, [sp, #32]
  4060a4:	ldp	x24, x23, [sp, #16]
  4060a8:	ldp	x29, x30, [sp], #64
  4060ac:	b	401ec0 <strndup@plt>
  4060b0:	mov	x0, x21
  4060b4:	b	406080 <ferror@plt+0x4030>
  4060b8:	add	x24, x0, x20
  4060bc:	mov	x23, x0
  4060c0:	add	x0, x24, #0x1
  4060c4:	bl	401ca0 <malloc@plt>
  4060c8:	mov	x22, x0
  4060cc:	cbz	x0, 4060f4 <ferror@plt+0x40a4>
  4060d0:	mov	x0, x22
  4060d4:	mov	x1, x21
  4060d8:	mov	x2, x23
  4060dc:	bl	401b20 <memcpy@plt>
  4060e0:	add	x0, x22, x23
  4060e4:	mov	x1, x19
  4060e8:	mov	x2, x20
  4060ec:	bl	401b20 <memcpy@plt>
  4060f0:	strb	wzr, [x22, x24]
  4060f4:	mov	x0, x22
  4060f8:	ldp	x20, x19, [sp, #48]
  4060fc:	ldp	x22, x21, [sp, #32]
  406100:	ldp	x24, x23, [sp, #16]
  406104:	ldp	x29, x30, [sp], #64
  406108:	ret
  40610c:	stp	x29, x30, [sp, #-64]!
  406110:	stp	x20, x19, [sp, #48]
  406114:	mov	x20, x0
  406118:	stp	x24, x23, [sp, #16]
  40611c:	stp	x22, x21, [sp, #32]
  406120:	mov	x29, sp
  406124:	cbz	x1, 406158 <ferror@plt+0x4108>
  406128:	mov	x0, x1
  40612c:	mov	x19, x1
  406130:	bl	401b50 <strlen@plt>
  406134:	mov	x21, x0
  406138:	cbz	x20, 406164 <ferror@plt+0x4114>
  40613c:	mov	x0, x20
  406140:	bl	401b50 <strlen@plt>
  406144:	mvn	x8, x0
  406148:	cmp	x21, x8
  40614c:	b.ls	406180 <ferror@plt+0x4130>  // b.plast
  406150:	mov	x22, xzr
  406154:	b	4061bc <ferror@plt+0x416c>
  406158:	cbz	x20, 4061d4 <ferror@plt+0x4184>
  40615c:	mov	x0, x20
  406160:	b	4061dc <ferror@plt+0x418c>
  406164:	mov	x0, x19
  406168:	mov	x1, x21
  40616c:	ldp	x20, x19, [sp, #48]
  406170:	ldp	x22, x21, [sp, #32]
  406174:	ldp	x24, x23, [sp, #16]
  406178:	ldp	x29, x30, [sp], #64
  40617c:	b	401ec0 <strndup@plt>
  406180:	add	x24, x0, x21
  406184:	mov	x23, x0
  406188:	add	x0, x24, #0x1
  40618c:	bl	401ca0 <malloc@plt>
  406190:	mov	x22, x0
  406194:	cbz	x0, 4061bc <ferror@plt+0x416c>
  406198:	mov	x0, x22
  40619c:	mov	x1, x20
  4061a0:	mov	x2, x23
  4061a4:	bl	401b20 <memcpy@plt>
  4061a8:	add	x0, x22, x23
  4061ac:	mov	x1, x19
  4061b0:	mov	x2, x21
  4061b4:	bl	401b20 <memcpy@plt>
  4061b8:	strb	wzr, [x22, x24]
  4061bc:	mov	x0, x22
  4061c0:	ldp	x20, x19, [sp, #48]
  4061c4:	ldp	x22, x21, [sp, #32]
  4061c8:	ldp	x24, x23, [sp, #16]
  4061cc:	ldp	x29, x30, [sp], #64
  4061d0:	ret
  4061d4:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4061d8:	add	x0, x0, #0xc62
  4061dc:	ldp	x20, x19, [sp, #48]
  4061e0:	ldp	x22, x21, [sp, #32]
  4061e4:	ldp	x24, x23, [sp, #16]
  4061e8:	ldp	x29, x30, [sp], #64
  4061ec:	b	401d80 <strdup@plt>
  4061f0:	sub	sp, sp, #0x140
  4061f4:	stp	x29, x30, [sp, #240]
  4061f8:	add	x29, sp, #0xf0
  4061fc:	sub	x9, x29, #0x70
  406200:	mov	x10, sp
  406204:	mov	x11, #0xffffffffffffffd0    	// #-48
  406208:	add	x8, x29, #0x50
  40620c:	movk	x11, #0xff80, lsl #32
  406210:	add	x9, x9, #0x30
  406214:	add	x10, x10, #0x80
  406218:	stp	x8, x9, [x29, #-32]
  40621c:	stp	x10, x11, [x29, #-16]
  406220:	stp	x2, x3, [x29, #-112]
  406224:	stp	x4, x5, [x29, #-96]
  406228:	stp	x6, x7, [x29, #-80]
  40622c:	stp	q1, q2, [sp, #16]
  406230:	str	q0, [sp]
  406234:	ldp	q0, q1, [x29, #-32]
  406238:	stp	x20, x19, [sp, #304]
  40623c:	mov	x19, x0
  406240:	add	x0, x29, #0x18
  406244:	sub	x2, x29, #0x40
  406248:	str	x28, [sp, #256]
  40624c:	stp	x24, x23, [sp, #272]
  406250:	stp	x22, x21, [sp, #288]
  406254:	stp	q3, q4, [sp, #48]
  406258:	stp	q5, q6, [sp, #80]
  40625c:	str	q7, [sp, #112]
  406260:	stp	q0, q1, [x29, #-64]
  406264:	bl	401ea0 <vasprintf@plt>
  406268:	tbnz	w0, #31, 4062a0 <ferror@plt+0x4250>
  40626c:	ldr	x21, [x29, #24]
  406270:	orr	x8, x19, x21
  406274:	cbz	x8, 4062a8 <ferror@plt+0x4258>
  406278:	mov	w22, w0
  40627c:	cbz	x19, 4062bc <ferror@plt+0x426c>
  406280:	cbz	x21, 4062d0 <ferror@plt+0x4280>
  406284:	mov	x0, x19
  406288:	bl	401b50 <strlen@plt>
  40628c:	mvn	x8, x0
  406290:	cmp	x8, x22
  406294:	b.cs	4062d8 <ferror@plt+0x4288>  // b.hs, b.nlast
  406298:	mov	x20, xzr
  40629c:	b	406314 <ferror@plt+0x42c4>
  4062a0:	mov	x20, xzr
  4062a4:	b	40631c <ferror@plt+0x42cc>
  4062a8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4062ac:	add	x0, x0, #0xc62
  4062b0:	bl	401d80 <strdup@plt>
  4062b4:	mov	x20, x0
  4062b8:	b	406314 <ferror@plt+0x42c4>
  4062bc:	mov	x0, x21
  4062c0:	mov	x1, x22
  4062c4:	bl	401ec0 <strndup@plt>
  4062c8:	mov	x20, x0
  4062cc:	b	406314 <ferror@plt+0x42c4>
  4062d0:	mov	x0, x19
  4062d4:	b	4062b0 <ferror@plt+0x4260>
  4062d8:	add	x24, x0, x22
  4062dc:	mov	x23, x0
  4062e0:	add	x0, x24, #0x1
  4062e4:	bl	401ca0 <malloc@plt>
  4062e8:	mov	x20, x0
  4062ec:	cbz	x0, 406314 <ferror@plt+0x42c4>
  4062f0:	mov	x0, x20
  4062f4:	mov	x1, x19
  4062f8:	mov	x2, x23
  4062fc:	bl	401b20 <memcpy@plt>
  406300:	add	x0, x20, x23
  406304:	mov	x1, x21
  406308:	mov	x2, x22
  40630c:	bl	401b20 <memcpy@plt>
  406310:	strb	wzr, [x20, x24]
  406314:	ldr	x0, [x29, #24]
  406318:	bl	401e80 <free@plt>
  40631c:	mov	x0, x20
  406320:	ldp	x20, x19, [sp, #304]
  406324:	ldp	x22, x21, [sp, #288]
  406328:	ldp	x24, x23, [sp, #272]
  40632c:	ldr	x28, [sp, #256]
  406330:	ldp	x29, x30, [sp, #240]
  406334:	add	sp, sp, #0x140
  406338:	ret
  40633c:	sub	sp, sp, #0x60
  406340:	stp	x29, x30, [sp, #16]
  406344:	stp	x26, x25, [sp, #32]
  406348:	stp	x24, x23, [sp, #48]
  40634c:	stp	x22, x21, [sp, #64]
  406350:	stp	x20, x19, [sp, #80]
  406354:	ldr	x23, [x0]
  406358:	add	x29, sp, #0x10
  40635c:	ldrb	w8, [x23]
  406360:	cbz	w8, 406520 <ferror@plt+0x44d0>
  406364:	mov	x20, x0
  406368:	mov	x22, x1
  40636c:	mov	x0, x23
  406370:	mov	x1, x2
  406374:	mov	w24, w3
  406378:	mov	x21, x2
  40637c:	bl	401ed0 <strspn@plt>
  406380:	add	x19, x23, x0
  406384:	ldrb	w25, [x19]
  406388:	cbz	x25, 40651c <ferror@plt+0x44cc>
  40638c:	cbz	w24, 40641c <ferror@plt+0x43cc>
  406390:	cmp	w25, #0x3f
  406394:	b.hi	406438 <ferror@plt+0x43e8>  // b.pmore
  406398:	mov	w8, #0x1                   	// #1
  40639c:	mov	x9, #0x1                   	// #1
  4063a0:	lsl	x8, x8, x25
  4063a4:	movk	x9, #0x84, lsl #32
  4063a8:	and	x8, x8, x9
  4063ac:	cbz	x8, 406438 <ferror@plt+0x43e8>
  4063b0:	sturb	w25, [x29, #-4]
  4063b4:	sturb	wzr, [x29, #-3]
  4063b8:	mov	x24, x19
  4063bc:	ldrb	w9, [x24, #1]!
  4063c0:	cbz	w9, 4064b8 <ferror@plt+0x4468>
  4063c4:	add	x10, x0, x23
  4063c8:	mov	x26, xzr
  4063cc:	mov	w8, wzr
  4063d0:	add	x23, x10, #0x2
  4063d4:	b	4063f8 <ferror@plt+0x43a8>
  4063d8:	sxtb	w1, w9
  4063dc:	sub	x0, x29, #0x4
  4063e0:	bl	401ee0 <strchr@plt>
  4063e4:	cbnz	x0, 4064cc <ferror@plt+0x447c>
  4063e8:	mov	w8, wzr
  4063ec:	ldrb	w9, [x23, x26]
  4063f0:	add	x26, x26, #0x1
  4063f4:	cbz	w9, 406418 <ferror@plt+0x43c8>
  4063f8:	cbnz	w8, 4063e8 <ferror@plt+0x4398>
  4063fc:	and	w8, w9, #0xff
  406400:	cmp	w8, #0x5c
  406404:	b.ne	4063d8 <ferror@plt+0x4388>  // b.any
  406408:	mov	w8, #0x1                   	// #1
  40640c:	ldrb	w9, [x23, x26]
  406410:	add	x26, x26, #0x1
  406414:	cbnz	w9, 4063f8 <ferror@plt+0x43a8>
  406418:	b	4064d0 <ferror@plt+0x4480>
  40641c:	mov	x0, x19
  406420:	mov	x1, x21
  406424:	bl	401fa0 <strcspn@plt>
  406428:	add	x8, x19, x0
  40642c:	str	x0, [x22]
  406430:	str	x8, [x20]
  406434:	b	406524 <ferror@plt+0x44d4>
  406438:	add	x9, x0, x23
  40643c:	mov	x24, xzr
  406440:	mov	w8, wzr
  406444:	add	x23, x9, #0x1
  406448:	b	40646c <ferror@plt+0x441c>
  40644c:	sxtb	w1, w25
  406450:	mov	x0, x21
  406454:	bl	401ee0 <strchr@plt>
  406458:	cbnz	x0, 4064c4 <ferror@plt+0x4474>
  40645c:	mov	w8, wzr
  406460:	ldrb	w25, [x23, x24]
  406464:	add	x24, x24, #0x1
  406468:	cbz	w25, 40648c <ferror@plt+0x443c>
  40646c:	cbnz	w8, 40645c <ferror@plt+0x440c>
  406470:	and	w8, w25, #0xff
  406474:	cmp	w8, #0x5c
  406478:	b.ne	40644c <ferror@plt+0x43fc>  // b.any
  40647c:	mov	w8, #0x1                   	// #1
  406480:	ldrb	w25, [x23, x24]
  406484:	add	x24, x24, #0x1
  406488:	cbnz	w25, 40646c <ferror@plt+0x441c>
  40648c:	sub	w8, w24, w8
  406490:	sxtw	x8, w8
  406494:	str	x8, [x22]
  406498:	add	x22, x19, x8
  40649c:	ldrsb	w1, [x22]
  4064a0:	cbz	w1, 4064b0 <ferror@plt+0x4460>
  4064a4:	mov	x0, x21
  4064a8:	bl	401ee0 <strchr@plt>
  4064ac:	cbz	x0, 40651c <ferror@plt+0x44cc>
  4064b0:	str	x22, [x20]
  4064b4:	b	406524 <ferror@plt+0x44d4>
  4064b8:	mov	w8, wzr
  4064bc:	mov	w26, wzr
  4064c0:	b	4064d0 <ferror@plt+0x4480>
  4064c4:	mov	w8, wzr
  4064c8:	b	40648c <ferror@plt+0x443c>
  4064cc:	mov	w8, wzr
  4064d0:	sub	w8, w26, w8
  4064d4:	sxtw	x23, w8
  4064d8:	str	x23, [x22]
  4064dc:	add	x8, x23, x19
  4064e0:	ldrb	w8, [x8, #1]
  4064e4:	cbz	w8, 40651c <ferror@plt+0x44cc>
  4064e8:	cmp	w8, w25
  4064ec:	b.ne	40651c <ferror@plt+0x44cc>  // b.any
  4064f0:	add	x8, x23, x19
  4064f4:	ldrsb	w1, [x8, #2]
  4064f8:	cbz	w1, 406508 <ferror@plt+0x44b8>
  4064fc:	mov	x0, x21
  406500:	bl	401ee0 <strchr@plt>
  406504:	cbz	x0, 40651c <ferror@plt+0x44cc>
  406508:	add	x8, x19, x23
  40650c:	add	x8, x8, #0x2
  406510:	str	x8, [x20]
  406514:	mov	x19, x24
  406518:	b	406524 <ferror@plt+0x44d4>
  40651c:	str	x19, [x20]
  406520:	mov	x19, xzr
  406524:	mov	x0, x19
  406528:	ldp	x20, x19, [sp, #80]
  40652c:	ldp	x22, x21, [sp, #64]
  406530:	ldp	x24, x23, [sp, #48]
  406534:	ldp	x26, x25, [sp, #32]
  406538:	ldp	x29, x30, [sp, #16]
  40653c:	add	sp, sp, #0x60
  406540:	ret
  406544:	stp	x29, x30, [sp, #-32]!
  406548:	str	x19, [sp, #16]
  40654c:	mov	x19, x0
  406550:	mov	x29, sp
  406554:	mov	x0, x19
  406558:	bl	401d00 <fgetc@plt>
  40655c:	cmp	w0, #0xa
  406560:	b.eq	40657c <ferror@plt+0x452c>  // b.none
  406564:	cmn	w0, #0x1
  406568:	b.ne	406554 <ferror@plt+0x4504>  // b.any
  40656c:	mov	w0, #0x1                   	// #1
  406570:	ldr	x19, [sp, #16]
  406574:	ldp	x29, x30, [sp], #32
  406578:	ret
  40657c:	mov	w0, wzr
  406580:	ldr	x19, [sp, #16]
  406584:	ldp	x29, x30, [sp], #32
  406588:	ret
  40658c:	sub	sp, sp, #0x70
  406590:	stp	x22, x21, [sp, #80]
  406594:	stp	x20, x19, [sp, #96]
  406598:	mov	w19, w0
  40659c:	adrp	x21, 41a000 <ferror@plt+0x17fb0>
  4065a0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4065a4:	add	x21, x21, #0x328
  4065a8:	add	x0, x0, #0xa68
  4065ac:	stp	x29, x30, [sp, #16]
  4065b0:	stp	x28, x27, [sp, #32]
  4065b4:	stp	x26, x25, [sp, #48]
  4065b8:	stp	x24, x23, [sp, #64]
  4065bc:	add	x29, sp, #0x10
  4065c0:	str	x1, [x21, #8]
  4065c4:	bl	401ff0 <getenv@plt>
  4065c8:	ldr	w20, [x21]
  4065cc:	adrp	x22, 41a000 <ferror@plt+0x17fb0>
  4065d0:	tbnz	w20, #1, 406610 <ferror@plt+0x45c0>
  4065d4:	cbz	x0, 406678 <ferror@plt+0x4628>
  4065d8:	add	x1, sp, #0x8
  4065dc:	mov	w2, wzr
  4065e0:	bl	401b40 <strtoul@plt>
  4065e4:	ldr	x8, [sp, #8]
  4065e8:	mov	x20, x0
  4065ec:	cbz	x8, 40660c <ferror@plt+0x45bc>
  4065f0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4065f4:	add	x1, x1, #0xac2
  4065f8:	mov	x0, x8
  4065fc:	bl	401e30 <strcmp@plt>
  406600:	cmp	w0, #0x0
  406604:	mov	w8, #0xffff                	// #65535
  406608:	csel	w20, w8, w20, eq  // eq = none
  40660c:	str	w20, [x22, #808]
  406610:	cbz	w20, 40667c <ferror@plt+0x462c>
  406614:	bl	401be0 <getuid@plt>
  406618:	mov	w20, w0
  40661c:	bl	401bc0 <geteuid@plt>
  406620:	cmp	w20, w0
  406624:	b.ne	40663c <ferror@plt+0x45ec>  // b.any
  406628:	bl	401e90 <getgid@plt>
  40662c:	mov	w20, w0
  406630:	bl	401ba0 <getegid@plt>
  406634:	cmp	w20, w0
  406638:	b.eq	40667c <ferror@plt+0x462c>  // b.none
  40663c:	adrp	x9, 419000 <ferror@plt+0x16fb0>
  406640:	ldr	w8, [x22, #808]
  406644:	ldr	x9, [x9, #4048]
  406648:	orr	w8, w8, #0x1000000
  40664c:	ldr	x20, [x9]
  406650:	str	w8, [x22, #808]
  406654:	bl	401c80 <getpid@plt>
  406658:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40665c:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  406660:	mov	w2, w0
  406664:	add	x1, x1, #0xa7e
  406668:	add	x3, x3, #0xab7
  40666c:	mov	x0, x20
  406670:	bl	402020 <fprintf@plt>
  406674:	b	40667c <ferror@plt+0x462c>
  406678:	str	wzr, [x22, #808]
  40667c:	ldr	w8, [x22, #808]
  406680:	cmp	w19, #0x2
  406684:	orr	w8, w8, #0x2
  406688:	str	w8, [x22, #808]
  40668c:	b.ne	4066ac <ferror@plt+0x465c>  // b.any
  406690:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406694:	mov	w9, #0x2                   	// #2
  406698:	str	w9, [x8, #864]
  40669c:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4066a0:	ldrb	w8, [x8, #868]
  4066a4:	orr	w8, w8, #0x1
  4066a8:	b	406764 <ferror@plt+0x4714>
  4066ac:	mov	w0, #0x1                   	// #1
  4066b0:	mov	w20, #0x1                   	// #1
  4066b4:	bl	401f40 <isatty@plt>
  4066b8:	cbz	w0, 4066e8 <ferror@plt+0x4698>
  4066bc:	adrp	x22, 41a000 <ferror@plt+0x17fb0>
  4066c0:	cmp	w19, #0x3
  4066c4:	str	w19, [x22, #864]
  4066c8:	b.ne	4066f4 <ferror@plt+0x46a4>  // b.any
  4066cc:	bl	4069d4 <ferror@plt+0x4984>
  4066d0:	mov	w20, w0
  4066d4:	cbz	w0, 406728 <ferror@plt+0x46d8>
  4066d8:	bl	406aec <ferror@plt+0x4a9c>
  4066dc:	cbz	w0, 406704 <ferror@plt+0x46b4>
  4066e0:	str	wzr, [x22, #864]
  4066e4:	b	406738 <ferror@plt+0x46e8>
  4066e8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4066ec:	str	w20, [x8, #864]
  4066f0:	b	406758 <ferror@plt+0x4708>
  4066f4:	mov	w20, #0xffffffff            	// #-1
  4066f8:	cmp	w19, #0x2
  4066fc:	b.ne	406734 <ferror@plt+0x46e4>  // b.any
  406700:	b	40669c <ferror@plt+0x464c>
  406704:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406708:	add	x8, x8, #0x360
  40670c:	ldp	w9, w10, [x8, #8]
  406710:	adrp	x0, 406000 <ferror@plt+0x3fb0>
  406714:	add	x0, x0, #0xbac
  406718:	cmp	w9, w10
  40671c:	cset	w9, gt
  406720:	str	w9, [x8]
  406724:	bl	407bd8 <ferror@plt+0x5b88>
  406728:	ldr	w19, [x22, #864]
  40672c:	cmp	w19, #0x2
  406730:	b.eq	40669c <ferror@plt+0x464c>  // b.none
  406734:	cbnz	w19, 406758 <ferror@plt+0x4708>
  406738:	cmn	w20, #0x1
  40673c:	b.ne	406748 <ferror@plt+0x46f8>  // b.any
  406740:	bl	4069d4 <ferror@plt+0x4984>
  406744:	mov	w20, w0
  406748:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40674c:	ldrb	w8, [x8, #868]
  406750:	bfxil	w8, w20, #0, #1
  406754:	b	406764 <ferror@plt+0x4714>
  406758:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40675c:	ldrb	w8, [x8, #868]
  406760:	and	w8, w8, #0xfffffffe
  406764:	ldrb	w9, [x21]
  406768:	strb	w8, [x21, #60]
  40676c:	tbz	w9, #2, 4069b0 <ferror@plt+0x4960>
  406770:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406774:	add	x0, x0, #0xd8f
  406778:	bl	401e00 <puts@plt>
  40677c:	adrp	x19, 41a000 <ferror@plt+0x17fb0>
  406780:	add	x19, x19, #0x330
  406784:	ldr	x1, [x19]
  406788:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40678c:	add	x0, x0, #0xc2a
  406790:	bl	401fc0 <printf@plt>
  406794:	ldr	x1, [x19, #8]
  406798:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40679c:	add	x0, x0, #0xc3c
  4067a0:	bl	401fc0 <printf@plt>
  4067a4:	ldr	x1, [x19, #16]
  4067a8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4067ac:	add	x0, x0, #0xc4e
  4067b0:	bl	401fc0 <printf@plt>
  4067b4:	ldr	w8, [x19, #48]
  4067b8:	cbz	w8, 4067d8 <ferror@plt+0x4788>
  4067bc:	cmp	w8, #0x1
  4067c0:	b.eq	4067e4 <ferror@plt+0x4794>  // b.none
  4067c4:	cmp	w8, #0x3
  4067c8:	b.ne	4067f0 <ferror@plt+0x47a0>  // b.any
  4067cc:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4067d0:	add	x1, x1, #0xc6f
  4067d4:	b	406808 <ferror@plt+0x47b8>
  4067d8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4067dc:	add	x1, x1, #0xa56
  4067e0:	b	406808 <ferror@plt+0x47b8>
  4067e4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4067e8:	add	x1, x1, #0xa5b
  4067ec:	b	406808 <ferror@plt+0x47b8>
  4067f0:	adrp	x9, 408000 <ferror@plt+0x5fb0>
  4067f4:	adrp	x10, 408000 <ferror@plt+0x5fb0>
  4067f8:	add	x9, x9, #0xbfb
  4067fc:	add	x10, x10, #0xa61
  406800:	cmp	w8, #0x2
  406804:	csel	x1, x10, x9, eq  // eq = none
  406808:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40680c:	add	x0, x0, #0xc63
  406810:	bl	401fc0 <printf@plt>
  406814:	adrp	x20, 41a000 <ferror@plt+0x17fb0>
  406818:	add	x20, x20, #0x350
  40681c:	ldrb	w8, [x20, #20]
  406820:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406824:	add	x0, x0, #0xc79
  406828:	and	w1, w8, #0x1
  40682c:	bl	401fc0 <printf@plt>
  406830:	ldrb	w8, [x20, #20]
  406834:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406838:	add	x0, x0, #0xc8b
  40683c:	ubfx	w1, w8, #1, #1
  406840:	bl	401fc0 <printf@plt>
  406844:	ldrb	w8, [x20, #20]
  406848:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40684c:	add	x0, x0, #0xc9b
  406850:	ubfx	w1, w8, #3, #1
  406854:	bl	401fc0 <printf@plt>
  406858:	ldrb	w8, [x20, #20]
  40685c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406860:	add	x0, x0, #0xcad
  406864:	ubfx	w1, w8, #2, #1
  406868:	bl	401fc0 <printf@plt>
  40686c:	adrp	x23, 419000 <ferror@plt+0x16fb0>
  406870:	ldr	x23, [x23, #4056]
  406874:	mov	w0, #0xa                   	// #10
  406878:	ldr	x1, [x23]
  40687c:	bl	401c10 <fputc@plt>
  406880:	ldr	w2, [x20, #24]
  406884:	adrp	x19, 408000 <ferror@plt+0x5fb0>
  406888:	add	x19, x19, #0xcc2
  40688c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406890:	add	x1, x1, #0xbec
  406894:	mov	x0, x19
  406898:	bl	401fc0 <printf@plt>
  40689c:	ldr	w2, [x20, #28]
  4068a0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4068a4:	add	x1, x1, #0xbf4
  4068a8:	mov	x0, x19
  4068ac:	bl	401fc0 <printf@plt>
  4068b0:	ldr	w2, [x20, #32]
  4068b4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4068b8:	add	x1, x1, #0xc23
  4068bc:	mov	x0, x19
  4068c0:	bl	401fc0 <printf@plt>
  4068c4:	ldr	x1, [x23]
  4068c8:	mov	w0, #0xa                   	// #10
  4068cc:	bl	401c10 <fputc@plt>
  4068d0:	ldr	x8, [x20]
  4068d4:	cbz	x8, 40699c <ferror@plt+0x494c>
  4068d8:	adrp	x20, 408000 <ferror@plt+0x5fb0>
  4068dc:	adrp	x26, 41a000 <ferror@plt+0x17fb0>
  4068e0:	adrp	x21, 408000 <ferror@plt+0x5fb0>
  4068e4:	mov	x24, xzr
  4068e8:	mov	x19, xzr
  4068ec:	add	x20, x20, #0xcd2
  4068f0:	adrp	x25, 41a000 <ferror@plt+0x17fb0>
  4068f4:	add	x26, x26, #0x348
  4068f8:	add	x21, x21, #0x9a1
  4068fc:	adrp	x27, 41a000 <ferror@plt+0x17fb0>
  406900:	adrp	x28, 41a000 <ferror@plt+0x17fb0>
  406904:	b	406928 <ferror@plt+0x48d8>
  406908:	ldr	x1, [x23]
  40690c:	mov	w0, #0xa                   	// #10
  406910:	bl	401c10 <fputc@plt>
  406914:	ldr	x8, [x27, #848]
  406918:	add	x19, x19, #0x1
  40691c:	add	x24, x24, #0x10
  406920:	cmp	x19, x8
  406924:	b.cs	40699c <ferror@plt+0x494c>  // b.hs, b.nlast
  406928:	mov	x0, x20
  40692c:	mov	x1, x19
  406930:	bl	401fc0 <printf@plt>
  406934:	ldr	x8, [x25, #840]
  406938:	ldr	x22, [x23]
  40693c:	mov	x1, xzr
  406940:	ldr	x0, [x8, x24]
  406944:	bl	406d04 <ferror@plt+0x4cb4>
  406948:	cbz	x0, 406964 <ferror@plt+0x4914>
  40694c:	ldrb	w8, [x28, #868]
  406950:	and	w8, w8, #0x3
  406954:	cmp	w8, #0x1
  406958:	b.ne	406964 <ferror@plt+0x4914>  // b.any
  40695c:	mov	x1, x22
  406960:	bl	401b60 <fputs@plt>
  406964:	ldr	x8, [x26]
  406968:	ldr	x1, [x23]
  40696c:	ldr	x0, [x8, x24]
  406970:	bl	401b60 <fputs@plt>
  406974:	ldrb	w8, [x26, #28]
  406978:	and	w8, w8, #0x3
  40697c:	cmp	w8, #0x1
  406980:	b.ne	406908 <ferror@plt+0x48b8>  // b.any
  406984:	ldr	x3, [x23]
  406988:	mov	w1, #0x4                   	// #4
  40698c:	mov	w2, #0x1                   	// #1
  406990:	mov	x0, x21
  406994:	bl	401ef0 <fwrite@plt>
  406998:	b	406908 <ferror@plt+0x48b8>
  40699c:	ldr	x1, [x23]
  4069a0:	mov	w0, #0xa                   	// #10
  4069a4:	bl	401c10 <fputc@plt>
  4069a8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4069ac:	ldrb	w8, [x8, #868]
  4069b0:	ldp	x20, x19, [sp, #96]
  4069b4:	ldp	x22, x21, [sp, #80]
  4069b8:	ldp	x24, x23, [sp, #64]
  4069bc:	ldp	x26, x25, [sp, #48]
  4069c0:	ldp	x28, x27, [sp, #32]
  4069c4:	ldp	x29, x30, [sp, #16]
  4069c8:	and	w0, w8, #0x1
  4069cc:	add	sp, sp, #0x70
  4069d0:	ret
  4069d4:	sub	sp, sp, #0x30
  4069d8:	stp	x29, x30, [sp, #16]
  4069dc:	add	x29, sp, #0x10
  4069e0:	sub	x2, x29, #0x4
  4069e4:	mov	w1, #0x1                   	// #1
  4069e8:	mov	x0, xzr
  4069ec:	stp	x20, x19, [sp, #32]
  4069f0:	bl	401b90 <setupterm@plt>
  4069f4:	cbnz	w0, 406a38 <ferror@plt+0x49e8>
  4069f8:	ldur	w8, [x29, #-4]
  4069fc:	cmp	w8, #0x1
  406a00:	b.ne	406a38 <ferror@plt+0x49e8>  // b.any
  406a04:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406a08:	add	x0, x0, #0xabb
  406a0c:	bl	402000 <tigetnum@plt>
  406a10:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406a14:	ldr	w8, [x8, #808]
  406a18:	cmp	w0, #0x2
  406a1c:	b.lt	406a58 <ferror@plt+0x4a08>  // b.tstop
  406a20:	tbnz	w8, #2, 406aa0 <ferror@plt+0x4a50>
  406a24:	mov	w0, #0x1                   	// #1
  406a28:	ldp	x20, x19, [sp, #32]
  406a2c:	ldp	x29, x30, [sp, #16]
  406a30:	add	sp, sp, #0x30
  406a34:	ret
  406a38:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406a3c:	ldrb	w8, [x8, #808]
  406a40:	tbnz	w8, #2, 406a5c <ferror@plt+0x4a0c>
  406a44:	mov	w0, wzr
  406a48:	ldp	x20, x19, [sp, #32]
  406a4c:	ldp	x29, x30, [sp, #16]
  406a50:	add	sp, sp, #0x30
  406a54:	ret
  406a58:	tbz	w8, #2, 406a44 <ferror@plt+0x49f4>
  406a5c:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406a60:	ldr	x8, [x8, #4048]
  406a64:	ldr	x19, [x8]
  406a68:	bl	401c80 <getpid@plt>
  406a6c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406a70:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  406a74:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  406a78:	mov	w2, w0
  406a7c:	add	x1, x1, #0xac6
  406a80:	add	x3, x3, #0xab7
  406a84:	add	x4, x4, #0xad4
  406a88:	mov	x0, x19
  406a8c:	bl	402020 <fprintf@plt>
  406a90:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406a94:	add	x0, x0, #0xb00
  406a98:	bl	4075e8 <ferror@plt+0x5598>
  406a9c:	b	406a44 <ferror@plt+0x49f4>
  406aa0:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406aa4:	ldr	x8, [x8, #4048]
  406aa8:	mov	w19, w0
  406aac:	ldr	x20, [x8]
  406ab0:	bl	401c80 <getpid@plt>
  406ab4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406ab8:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  406abc:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  406ac0:	mov	w2, w0
  406ac4:	add	x1, x1, #0xac6
  406ac8:	add	x3, x3, #0xab7
  406acc:	add	x4, x4, #0xad4
  406ad0:	mov	x0, x20
  406ad4:	bl	402020 <fprintf@plt>
  406ad8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406adc:	add	x0, x0, #0xad9
  406ae0:	mov	w1, w19
  406ae4:	bl	4075e8 <ferror@plt+0x5598>
  406ae8:	b	406a24 <ferror@plt+0x49d4>
  406aec:	stp	x29, x30, [sp, #-32]!
  406af0:	str	x28, [sp, #16]
  406af4:	mov	x29, sp
  406af8:	sub	sp, sp, #0x1, lsl #12
  406afc:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406b00:	add	x0, x0, #0xb22
  406b04:	bl	401ff0 <getenv@plt>
  406b08:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406b0c:	str	x0, [x8, #824]
  406b10:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406b14:	add	x0, x0, #0xb3e
  406b18:	bl	401ff0 <getenv@plt>
  406b1c:	cbz	x0, 406b30 <ferror@plt+0x4ae0>
  406b20:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  406b24:	mov	x3, x0
  406b28:	add	x2, x2, #0xb4e
  406b2c:	b	406b4c <ferror@plt+0x4afc>
  406b30:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406b34:	add	x0, x0, #0xb49
  406b38:	bl	401ff0 <getenv@plt>
  406b3c:	cbz	x0, 406b80 <ferror@plt+0x4b30>
  406b40:	adrp	x2, 408000 <ferror@plt+0x5fb0>
  406b44:	mov	x3, x0
  406b48:	add	x2, x2, #0xb63
  406b4c:	mov	x0, sp
  406b50:	mov	w1, #0x1000                	// #4096
  406b54:	bl	401c40 <snprintf@plt>
  406b58:	mov	x0, sp
  406b5c:	bl	40767c <ferror@plt+0x562c>
  406b60:	add	w8, w0, #0xd
  406b64:	cmp	w8, #0xc
  406b68:	b.hi	406b8c <ferror@plt+0x4b3c>  // b.pmore
  406b6c:	mov	w9, #0x1                   	// #1
  406b70:	lsl	w8, w9, w8
  406b74:	mov	w9, #0x1801                	// #6145
  406b78:	tst	w8, w9
  406b7c:	b.eq	406b8c <ferror@plt+0x4b3c>  // b.none
  406b80:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406b84:	add	x0, x0, #0xb27
  406b88:	bl	40767c <ferror@plt+0x562c>
  406b8c:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406b90:	ldrb	w9, [x8, #868]
  406b94:	orr	w9, w9, #0x8
  406b98:	strb	w9, [x8, #868]
  406b9c:	add	sp, sp, #0x1, lsl #12
  406ba0:	ldr	x28, [sp, #16]
  406ba4:	ldp	x29, x30, [sp], #32
  406ba8:	ret
  406bac:	stp	x29, x30, [sp, #-48]!
  406bb0:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406bb4:	ldrb	w8, [x8, #808]
  406bb8:	str	x21, [sp, #16]
  406bbc:	stp	x20, x19, [sp, #32]
  406bc0:	mov	x29, sp
  406bc4:	tbnz	w8, #3, 406c50 <ferror@plt+0x4c00>
  406bc8:	adrp	x19, 41a000 <ferror@plt+0x17fb0>
  406bcc:	add	x19, x19, #0x348
  406bd0:	ldp	x0, x8, [x19]
  406bd4:	cbz	x8, 406c0c <ferror@plt+0x4bbc>
  406bd8:	mov	x20, xzr
  406bdc:	mov	x21, xzr
  406be0:	ldr	x0, [x0, x20]
  406be4:	bl	401e80 <free@plt>
  406be8:	ldr	x8, [x19]
  406bec:	add	x8, x8, x20
  406bf0:	ldr	x0, [x8, #8]
  406bf4:	bl	401e80 <free@plt>
  406bf8:	ldp	x0, x8, [x19]
  406bfc:	add	x21, x21, #0x1
  406c00:	add	x20, x20, #0x10
  406c04:	cmp	x21, x8
  406c08:	b.cc	406be0 <ferror@plt+0x4b90>  // b.lo, b.ul, b.last
  406c0c:	bl	401e80 <free@plt>
  406c10:	adrp	x19, 41a000 <ferror@plt+0x17fb0>
  406c14:	add	x19, x19, #0x330
  406c18:	ldr	x0, [x19, #16]
  406c1c:	stp	xzr, xzr, [x19, #24]
  406c20:	str	xzr, [x19, #40]
  406c24:	bl	401e80 <free@plt>
  406c28:	mov	w8, #0x3                   	// #3
  406c2c:	stp	xzr, xzr, [x19]
  406c30:	str	xzr, [x19, #16]
  406c34:	str	xzr, [x19, #56]
  406c38:	str	w8, [x19, #48]
  406c3c:	str	wzr, [x19, #64]
  406c40:	ldp	x20, x19, [sp, #32]
  406c44:	ldr	x21, [sp, #16]
  406c48:	ldp	x29, x30, [sp], #48
  406c4c:	ret
  406c50:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  406c54:	ldr	x8, [x8, #4048]
  406c58:	ldr	x19, [x8]
  406c5c:	bl	401c80 <getpid@plt>
  406c60:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406c64:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  406c68:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  406c6c:	mov	w2, w0
  406c70:	add	x1, x1, #0xac6
  406c74:	add	x3, x3, #0xab7
  406c78:	add	x4, x4, #0xc17
  406c7c:	mov	x0, x19
  406c80:	bl	402020 <fprintf@plt>
  406c84:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  406c88:	add	x0, x0, #0xc1e
  406c8c:	bl	4075e8 <ferror@plt+0x5598>
  406c90:	adrp	x19, 41a000 <ferror@plt+0x17fb0>
  406c94:	add	x19, x19, #0x348
  406c98:	ldp	x0, x8, [x19]
  406c9c:	cbnz	x8, 406bd8 <ferror@plt+0x4b88>
  406ca0:	b	406c0c <ferror@plt+0x4bbc>
  406ca4:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406ca8:	ldrb	w9, [x8, #868]
  406cac:	orr	w9, w9, #0x2
  406cb0:	strb	w9, [x8, #868]
  406cb4:	ret
  406cb8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406cbc:	ldrb	w9, [x8, #868]
  406cc0:	and	w9, w9, #0xfffffffd
  406cc4:	strb	w9, [x8, #868]
  406cc8:	ret
  406ccc:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406cd0:	ldrb	w8, [x8, #868]
  406cd4:	and	w0, w8, #0x1
  406cd8:	ret
  406cdc:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406ce0:	ldr	w0, [x8, #864]
  406ce4:	ret
  406ce8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  406cec:	ldrb	w8, [x8, #868]
  406cf0:	tbnz	w8, #1, 406d00 <ferror@plt+0x4cb0>
  406cf4:	cbz	x0, 406d00 <ferror@plt+0x4cb0>
  406cf8:	tbz	w8, #0, 406d00 <ferror@plt+0x4cb0>
  406cfc:	b	401b60 <fputs@plt>
  406d00:	ret
  406d04:	stp	x29, x30, [sp, #-96]!
  406d08:	stp	x28, x27, [sp, #16]
  406d0c:	stp	x26, x25, [sp, #32]
  406d10:	stp	x24, x23, [sp, #48]
  406d14:	stp	x22, x21, [sp, #64]
  406d18:	stp	x20, x19, [sp, #80]
  406d1c:	mov	x29, sp
  406d20:	sub	sp, sp, #0x2, lsl #12
  406d24:	sub	sp, sp, #0x120
  406d28:	adrp	x21, 41a000 <ferror@plt+0x17fb0>
  406d2c:	ldrb	w8, [x21, #868]
  406d30:	and	w9, w8, #0x3
  406d34:	cmp	w9, #0x1
  406d38:	b.ne	406d78 <ferror@plt+0x4d28>  // b.any
  406d3c:	mov	x19, x1
  406d40:	mov	x20, x0
  406d44:	cbz	x0, 40726c <ferror@plt+0x521c>
  406d48:	ldrb	w9, [x20]
  406d4c:	cbz	w9, 40726c <ferror@plt+0x521c>
  406d50:	adrp	x24, 41a000 <ferror@plt+0x17fb0>
  406d54:	tbnz	w8, #2, 407208 <ferror@plt+0x51b8>
  406d58:	tbnz	w8, #3, 406d80 <ferror@plt+0x4d30>
  406d5c:	bl	406aec <ferror@plt+0x4a9c>
  406d60:	ldrb	w8, [x21, #868]
  406d64:	mov	w22, w0
  406d68:	orr	w8, w8, #0x4
  406d6c:	strb	w8, [x21, #868]
  406d70:	cbnz	w0, 4071d8 <ferror@plt+0x5188>
  406d74:	b	406d88 <ferror@plt+0x4d38>
  406d78:	mov	x0, xzr
  406d7c:	b	407270 <ferror@plt+0x5220>
  406d80:	orr	w8, w8, #0x4
  406d84:	strb	w8, [x21, #868]
  406d88:	adrp	x22, 41a000 <ferror@plt+0x17fb0>
  406d8c:	ldr	x0, [x22, #832]
  406d90:	cbz	x0, 40714c <ferror@plt+0x50fc>
  406d94:	adrp	x27, 41a000 <ferror@plt+0x17fb0>
  406d98:	ldrb	w8, [x27, #808]
  406d9c:	tbnz	w8, #3, 407174 <ferror@plt+0x5124>
  406da0:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  406da4:	add	x1, x1, #0xc20
  406da8:	bl	401c90 <fopen@plt>
  406dac:	cbz	x0, 4071cc <ferror@plt+0x517c>
  406db0:	mov	x21, x0
  406db4:	add	x0, sp, #0x110
  406db8:	mov	w1, #0x2000                	// #8192
  406dbc:	mov	x2, x21
  406dc0:	add	x22, sp, #0x110
  406dc4:	bl	401bd0 <fgets_unlocked@plt>
  406dc8:	cbz	x0, 407154 <ferror@plt+0x5104>
  406dcc:	adrp	x25, 408000 <ferror@plt+0x5fb0>
  406dd0:	sub	x23, x22, #0x1
  406dd4:	add	x25, x25, #0xd00
  406dd8:	b	406df0 <ferror@plt+0x4da0>
  406ddc:	add	x0, sp, #0x110
  406de0:	mov	w1, #0x2000                	// #8192
  406de4:	mov	x2, x21
  406de8:	bl	401bd0 <fgets_unlocked@plt>
  406dec:	cbz	x0, 407154 <ferror@plt+0x5104>
  406df0:	add	x0, sp, #0x110
  406df4:	mov	w1, #0xa                   	// #10
  406df8:	bl	401ee0 <strchr@plt>
  406dfc:	cbnz	x0, 406e18 <ferror@plt+0x4dc8>
  406e00:	mov	x0, x21
  406e04:	bl	401df0 <feof@plt>
  406e08:	cbz	w0, 407164 <ferror@plt+0x5114>
  406e0c:	add	x0, sp, #0x110
  406e10:	bl	401b50 <strlen@plt>
  406e14:	add	x0, x22, x0
  406e18:	strb	wzr, [x0]
  406e1c:	bl	401e50 <__ctype_b_loc@plt>
  406e20:	ldr	x8, [x0]
  406e24:	mov	x28, x0
  406e28:	mov	x0, x23
  406e2c:	ldrsb	x9, [x0, #1]!
  406e30:	ldrh	w10, [x8, x9, lsl #1]
  406e34:	tbnz	w10, #0, 406e2c <ferror@plt+0x4ddc>
  406e38:	and	w8, w9, #0xff
  406e3c:	cbz	w8, 406ddc <ferror@plt+0x4d8c>
  406e40:	cmp	w8, #0x23
  406e44:	b.eq	406ddc <ferror@plt+0x4d8c>  // b.none
  406e48:	add	x2, sp, #0x8c
  406e4c:	add	x3, sp, #0x8
  406e50:	mov	x1, x25
  406e54:	bl	401f70 <__isoc99_sscanf@plt>
  406e58:	cmp	w0, #0x2
  406e5c:	b.ne	406ddc <ferror@plt+0x4d8c>  // b.any
  406e60:	ldrb	w8, [sp, #140]
  406e64:	cbz	w8, 406ddc <ferror@plt+0x4d8c>
  406e68:	ldrb	w8, [sp, #8]
  406e6c:	cbz	w8, 406ddc <ferror@plt+0x4d8c>
  406e70:	ldrb	w9, [x27, #808]
  406e74:	stur	xzr, [x29, #-16]
  406e78:	tbnz	w9, #3, 4070f0 <ferror@plt+0x50a0>
  406e7c:	cmp	w8, #0x5c
  406e80:	stur	xzr, [x29, #-16]
  406e84:	b.eq	406e98 <ferror@plt+0x4e48>  // b.none
  406e88:	ldr	x9, [x28]
  406e8c:	sxtb	x8, w8
  406e90:	ldrh	w8, [x9, x8, lsl #1]
  406e94:	tbnz	w8, #10, 407000 <ferror@plt+0x4fb0>
  406e98:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  406e9c:	sub	x0, x29, #0x10
  406ea0:	add	x2, sp, #0x8
  406ea4:	add	x1, x1, #0xd35
  406ea8:	bl	401c30 <asprintf@plt>
  406eac:	cmp	w0, #0x1
  406eb0:	b.lt	407350 <ferror@plt+0x5300>  // b.tstop
  406eb4:	ldur	x9, [x29, #-16]
  406eb8:	cbz	x9, 406ff8 <ferror@plt+0x4fa8>
  406ebc:	adrp	x14, 408000 <ferror@plt+0x5fb0>
  406ec0:	mov	x8, x9
  406ec4:	mov	w13, #0x5c                  	// #92
  406ec8:	add	x14, x14, #0xa02
  406ecc:	b	406edc <ferror@plt+0x4e8c>
  406ed0:	mov	w10, #0x9                   	// #9
  406ed4:	strb	w10, [x8], #1
  406ed8:	add	x9, x9, #0x1
  406edc:	ldrb	w10, [x9]
  406ee0:	cmp	w10, #0x5c
  406ee4:	b.eq	406ef8 <ferror@plt+0x4ea8>  // b.none
  406ee8:	cbz	w10, 406fdc <ferror@plt+0x4f8c>
  406eec:	strb	w10, [x8], #1
  406ef0:	add	x9, x9, #0x1
  406ef4:	b	406edc <ferror@plt+0x4e8c>
  406ef8:	ldrsb	w10, [x9, #1]!
  406efc:	sub	w10, w10, #0x23
  406f00:	cmp	w10, #0x53
  406f04:	b.hi	406fc4 <ferror@plt+0x4f74>  // b.pmore
  406f08:	adr	x11, 406ed0 <ferror@plt+0x4e80>
  406f0c:	ldrb	w12, [x14, x10]
  406f10:	add	x11, x11, x12, lsl #2
  406f14:	br	x11
  406f18:	mov	w10, #0x23                  	// #35
  406f1c:	strb	w10, [x8], #1
  406f20:	add	x9, x9, #0x1
  406f24:	b	406edc <ferror@plt+0x4e8c>
  406f28:	strb	w13, [x8], #1
  406f2c:	add	x9, x9, #0x1
  406f30:	b	406edc <ferror@plt+0x4e8c>
  406f34:	mov	w10, #0x8                   	// #8
  406f38:	strb	w10, [x8], #1
  406f3c:	add	x9, x9, #0x1
  406f40:	b	406edc <ferror@plt+0x4e8c>
  406f44:	mov	w10, #0xb                   	// #11
  406f48:	strb	w10, [x8], #1
  406f4c:	add	x9, x9, #0x1
  406f50:	b	406edc <ferror@plt+0x4e8c>
  406f54:	mov	w10, #0x3f                  	// #63
  406f58:	strb	w10, [x8], #1
  406f5c:	add	x9, x9, #0x1
  406f60:	b	406edc <ferror@plt+0x4e8c>
  406f64:	mov	w10, #0x1b                  	// #27
  406f68:	strb	w10, [x8], #1
  406f6c:	add	x9, x9, #0x1
  406f70:	b	406edc <ferror@plt+0x4e8c>
  406f74:	mov	w10, #0xc                   	// #12
  406f78:	strb	w10, [x8], #1
  406f7c:	add	x9, x9, #0x1
  406f80:	b	406edc <ferror@plt+0x4e8c>
  406f84:	mov	w10, #0x20                  	// #32
  406f88:	strb	w10, [x8], #1
  406f8c:	add	x9, x9, #0x1
  406f90:	b	406edc <ferror@plt+0x4e8c>
  406f94:	mov	w10, #0x7                   	// #7
  406f98:	strb	w10, [x8], #1
  406f9c:	add	x9, x9, #0x1
  406fa0:	b	406edc <ferror@plt+0x4e8c>
  406fa4:	mov	w10, #0xd                   	// #13
  406fa8:	strb	w10, [x8], #1
  406fac:	add	x9, x9, #0x1
  406fb0:	b	406edc <ferror@plt+0x4e8c>
  406fb4:	mov	w10, #0xa                   	// #10
  406fb8:	strb	w10, [x8], #1
  406fbc:	add	x9, x9, #0x1
  406fc0:	b	406edc <ferror@plt+0x4e8c>
  406fc4:	strb	w13, [x8]
  406fc8:	ldrb	w10, [x9], #1
  406fcc:	add	x11, x8, #0x2
  406fd0:	strb	w10, [x8, #1]
  406fd4:	mov	x8, x11
  406fd8:	b	406edc <ferror@plt+0x4e8c>
  406fdc:	ldur	x9, [x29, #-16]
  406fe0:	sub	x9, x8, x9
  406fe4:	cmp	x9, w0, sxtw
  406fe8:	b.gt	4073d0 <ferror@plt+0x5380>
  406fec:	strb	wzr, [x8]
  406ff0:	ldur	x24, [x29, #-16]
  406ff4:	b	407024 <ferror@plt+0x4fd4>
  406ff8:	mov	x24, xzr
  406ffc:	b	407024 <ferror@plt+0x4fd4>
  407000:	add	x0, sp, #0x8
  407004:	bl	40490c <ferror@plt+0x28bc>
  407008:	cmp	x0, #0x0
  40700c:	add	x8, sp, #0x8
  407010:	csel	x0, x8, x0, eq  // eq = none
  407014:	bl	401d80 <strdup@plt>
  407018:	mov	x24, x0
  40701c:	stur	x0, [x29, #-16]
  407020:	cbz	x0, 40737c <ferror@plt+0x532c>
  407024:	ldr	x8, [x28]
  407028:	ldrsb	x9, [x24]
  40702c:	ldrh	w8, [x8, x9, lsl #1]
  407030:	tbz	w8, #10, 407058 <ferror@plt+0x5008>
  407034:	mov	x0, x24
  407038:	bl	40490c <ferror@plt+0x28bc>
  40703c:	cbz	x0, 407358 <ferror@plt+0x5308>
  407040:	bl	401d80 <strdup@plt>
  407044:	cbz	x0, 40732c <ferror@plt+0x52dc>
  407048:	mov	x24, x0
  40704c:	ldur	x0, [x29, #-16]
  407050:	bl	401e80 <free@plt>
  407054:	stur	x24, [x29, #-16]
  407058:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  40705c:	add	x9, x9, #0x350
  407060:	ldp	x8, x9, [x9]
  407064:	cmp	x8, x9
  407068:	b.ne	4070ac <ferror@plt+0x505c>  // b.any
  40706c:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  407070:	ldr	x0, [x9, #840]
  407074:	lsl	x8, x8, #4
  407078:	add	x1, x8, #0xa0
  40707c:	bl	401d70 <realloc@plt>
  407080:	cbz	x0, 40732c <ferror@plt+0x52dc>
  407084:	adrp	x10, 41a000 <ferror@plt+0x17fb0>
  407088:	add	x10, x10, #0x348
  40708c:	ldr	x8, [x10, #8]
  407090:	ldur	x24, [x29, #-16]
  407094:	mov	x28, x0
  407098:	mov	x26, x27
  40709c:	add	x9, x8, #0xa
  4070a0:	str	x0, [x10]
  4070a4:	str	x9, [x10, #16]
  4070a8:	b	4070b8 <ferror@plt+0x5068>
  4070ac:	adrp	x9, 41a000 <ferror@plt+0x17fb0>
  4070b0:	ldr	x28, [x9, #840]
  4070b4:	mov	x26, x27
  4070b8:	add	x27, x28, x8, lsl #4
  4070bc:	mov	x22, x27
  4070c0:	add	x0, sp, #0x8c
  4070c4:	str	x24, [x22, #8]!
  4070c8:	bl	401d80 <strdup@plt>
  4070cc:	adrp	x24, 41a000 <ferror@plt+0x17fb0>
  4070d0:	str	x0, [x27]
  4070d4:	cbz	x0, 407338 <ferror@plt+0x52e8>
  4070d8:	ldr	x8, [x24, #848]
  4070dc:	mov	x27, x26
  4070e0:	add	x22, sp, #0x110
  4070e4:	add	x8, x8, #0x1
  4070e8:	str	x8, [x24, #848]
  4070ec:	b	406ddc <ferror@plt+0x4d8c>
  4070f0:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4070f4:	ldr	x8, [x8, #4048]
  4070f8:	ldr	x24, [x8]
  4070fc:	bl	401c80 <getpid@plt>
  407100:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407104:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407108:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  40710c:	mov	w2, w0
  407110:	mov	x0, x24
  407114:	add	x1, x1, #0xac6
  407118:	add	x3, x3, #0xab7
  40711c:	add	x4, x4, #0xc17
  407120:	adrp	x24, 41a000 <ferror@plt+0x17fb0>
  407124:	bl	402020 <fprintf@plt>
  407128:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40712c:	add	x1, sp, #0x8c
  407130:	add	x0, x0, #0xd13
  407134:	bl	4075e8 <ferror@plt+0x5598>
  407138:	ldrb	w8, [sp, #8]
  40713c:	cmp	w8, #0x5c
  407140:	stur	xzr, [x29, #-16]
  407144:	b.ne	406e88 <ferror@plt+0x4e38>  // b.any
  407148:	b	406e98 <ferror@plt+0x4e48>
  40714c:	mov	w22, wzr
  407150:	b	4071d8 <ferror@plt+0x5188>
  407154:	mov	w22, wzr
  407158:	mov	x0, x21
  40715c:	bl	401c70 <fclose@plt>
  407160:	b	4071d8 <ferror@plt+0x5188>
  407164:	bl	401fe0 <__errno_location@plt>
  407168:	ldr	w8, [x0]
  40716c:	neg	w22, w8
  407170:	b	407158 <ferror@plt+0x5108>
  407174:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  407178:	ldr	x8, [x8, #4048]
  40717c:	ldr	x21, [x8]
  407180:	bl	401c80 <getpid@plt>
  407184:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407188:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  40718c:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  407190:	mov	w2, w0
  407194:	add	x1, x1, #0xac6
  407198:	add	x3, x3, #0xab7
  40719c:	add	x4, x4, #0xc17
  4071a0:	mov	x0, x21
  4071a4:	bl	402020 <fprintf@plt>
  4071a8:	ldr	x1, [x22, #832]
  4071ac:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4071b0:	add	x0, x0, #0xcee
  4071b4:	bl	4075e8 <ferror@plt+0x5598>
  4071b8:	ldr	x0, [x22, #832]
  4071bc:	adrp	x1, 407000 <ferror@plt+0x4fb0>
  4071c0:	add	x1, x1, #0xc20
  4071c4:	bl	401c90 <fopen@plt>
  4071c8:	cbnz	x0, 406db0 <ferror@plt+0x4d60>
  4071cc:	bl	401fe0 <__errno_location@plt>
  4071d0:	ldr	w8, [x0]
  4071d4:	neg	w22, w8
  4071d8:	ldr	x1, [x24, #848]
  4071dc:	cbz	x1, 407204 <ferror@plt+0x51b4>
  4071e0:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4071e4:	ldrb	w8, [x8, #808]
  4071e8:	tbnz	w8, #3, 4072e4 <ferror@plt+0x5294>
  4071ec:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4071f0:	ldr	x0, [x8, #840]
  4071f4:	adrp	x3, 407000 <ferror@plt+0x4fb0>
  4071f8:	add	x3, x3, #0xb44
  4071fc:	mov	w2, #0x10                  	// #16
  407200:	bl	401c20 <qsort@plt>
  407204:	cbnz	w22, 40726c <ferror@plt+0x521c>
  407208:	ldr	x21, [x24, #848]
  40720c:	cbz	x21, 40726c <ferror@plt+0x521c>
  407210:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  407214:	ldrb	w8, [x8, #808]
  407218:	tbnz	w8, #3, 407294 <ferror@plt+0x5244>
  40721c:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  407220:	ldr	x22, [x8, #840]
  407224:	mov	x23, xzr
  407228:	b	407238 <ferror@plt+0x51e8>
  40722c:	cmp	x23, x24
  407230:	mov	x21, x24
  407234:	b.cs	40726c <ferror@plt+0x521c>  // b.hs, b.nlast
  407238:	add	x8, x21, x23
  40723c:	lsr	x24, x8, #1
  407240:	add	x25, x22, x24, lsl #4
  407244:	ldr	x1, [x25]
  407248:	mov	x0, x20
  40724c:	bl	401e30 <strcmp@plt>
  407250:	tbnz	w0, #31, 40722c <ferror@plt+0x51dc>
  407254:	cbz	w0, 407264 <ferror@plt+0x5214>
  407258:	add	x23, x24, #0x1
  40725c:	mov	x24, x21
  407260:	b	40722c <ferror@plt+0x51dc>
  407264:	ldr	x0, [x25, #8]
  407268:	cbnz	x0, 407270 <ferror@plt+0x5220>
  40726c:	mov	x0, x19
  407270:	add	sp, sp, #0x2, lsl #12
  407274:	add	sp, sp, #0x120
  407278:	ldp	x20, x19, [sp, #80]
  40727c:	ldp	x22, x21, [sp, #64]
  407280:	ldp	x24, x23, [sp, #48]
  407284:	ldp	x26, x25, [sp, #32]
  407288:	ldp	x28, x27, [sp, #16]
  40728c:	ldp	x29, x30, [sp], #96
  407290:	ret
  407294:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  407298:	ldr	x8, [x8, #4048]
  40729c:	ldr	x21, [x8]
  4072a0:	bl	401c80 <getpid@plt>
  4072a4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4072a8:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4072ac:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  4072b0:	mov	w2, w0
  4072b4:	add	x1, x1, #0xac6
  4072b8:	add	x3, x3, #0xab7
  4072bc:	add	x4, x4, #0xc17
  4072c0:	mov	x0, x21
  4072c4:	bl	402020 <fprintf@plt>
  4072c8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4072cc:	add	x0, x0, #0xce2
  4072d0:	mov	x1, x20
  4072d4:	bl	4075e8 <ferror@plt+0x5598>
  4072d8:	ldr	x21, [x24, #848]
  4072dc:	cbnz	x21, 40721c <ferror@plt+0x51cc>
  4072e0:	b	40726c <ferror@plt+0x521c>
  4072e4:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4072e8:	ldr	x8, [x8, #4048]
  4072ec:	ldr	x21, [x8]
  4072f0:	bl	401c80 <getpid@plt>
  4072f4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4072f8:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4072fc:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  407300:	mov	w2, w0
  407304:	add	x1, x1, #0xac6
  407308:	add	x3, x3, #0xab7
  40730c:	add	x4, x4, #0xc17
  407310:	mov	x0, x21
  407314:	bl	402020 <fprintf@plt>
  407318:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  40731c:	add	x0, x0, #0xd83
  407320:	bl	4075e8 <ferror@plt+0x5598>
  407324:	ldr	x1, [x24, #848]
  407328:	b	4071ec <ferror@plt+0x519c>
  40732c:	mov	w22, #0xfffffff4            	// #-12
  407330:	adrp	x24, 41a000 <ferror@plt+0x17fb0>
  407334:	b	407370 <ferror@plt+0x5320>
  407338:	cbz	x28, 40736c <ferror@plt+0x531c>
  40733c:	ldr	x0, [x22]
  407340:	bl	401e80 <free@plt>
  407344:	ldr	x0, [x27]
  407348:	bl	401e80 <free@plt>
  40734c:	stp	xzr, xzr, [x27]
  407350:	mov	w22, #0xfffffff4            	// #-12
  407354:	b	407158 <ferror@plt+0x5108>
  407358:	ldrb	w8, [x27, #808]
  40735c:	adrp	x24, 41a000 <ferror@plt+0x17fb0>
  407360:	tbnz	w8, #3, 407388 <ferror@plt+0x5338>
  407364:	mov	w22, #0xffffffea            	// #-22
  407368:	b	407370 <ferror@plt+0x5320>
  40736c:	mov	w22, #0xfffffff4            	// #-12
  407370:	ldur	x0, [x29, #-16]
  407374:	bl	401e80 <free@plt>
  407378:	b	407158 <ferror@plt+0x5108>
  40737c:	mov	w22, #0xfffffff4            	// #-12
  407380:	adrp	x24, 41a000 <ferror@plt+0x17fb0>
  407384:	b	407158 <ferror@plt+0x5108>
  407388:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  40738c:	ldr	x8, [x8, #4048]
  407390:	ldr	x22, [x8]
  407394:	bl	401c80 <getpid@plt>
  407398:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40739c:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4073a0:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  4073a4:	mov	w2, w0
  4073a8:	add	x1, x1, #0xac6
  4073ac:	add	x3, x3, #0xab7
  4073b0:	add	x4, x4, #0xc17
  4073b4:	mov	x0, x22
  4073b8:	bl	402020 <fprintf@plt>
  4073bc:	ldur	x1, [x29, #-16]
  4073c0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4073c4:	add	x0, x0, #0xd1c
  4073c8:	bl	4075e8 <ferror@plt+0x5598>
  4073cc:	b	407364 <ferror@plt+0x5314>
  4073d0:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4073d4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4073d8:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4073dc:	add	x0, x0, #0xd3b
  4073e0:	add	x1, x1, #0xd4f
  4073e4:	add	x3, x3, #0xd5c
  4073e8:	mov	w2, #0x1ac                 	// #428
  4073ec:	bl	401fd0 <__assert_fail@plt>
  4073f0:	stp	x29, x30, [sp, #-32]!
  4073f4:	str	x19, [sp, #16]
  4073f8:	mov	x29, sp
  4073fc:	mov	x19, x2
  407400:	bl	406d04 <ferror@plt+0x4cb4>
  407404:	cbz	x0, 40742c <ferror@plt+0x53dc>
  407408:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40740c:	ldrb	w8, [x8, #868]
  407410:	and	w8, w8, #0x3
  407414:	cmp	w8, #0x1
  407418:	b.ne	40742c <ferror@plt+0x53dc>  // b.any
  40741c:	mov	x1, x19
  407420:	ldr	x19, [sp, #16]
  407424:	ldp	x29, x30, [sp], #32
  407428:	b	401b60 <fputs@plt>
  40742c:	ldr	x19, [sp, #16]
  407430:	ldp	x29, x30, [sp], #32
  407434:	ret
  407438:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40743c:	ldrb	w8, [x8, #868]
  407440:	and	w8, w8, #0x3
  407444:	cmp	w8, #0x1
  407448:	b.ne	407464 <ferror@plt+0x5414>  // b.any
  40744c:	mov	x3, x0
  407450:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  407454:	add	x0, x0, #0x9a1
  407458:	mov	w1, #0x4                   	// #4
  40745c:	mov	w2, #0x1                   	// #1
  407460:	b	401ef0 <fwrite@plt>
  407464:	ret
  407468:	stp	x29, x30, [sp, #-32]!
  40746c:	str	x19, [sp, #16]
  407470:	mov	x29, sp
  407474:	cbz	x0, 4074ec <ferror@plt+0x549c>
  407478:	ldrb	w8, [x0]
  40747c:	mov	x19, x0
  407480:	cbz	w8, 4074ec <ferror@plt+0x549c>
  407484:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407488:	add	x1, x1, #0xa56
  40748c:	mov	x0, x19
  407490:	bl	401d50 <strcasecmp@plt>
  407494:	cbz	w0, 4074e0 <ferror@plt+0x5490>
  407498:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40749c:	add	x1, x1, #0xa5b
  4074a0:	mov	x0, x19
  4074a4:	bl	401d50 <strcasecmp@plt>
  4074a8:	cbz	w0, 4074fc <ferror@plt+0x54ac>
  4074ac:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4074b0:	add	x1, x1, #0xa61
  4074b4:	mov	x0, x19
  4074b8:	bl	401d50 <strcasecmp@plt>
  4074bc:	cbz	w0, 40750c <ferror@plt+0x54bc>
  4074c0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4074c4:	add	x1, x1, #0xc62
  4074c8:	mov	x0, x19
  4074cc:	bl	401d50 <strcasecmp@plt>
  4074d0:	cmp	w0, #0x0
  4074d4:	mov	w8, #0xffffffea            	// #-22
  4074d8:	mov	w9, #0x3                   	// #3
  4074dc:	csel	w0, w9, w8, eq  // eq = none
  4074e0:	ldr	x19, [sp, #16]
  4074e4:	ldp	x29, x30, [sp], #32
  4074e8:	ret
  4074ec:	mov	w0, #0xffffffea            	// #-22
  4074f0:	ldr	x19, [sp, #16]
  4074f4:	ldp	x29, x30, [sp], #32
  4074f8:	ret
  4074fc:	mov	w0, #0x1                   	// #1
  407500:	ldr	x19, [sp, #16]
  407504:	ldp	x29, x30, [sp], #32
  407508:	ret
  40750c:	mov	w0, #0x2                   	// #2
  407510:	ldr	x19, [sp, #16]
  407514:	ldp	x29, x30, [sp], #32
  407518:	ret
  40751c:	stp	x29, x30, [sp, #-32]!
  407520:	stp	x20, x19, [sp, #16]
  407524:	mov	x19, x1
  407528:	mov	x29, sp
  40752c:	cbz	x0, 4075cc <ferror@plt+0x557c>
  407530:	mov	x8, x0
  407534:	ldrb	w9, [x8], #1
  407538:	cmp	w9, #0x3d
  40753c:	csel	x9, x0, x8, ne  // ne = any
  407540:	ldrb	w9, [x9]
  407544:	csel	x20, x8, x0, eq  // eq = none
  407548:	cbz	w9, 4075d0 <ferror@plt+0x5580>
  40754c:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407550:	add	x1, x1, #0xa56
  407554:	mov	x0, x20
  407558:	bl	401d50 <strcasecmp@plt>
  40755c:	cbz	w0, 4075a0 <ferror@plt+0x5550>
  407560:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407564:	add	x1, x1, #0xa5b
  407568:	mov	x0, x20
  40756c:	bl	401d50 <strcasecmp@plt>
  407570:	cbz	w0, 4075ac <ferror@plt+0x555c>
  407574:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407578:	add	x1, x1, #0xa61
  40757c:	mov	x0, x20
  407580:	bl	401d50 <strcasecmp@plt>
  407584:	cbz	w0, 4075bc <ferror@plt+0x556c>
  407588:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  40758c:	add	x1, x1, #0xc62
  407590:	mov	x0, x20
  407594:	bl	401d50 <strcasecmp@plt>
  407598:	cbnz	w0, 4075d0 <ferror@plt+0x5580>
  40759c:	mov	w0, #0x3                   	// #3
  4075a0:	ldp	x20, x19, [sp, #16]
  4075a4:	ldp	x29, x30, [sp], #32
  4075a8:	ret
  4075ac:	mov	w0, #0x1                   	// #1
  4075b0:	ldp	x20, x19, [sp, #16]
  4075b4:	ldp	x29, x30, [sp], #32
  4075b8:	ret
  4075bc:	mov	w0, #0x2                   	// #2
  4075c0:	ldp	x20, x19, [sp, #16]
  4075c4:	ldp	x29, x30, [sp], #32
  4075c8:	ret
  4075cc:	mov	x20, xzr
  4075d0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4075d4:	add	x1, x1, #0x9e0
  4075d8:	mov	w0, #0x1                   	// #1
  4075dc:	mov	x2, x19
  4075e0:	mov	x3, x20
  4075e4:	bl	401f90 <errx@plt>
  4075e8:	sub	sp, sp, #0x120
  4075ec:	stp	x29, x30, [sp, #256]
  4075f0:	add	x29, sp, #0x100
  4075f4:	stp	x28, x19, [sp, #272]
  4075f8:	stp	x1, x2, [x29, #-120]
  4075fc:	stp	x3, x4, [x29, #-104]
  407600:	stp	x5, x6, [x29, #-88]
  407604:	stur	x7, [x29, #-72]
  407608:	stp	q0, q1, [sp]
  40760c:	stp	q2, q3, [sp, #32]
  407610:	stp	q4, q5, [sp, #64]
  407614:	adrp	x19, 419000 <ferror@plt+0x16fb0>
  407618:	ldr	x19, [x19, #4048]
  40761c:	mov	x9, #0xffffffffffffffc8    	// #-56
  407620:	mov	x10, sp
  407624:	sub	x11, x29, #0x78
  407628:	movk	x9, #0xff80, lsl #32
  40762c:	add	x12, x29, #0x20
  407630:	add	x10, x10, #0x80
  407634:	add	x11, x11, #0x38
  407638:	stp	x10, x9, [x29, #-16]
  40763c:	stp	x12, x11, [x29, #-32]
  407640:	mov	x8, x0
  407644:	ldr	x0, [x19]
  407648:	ldp	q0, q1, [x29, #-32]
  40764c:	sub	x2, x29, #0x40
  407650:	mov	x1, x8
  407654:	stp	q6, q7, [sp, #96]
  407658:	stp	q0, q1, [x29, #-64]
  40765c:	bl	401fb0 <vfprintf@plt>
  407660:	ldr	x1, [x19]
  407664:	mov	w0, #0xa                   	// #10
  407668:	bl	401c10 <fputc@plt>
  40766c:	ldp	x28, x19, [sp, #272]
  407670:	ldp	x29, x30, [sp, #256]
  407674:	add	sp, sp, #0x120
  407678:	ret
  40767c:	stp	x29, x30, [sp, #-96]!
  407680:	stp	x28, x27, [sp, #16]
  407684:	stp	x26, x25, [sp, #32]
  407688:	stp	x24, x23, [sp, #48]
  40768c:	stp	x22, x21, [sp, #64]
  407690:	stp	x20, x19, [sp, #80]
  407694:	mov	x29, sp
  407698:	sub	sp, sp, #0x1, lsl #12
  40769c:	sub	sp, sp, #0x20
  4076a0:	mov	x19, x0
  4076a4:	add	x0, sp, #0x18
  4076a8:	mov	w2, #0x1000                	// #4096
  4076ac:	mov	w1, wzr
  4076b0:	bl	401d10 <memset@plt>
  4076b4:	cbz	x19, 407714 <ferror@plt+0x56c4>
  4076b8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4076bc:	ldr	x8, [x8, #816]
  4076c0:	cbz	x8, 407714 <ferror@plt+0x56c4>
  4076c4:	ldrb	w8, [x8]
  4076c8:	cbz	w8, 407714 <ferror@plt+0x56c4>
  4076cc:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4076d0:	ldrb	w8, [x8, #808]
  4076d4:	tbnz	w8, #2, 407ae4 <ferror@plt+0x5a94>
  4076d8:	mov	x0, x19
  4076dc:	bl	401bf0 <opendir@plt>
  4076e0:	cbz	x0, 407b34 <ferror@plt+0x5ae4>
  4076e4:	adrp	x21, 41a000 <ferror@plt+0x17fb0>
  4076e8:	add	x21, x21, #0x330
  4076ec:	mov	x20, x0
  4076f0:	ldr	x0, [x21]
  4076f4:	bl	401b50 <strlen@plt>
  4076f8:	ldr	x8, [x21, #8]
  4076fc:	str	x0, [sp, #16]
  407700:	cbz	x8, 407740 <ferror@plt+0x56f0>
  407704:	mov	x0, x8
  407708:	bl	401b50 <strlen@plt>
  40770c:	str	x0, [sp, #8]
  407710:	b	407a8c <ferror@plt+0x5a3c>
  407714:	mov	w19, #0xffffffea            	// #-22
  407718:	mov	w0, w19
  40771c:	add	sp, sp, #0x1, lsl #12
  407720:	add	sp, sp, #0x20
  407724:	ldp	x20, x19, [sp, #80]
  407728:	ldp	x22, x21, [sp, #64]
  40772c:	ldp	x24, x23, [sp, #48]
  407730:	ldp	x26, x25, [sp, #32]
  407734:	ldp	x28, x27, [sp, #16]
  407738:	ldp	x29, x30, [sp], #96
  40773c:	ret
  407740:	str	xzr, [sp, #8]
  407744:	b	407a8c <ferror@plt+0x5a3c>
  407748:	mov	x24, x0
  40774c:	ldrb	w8, [x24, #19]!
  407750:	cmp	w8, #0x2e
  407754:	b.eq	407a8c <ferror@plt+0x5a3c>  // b.none
  407758:	ldrb	w9, [x0, #18]
  40775c:	cmp	w9, #0xa
  407760:	b.hi	407a8c <ferror@plt+0x5a3c>  // b.pmore
  407764:	mov	w10, #0x1                   	// #1
  407768:	lsl	w9, w10, w9
  40776c:	mov	w10, #0x501                 	// #1281
  407770:	tst	w9, w10
  407774:	b.eq	407a8c <ferror@plt+0x5a3c>  // b.none
  407778:	cbz	w8, 407a8c <ferror@plt+0x5a3c>
  40777c:	mov	x0, x24
  407780:	bl	401b50 <strlen@plt>
  407784:	cmp	x0, #0x1, lsl #12
  407788:	b.hi	407a8c <ferror@plt+0x5a3c>  // b.pmore
  40778c:	mov	w1, #0x2e                  	// #46
  407790:	mov	x0, x24
  407794:	bl	401db0 <strrchr@plt>
  407798:	cmp	x0, #0x0
  40779c:	csinc	x25, x24, x0, eq  // eq = none
  4077a0:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4077a4:	mov	x0, x25
  4077a8:	add	x1, x1, #0xbec
  4077ac:	bl	401e30 <strcmp@plt>
  4077b0:	cbz	w0, 407830 <ferror@plt+0x57e0>
  4077b4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4077b8:	mov	x0, x25
  4077bc:	add	x1, x1, #0xbf4
  4077c0:	bl	401e30 <strcmp@plt>
  4077c4:	cbz	w0, 407874 <ferror@plt+0x5824>
  4077c8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4077cc:	mov	x0, x25
  4077d0:	add	x1, x1, #0xc23
  4077d4:	bl	401e30 <strcmp@plt>
  4077d8:	cbz	w0, 4078b8 <ferror@plt+0x5868>
  4077dc:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4077e0:	ldrb	w8, [x8, #808]
  4077e4:	tbz	w8, #2, 407a8c <ferror@plt+0x5a3c>
  4077e8:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  4077ec:	ldr	x8, [x8, #4048]
  4077f0:	ldr	x23, [x8]
  4077f4:	bl	401c80 <getpid@plt>
  4077f8:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4077fc:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407800:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  407804:	mov	w2, w0
  407808:	mov	x0, x23
  40780c:	add	x1, x1, #0xac6
  407810:	add	x3, x3, #0xab7
  407814:	add	x4, x4, #0xad4
  407818:	bl	402020 <fprintf@plt>
  40781c:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  407820:	add	x0, x0, #0xc05
  407824:	mov	x1, x25
  407828:	bl	4075e8 <ferror@plt+0x5598>
  40782c:	b	407a8c <ferror@plt+0x5a3c>
  407830:	mov	w22, wzr
  407834:	cmp	x25, x24
  407838:	b.eq	407880 <ferror@plt+0x5830>  // b.none
  40783c:	mov	w1, #0x40                  	// #64
  407840:	mov	x0, x24
  407844:	bl	401ee0 <strchr@plt>
  407848:	cmp	x0, #0x0
  40784c:	add	x26, x0, #0x1
  407850:	csinc	x8, xzr, x0, eq  // eq = none
  407854:	cbz	x0, 407894 <ferror@plt+0x5844>
  407858:	mvn	x9, x8
  40785c:	sub	x8, x8, #0x1
  407860:	cmp	x8, x24
  407864:	add	x27, x9, x25
  407868:	b.eq	4078c8 <ferror@plt+0x5878>  // b.none
  40786c:	mov	x1, x26
  407870:	b	40789c <ferror@plt+0x584c>
  407874:	mov	w22, #0x1                   	// #1
  407878:	cmp	x25, x24
  40787c:	b.ne	40783c <ferror@plt+0x57ec>  // b.any
  407880:	mov	x28, xzr
  407884:	mov	x26, xzr
  407888:	mov	x23, xzr
  40788c:	mov	x27, xzr
  407890:	b	4078d0 <ferror@plt+0x5880>
  407894:	mov	x1, xzr
  407898:	mov	x27, xzr
  40789c:	cmp	x0, #0x0
  4078a0:	csel	x8, x26, x25, ne  // ne = any
  4078a4:	mvn	x9, x24
  4078a8:	add	x23, x8, x9
  4078ac:	mov	x28, x24
  4078b0:	mov	x26, x1
  4078b4:	b	4078d0 <ferror@plt+0x5880>
  4078b8:	mov	w22, #0x2                   	// #2
  4078bc:	cmp	x25, x24
  4078c0:	b.ne	40783c <ferror@plt+0x57ec>  // b.any
  4078c4:	b	407880 <ferror@plt+0x5830>
  4078c8:	mov	x28, xzr
  4078cc:	mov	x23, xzr
  4078d0:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4078d4:	cmp	x28, #0x0
  4078d8:	ldrb	w8, [x8, #808]
  4078dc:	mov	w9, #0x15                  	// #21
  4078e0:	csinc	w9, w9, wzr, ne  // ne = any
  4078e4:	mov	w10, #0xa                   	// #10
  4078e8:	orr	w10, w9, w10
  4078ec:	cmp	x26, #0x0
  4078f0:	csel	w25, w9, w10, eq  // eq = none
  4078f4:	tbnz	w8, #2, 407994 <ferror@plt+0x5944>
  4078f8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4078fc:	add	x8, x8, #0x328
  407900:	add	x21, x8, x22, lsl #2
  407904:	ldr	w8, [x21, #64]!
  407908:	cmp	w25, w8
  40790c:	b.lt	407a8c <ferror@plt+0x5a3c>  // b.tstop
  407910:	cbz	x23, 407938 <ferror@plt+0x58e8>
  407914:	ldr	x8, [sp, #16]
  407918:	cmp	x23, x8
  40791c:	b.ne	407a8c <ferror@plt+0x5a3c>  // b.any
  407920:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  407924:	ldr	x1, [x8, #816]
  407928:	ldr	x2, [sp, #16]
  40792c:	mov	x0, x28
  407930:	bl	401cc0 <strncmp@plt>
  407934:	cbnz	w0, 407a8c <ferror@plt+0x5a3c>
  407938:	cbz	x27, 407968 <ferror@plt+0x5918>
  40793c:	ldr	x8, [sp, #8]
  407940:	cbz	x8, 407a8c <ferror@plt+0x5a3c>
  407944:	ldr	x8, [sp, #8]
  407948:	cmp	x27, x8
  40794c:	b.ne	407a8c <ferror@plt+0x5a3c>  // b.any
  407950:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  407954:	ldr	x1, [x8, #824]
  407958:	ldr	x2, [sp, #8]
  40795c:	mov	x0, x26
  407960:	bl	401cc0 <strncmp@plt>
  407964:	cbnz	w0, 407a8c <ferror@plt+0x5a3c>
  407968:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  40796c:	ldrb	w8, [x8, #808]
  407970:	tbnz	w8, #2, 407a00 <ferror@plt+0x59b0>
  407974:	cmp	w22, #0x2
  407978:	str	w25, [x21]
  40797c:	b.ne	407a8c <ferror@plt+0x5a3c>  // b.any
  407980:	add	x0, sp, #0x18
  407984:	mov	w2, #0x1000                	// #4096
  407988:	mov	x1, x24
  40798c:	bl	401f80 <strncpy@plt>
  407990:	b	407a8c <ferror@plt+0x5a3c>
  407994:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  407998:	ldr	x8, [x8, #4048]
  40799c:	ldr	x21, [x8]
  4079a0:	bl	401c80 <getpid@plt>
  4079a4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  4079a8:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  4079ac:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  4079b0:	mov	w2, w0
  4079b4:	mov	x0, x21
  4079b8:	add	x1, x1, #0xac6
  4079bc:	add	x3, x3, #0xab7
  4079c0:	add	x4, x4, #0xad4
  4079c4:	bl	402020 <fprintf@plt>
  4079c8:	adrp	x8, 41a000 <ferror@plt+0x17fb0>
  4079cc:	add	x8, x8, #0x328
  4079d0:	add	x8, x8, w22, uxtw #2
  4079d4:	ldr	w3, [x8, #64]
  4079d8:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  4079dc:	add	x0, x0, #0xb92
  4079e0:	mov	x1, x24
  4079e4:	mov	w2, w25
  4079e8:	mov	x4, x23
  4079ec:	mov	x5, x28
  4079f0:	mov	x6, x27
  4079f4:	mov	x7, x26
  4079f8:	bl	4075e8 <ferror@plt+0x5598>
  4079fc:	b	4078f8 <ferror@plt+0x58a8>
  407a00:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  407a04:	ldr	x8, [x8, #4048]
  407a08:	ldr	x23, [x8]
  407a0c:	bl	401c80 <getpid@plt>
  407a10:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407a14:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407a18:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  407a1c:	mov	w2, w0
  407a20:	mov	x0, x23
  407a24:	add	x1, x1, #0xac6
  407a28:	add	x3, x3, #0xab7
  407a2c:	add	x4, x4, #0xad4
  407a30:	bl	402020 <fprintf@plt>
  407a34:	cbz	w22, 407a64 <ferror@plt+0x5a14>
  407a38:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407a3c:	cmp	w22, #0x2
  407a40:	add	x1, x1, #0xc23
  407a44:	b.eq	407a6c <ferror@plt+0x5a1c>  // b.none
  407a48:	adrp	x8, 408000 <ferror@plt+0x5fb0>
  407a4c:	adrp	x9, 408000 <ferror@plt+0x5fb0>
  407a50:	cmp	w22, #0x1
  407a54:	add	x8, x8, #0xbfb
  407a58:	add	x9, x9, #0xbf4
  407a5c:	csel	x1, x9, x8, eq  // eq = none
  407a60:	b	407a6c <ferror@plt+0x5a1c>
  407a64:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407a68:	add	x1, x1, #0xbec
  407a6c:	ldr	w2, [x21]
  407a70:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  407a74:	add	x0, x0, #0xbce
  407a78:	mov	w3, w25
  407a7c:	bl	4075e8 <ferror@plt+0x5598>
  407a80:	cmp	w22, #0x2
  407a84:	str	w25, [x21]
  407a88:	b.eq	407980 <ferror@plt+0x5930>  // b.none
  407a8c:	mov	x0, x20
  407a90:	bl	401d60 <readdir@plt>
  407a94:	cbnz	x0, 407748 <ferror@plt+0x56f8>
  407a98:	ldrb	w8, [sp, #24]
  407a9c:	cbz	w8, 407ad4 <ferror@plt+0x5a84>
  407aa0:	adrp	x0, 41a000 <ferror@plt+0x17fb0>
  407aa4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407aa8:	add	x8, sp, #0x18
  407aac:	add	x0, x0, #0x340
  407ab0:	add	x1, x1, #0xbff
  407ab4:	add	x3, sp, #0x18
  407ab8:	mov	x2, x19
  407abc:	strb	wzr, [x8, #4095]
  407ac0:	bl	401c30 <asprintf@plt>
  407ac4:	cmp	w0, #0x0
  407ac8:	mov	w8, #0xfffffff4            	// #-12
  407acc:	csel	w19, wzr, w8, gt
  407ad0:	b	407ad8 <ferror@plt+0x5a88>
  407ad4:	mov	w19, wzr
  407ad8:	mov	x0, x20
  407adc:	bl	401d90 <closedir@plt>
  407ae0:	b	407718 <ferror@plt+0x56c8>
  407ae4:	adrp	x8, 419000 <ferror@plt+0x16fb0>
  407ae8:	ldr	x8, [x8, #4048]
  407aec:	ldr	x20, [x8]
  407af0:	bl	401c80 <getpid@plt>
  407af4:	adrp	x1, 408000 <ferror@plt+0x5fb0>
  407af8:	adrp	x3, 408000 <ferror@plt+0x5fb0>
  407afc:	adrp	x4, 408000 <ferror@plt+0x5fb0>
  407b00:	mov	w2, w0
  407b04:	add	x1, x1, #0xac6
  407b08:	add	x3, x3, #0xab7
  407b0c:	add	x4, x4, #0xad4
  407b10:	mov	x0, x20
  407b14:	bl	402020 <fprintf@plt>
  407b18:	adrp	x0, 408000 <ferror@plt+0x5fb0>
  407b1c:	add	x0, x0, #0xb80
  407b20:	mov	x1, x19
  407b24:	bl	4075e8 <ferror@plt+0x5598>
  407b28:	mov	x0, x19
  407b2c:	bl	401bf0 <opendir@plt>
  407b30:	cbnz	x0, 4076e4 <ferror@plt+0x5694>
  407b34:	bl	401fe0 <__errno_location@plt>
  407b38:	ldr	w8, [x0]
  407b3c:	neg	w19, w8
  407b40:	b	407718 <ferror@plt+0x56c8>
  407b44:	ldr	x0, [x0]
  407b48:	ldr	x1, [x1]
  407b4c:	b	401e30 <strcmp@plt>
  407b50:	stp	x29, x30, [sp, #-64]!
  407b54:	mov	x29, sp
  407b58:	stp	x19, x20, [sp, #16]
  407b5c:	adrp	x20, 419000 <ferror@plt+0x16fb0>
  407b60:	add	x20, x20, #0xc80
  407b64:	stp	x21, x22, [sp, #32]
  407b68:	adrp	x21, 419000 <ferror@plt+0x16fb0>
  407b6c:	add	x21, x21, #0xc78
  407b70:	sub	x20, x20, x21
  407b74:	mov	w22, w0
  407b78:	stp	x23, x24, [sp, #48]
  407b7c:	mov	x23, x1
  407b80:	mov	x24, x2
  407b84:	bl	401ae8 <memcpy@plt-0x38>
  407b88:	cmp	xzr, x20, asr #3
  407b8c:	b.eq	407bb8 <ferror@plt+0x5b68>  // b.none
  407b90:	asr	x20, x20, #3
  407b94:	mov	x19, #0x0                   	// #0
  407b98:	ldr	x3, [x21, x19, lsl #3]
  407b9c:	mov	x2, x24
  407ba0:	add	x19, x19, #0x1
  407ba4:	mov	x1, x23
  407ba8:	mov	w0, w22
  407bac:	blr	x3
  407bb0:	cmp	x20, x19
  407bb4:	b.ne	407b98 <ferror@plt+0x5b48>  // b.any
  407bb8:	ldp	x19, x20, [sp, #16]
  407bbc:	ldp	x21, x22, [sp, #32]
  407bc0:	ldp	x23, x24, [sp, #48]
  407bc4:	ldp	x29, x30, [sp], #64
  407bc8:	ret
  407bcc:	nop
  407bd0:	ret
  407bd4:	nop
  407bd8:	adrp	x2, 41a000 <ferror@plt+0x17fb0>
  407bdc:	mov	x1, #0x0                   	// #0
  407be0:	ldr	x2, [x2, #680]
  407be4:	b	401c00 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407be8 <.fini>:
  407be8:	stp	x29, x30, [sp, #-16]!
  407bec:	mov	x29, sp
  407bf0:	ldp	x29, x30, [sp], #16
  407bf4:	ret
