{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 18:20:12 2013 " "Info: Processing started: Tue Nov 05 18:20:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArithcircuitLogic4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ArithcircuitLogic4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ArithcircuitLogic4bits " "Info: Found entity 1: ArithcircuitLogic4bits" {  } { { "ArithcircuitLogic4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/ArithcircuitLogic4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Info: Found entity 1: lpm_mux3" {  } { { "lpm_mux3.tdf" "" { Text "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lpm_mux3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiccircuit1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logiccircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logiccircuit1bit " "Info: Found entity 1: logiccircuit1bit" {  } { { "logiccircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/logiccircuit1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register4bit " "Info: Found entity 1: Register4bit" {  } { { "Register4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Register4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Logiccircuit4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Logiccircuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Logiccircuit4bit " "Info: Found entity 1: Logiccircuit4bit" {  } { { "Logiccircuit4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Logiccircuit4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stateindicator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Stateindicator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Stateindicator " "Info: Found entity 1: Stateindicator" {  } { { "Stateindicator.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Stateindicator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab3top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3top " "Info: Found entity 1: Lab3top" {  } { { "Lab3top.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Lab3top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "State4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file State4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 State4bits " "Info: Found entity 1: State4bits" {  } { { "State4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/State4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1bit " "Info: Found entity 1: fulladder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/fulladder1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcircuit1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arithcircuit1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcircuit1bit " "Info: Found entity 1: arithcircuit1bit" {  } { { "arithcircuit1bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/arithcircuit1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithcicuit4bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file arithcicuit4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 arithcicuit4bit " "Info: Found entity 1: arithcicuit4bit" {  } { { "arithcicuit4bit.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/arithcicuit4bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Arithcircuit4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Arithcircuit4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arithcircuit4bits " "Info: Found entity 1: Arithcircuit4bits" {  } { { "Arithcircuit4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/Arithcircuit4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitBinaryToDual7Seg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitBinaryToDual7Seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bitBinaryToDual7Seg " "Info: Found entity 1: 4bitBinaryToDual7Seg" {  } { { "4bitBinaryToDual7Seg.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/4bitBinaryToDual7Seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab42a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab42a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab42a " "Info: Found entity 1: lab42a" {  } { { "lab42a.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/lab42a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file FullAdder4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4bits " "Info: Found entity 1: FullAdder4bits" {  } { { "FullAdder4bits.bdf" "" { Schematic "D:/Documents/U N I/CEG 2136/Labs/Lab3/LAB3/FullAdder4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "State4bits " "Info: Elaborating entity \"State4bits\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Info: Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "4 " "Info: Implemented 4 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 18:20:13 2013 " "Info: Processing ended: Tue Nov 05 18:20:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
