;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV 207, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	CMP @127, 100
	CMP @127, 100
	SPL 0, <-4
	SPL 0, <-4
	SPL 0, <-4
	SUB #72, @200
	SPL 0, -202
	MOV 207, <-20
	SUB #3, -0
	MOV #12, @10
	JMN 61, 201
	SPL 0, -202
	SUB @927, 606
	MOV -1, <-20
	MOV -7, <-20
	ADD 100, 9
	JMZ 130, 9
	JMZ 130, 9
	JMN 210, 32
	SUB @121, 106
	SUB -7, <-420
	SUB @127, 100
	SUB #72, @200
	SUB 12, @10
	SPL 0, -202
	ADD 100, 9
	SUB #72, <290
	ADD 270, 1
	SLT 1, 0
	SUB #22, @10
	ADD 270, 1
	SUB @121, 106
	SUB #72, @200
	SUB 12, @10
	SPL 0, -202
	SPL 0, -202
	SUB @127, 100
	MOV -1, <-20
	MOV 207, <-20
	ADD 270, <60
	CMP -7, <-420
	SPL 10, -202
	MOV 207, <-20
	CMP -7, <-420
