# hdl2vlog

> **WARNING:** this is a WIP project in an early stage (Sep, 2023).

VHDL / System Verilog to Verilog converter, based on [Yosys](https://github.com/YosysHQ/yosys), and the plugins [ghdl-yosys-plugin](https://github.com/ghdl/ghdl-yosys-plugin) and [synlig](https://github.com/chipsalliance/synlig). It relies on [Docker](https://docs.docker.com/get-docker) and [PyFPGA containers](https://github.com/PyFPGA/containers).
