#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct  8 15:40:38 2020
# Process ID: 12780
# Current directory: C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6612 C:\Users\LiuYang_Laptop\Desktop\25_ov5640_sd\ov5640_sd.xpr
# Log file: C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/vivado.log
# Journal file: C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ov5640_sd.xpr
INFO: [Project 1-313] Project file moved from 'F:/intel_project/AX7020/update2017p4/21_ov5640_sd' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_alinx_ov5640_0_0
system_axi_mem_intercon_0
system_axi_vdma_0_0
system_v_tc_0_0
system_axi_vdma_1_0
system_auto_pc_0
system_processing_system7_0_axi_periph_0
system_v_axi4s_vid_out_0_0
system_rst_processing_system7_0_100M_0
system_rst_processing_system7_0_150M_0
system_xlconstant_1_0
system_axis_subset_converter_0_1
system_axi_gpio_0_0
system_xbar_1
system_xbar_0
system_auto_pc_1

INFO: [Project 1-230] Project 'ov5640_sd.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 875.656 ; gain = 259.281
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {system_axi_vdma_1_0 system_rst_processing_system7_0_100M_0 system_v_tc_0_0 system_axi_gpio_0_0 system_processing_system7_0_axi_periph_0 system_rst_processing_system7_0_150M_0 system_axis_subset_converter_0_1 system_xlconstant_1_0 system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_0 system_axi_vdma_0_0 system_alinx_ov5640_0_0}] -log ip_upgrade.log
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ov5640_sd.srcs/sources_1/bd/system/system.bd>
Upgrading 'C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ov5640_sd.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_alinx_ov5640_0_0 from alinx ov5640 5.4 to alinx ov5640 5.4
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 20
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 16 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_1_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_axis_subset_converter_0_1 (AXI4-Stream Subset Converter 1.1) from revision 15 to revision 18
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 16 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_150M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 8 to revision 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_v_axi4s_vid_out_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded system_v_tc_0_0 (Video Timing Controller 6.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_1_0 (Constant 1.1) from revision 3 to revision 5
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\LiuYang_Laptop\Desktop\25_ov5640_sd\ov5640_sd.srcs\sources_1\bd\system\system.bd> 
INFO: [BD 41-2124] The block design file <C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ov5640_sd.srcs/sources_1/bd/system/system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ov5640_sd.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/LiuYang_Laptop/Desktop/25_ov5640_sd/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:51 ; elapsed = 00:01:03 . Memory (MB): peak = 1602.785 ; gain = 37.191
export_ip_user_files -of_objects [get_ips {system_axi_vdma_1_0 system_rst_processing_system7_0_100M_0 system_v_tc_0_0 system_axi_gpio_0_0 system_processing_system7_0_axi_periph_0 system_rst_processing_system7_0_150M_0 system_axis_subset_converter_0_1 system_xlconstant_1_0 system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_0 system_axi_vdma_0_0 system_alinx_ov5640_0_0}] -no_script -sync -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  8 16:35:33 2020...
