module ClkDiv_tb();
	reg Clk_s, ClkReset_s;
   wire ClkOut_s;
   ClkDiv ClkDiv_1(Clk_s,ClkReset_s,ClkOut_s);
   // Clock Procedure
   always begin
      Clk_s <= 0;
      #10; 
      Clk_s <= 1;
      #10;
   end 
   initial begin
      ClkReset_s <= 1;
      @(posedge Clk_s);
      #5 ClkReset_s <= 0;
      @(posedge Clk_s);
  end
endmodule
