
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.359675                       # Number of seconds simulated
sim_ticks                                359675292006                       # Number of ticks simulated
final_tick                               692677735893                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 280500                       # Simulator instruction rate (inst/s)
host_op_rate                                   280500                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33629661                       # Simulator tick rate (ticks/s)
host_mem_usage                                2356912                       # Number of bytes of host memory used
host_seconds                                 10695.18                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        15296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        10752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        15296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  5                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        42527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        29894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 72421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        42527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks             890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                  890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks             890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        42527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        29894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                73311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         407                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                          5                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       407                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                        5                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      26048                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                     320                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                26048                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                  320                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                  43                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  13                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  19                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                   7                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                  13                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  27                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                  39                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 43                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                  6                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 17                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 20                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 90                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 22                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                   1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                   1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                   0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                   1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                   1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                  1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  0                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                  0                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  359527310136                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   407                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                    5                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.808696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.857833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   405.263698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64              63     54.78%     54.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             19     16.52%     71.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             11      9.57%     80.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256              4      3.48%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320              2      1.74%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              2      1.74%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              4      3.48%     91.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              2      1.74%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              2      1.74%     94.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              2      1.74%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              1      0.87%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             1      0.87%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      0.87%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776             1      0.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          115                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      1722860                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                11870360                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    2035000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                   8112500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      4233.07                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19932.43                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                29165.50                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.07                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.07                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.00                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       4.27                       # Average write queue length over time
system.mem_ctrls.readRowHits                      292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  872639102.27                       # Average gap between requests
system.membus.throughput                        73311                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 345                       # Transaction distribution
system.membus.trans_dist::ReadResp                345                       # Transaction distribution
system.membus.trans_dist::Writeback                 5                       # Transaction distribution
system.membus.trans_dist::ReadExReq                62                       # Transaction distribution
system.membus.trans_dist::ReadExResp               62                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    819                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  26368                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy              150516                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1281993                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       299163472                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    172290704                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8101851                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    211380603                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       151683988                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     71.758707                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        52142257                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        39794                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            609789365                       # DTB read hits
system.switch_cpus.dtb.read_misses             861117                       # DTB read misses
system.switch_cpus.dtb.read_acv                     7                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        610650482                       # DTB read accesses
system.switch_cpus.dtb.write_hits           313659167                       # DTB write hits
system.switch_cpus.dtb.write_misses              2141                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       313661308                       # DTB write accesses
system.switch_cpus.dtb.data_hits            923448532                       # DTB hits
system.switch_cpus.dtb.data_misses             863258                       # DTB misses
system.switch_cpus.dtb.data_acv                     7                       # DTB access violations
system.switch_cpus.dtb.data_accesses        924311790                       # DTB accesses
system.switch_cpus.itb.fetch_hits           318104422                       # ITB hits
system.switch_cpus.itb.fetch_misses             20801                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       318125223                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles               1080105983                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    634258657                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2319808669                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           299163472                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    203826245                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             408811543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        30938759                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       13334196                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles        10584                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       138986                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          195                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         318104422                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6248558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1079330363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.149304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.125457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        670518820     62.12%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20538216      1.90%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         44760426      4.15%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         36395131      3.37%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37035017      3.43%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24711195      2.29%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         49851188      4.62%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         34401923      3.19%     85.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        161118447     14.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1079330363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.276976                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.147760                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        640631165                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      11352791                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         404008950                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        746465                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       22590991                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     59682603                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        185397                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2296961973                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        437305                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       22590991                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        645619921                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3810865                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2910065                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         399614986                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4783534                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2267634755                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         28727                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         139895                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       3942021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1597537804                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2981470540                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2017474106                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    963996434                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162864                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        121374914                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120177                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87027                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          10652643                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    623046748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    322316659                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13119851                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5676086                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2143239659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2103393659                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3899084                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    142739511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     92010148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          750                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1079330363                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.948795                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.864831                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    319488992     29.60%     29.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    212923067     19.73%     49.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    186085580     17.24%     66.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    121850567     11.29%     77.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    119795034     11.10%     88.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     61666988      5.71%     94.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     41438767      3.84%     98.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     12050891      1.12%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4030477      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1079330363                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            6816      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           673      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             8      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     13380075     18.61%     18.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        569531      0.79%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       33872393     47.12%     66.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      24061781     33.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     857309900     40.76%     40.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       585427      0.03%     40.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154805339      7.36%     48.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40501208      1.93%     50.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7238553      0.34%     50.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    104939905      4.99%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3870209      0.18%     55.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       227113      0.01%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    616483348     29.31%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    317432657     15.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2103393659                       # Type of FU issued
system.switch_cpus.iq.rate                   1.947396                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            71891278                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034179                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4129853452                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1624138381                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1486754837                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1232054583                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    662092386                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    584161813                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1543898328                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       631386609                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     89244567                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     42424544                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        56420                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       119834                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     26667455                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1608                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       22590991                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          276395                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         27647                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2247058397                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1370854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     623046748                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    322316659                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        86987                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          25698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           147                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       119834                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5266374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2987626                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8254000                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2086761974                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     610655299                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     16631677                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             103645213                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            924316653                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        283390524                       # Number of branches executed
system.switch_cpus.iew.exec_stores          313661354                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.931997                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2077692340                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2070916650                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         986187740                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1371387848                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.917327                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.719117                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    147648357                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7916640                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1056739372                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.986671                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.643857                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    466936245     44.19%     44.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    203202261     19.23%     63.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     86278235      8.16%     71.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     52454975      4.96%     76.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     53042199      5.02%     81.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     35385968      3.35%     84.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     37351070      3.53%     88.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23642705      2.24%     90.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     98445714      9.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1056739372                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099393359                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099393359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271395                       # Number of memory references committed
system.switch_cpus.commit.loads             580622191                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693124                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572041650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679454444                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233723                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      98445714                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3205318084                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4516675066                       # The number of ROB writes
system.switch_cpus.timesIdled                     901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  775620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.540053                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.540053                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.851670                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.851670                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2243014140                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1032947189                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         627959666                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        498131528                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1947003                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             48324                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.368683                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1779130456                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  121476775                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         53488.358060                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2          7634.256000                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          61122.614060                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   2                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   3                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1    889565228                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 40492258.333333                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.936085                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.063915                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            4924.570521                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1         2324                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2         3486                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1         94324                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2         141486                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1       165496                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2       248244                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                        17                       # number of replacements
system.l2.tags.tagsinuse                 48591.549079                       # Cycle average of tags in use
system.l2.tags.total_refs                      232595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48675                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.778531                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    37601.831730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   201.276077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    25.348002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3993.725296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6769.367973                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.286879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.030470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.051646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.370724                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst           12                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        92617                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   92629                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            49381                       # number of Writeback hits
system.l2.Writeback_hits::total                 49381                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        44838                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44838                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst            12                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        137455                       # number of demand (read+write) hits
system.l2.demand_hits::total                   137467                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           12                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       137455                       # number of overall hits
system.l2.overall_hits::total                  137467                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          106                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   345                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data           62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  62                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          168                       # number of demand (read+write) misses
system.l2.demand_misses::total                    407                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          239                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          168                       # number of overall misses
system.l2.overall_misses::total                   407                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     14774940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      5790127                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        20565067                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data      3635651                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3635651                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     14774940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      9425778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         24200718                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     14774940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      9425778                       # number of overall miss cycles
system.l2.overall_miss_latency::total        24200718                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        92723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               92974                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        49381                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             49381                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        44900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44900                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       137623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               137874                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       137623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              137874                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.952191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.001143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003711                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.001381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001381                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.952191                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.001221                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002952                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.952191                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.001221                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002952                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 61819.832636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 54623.839623                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59608.889855                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 58639.532258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58639.532258                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 61819.832636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 56105.821429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59461.223587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 61819.832636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 56105.821429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59461.223587                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                    5                       # number of writebacks
system.l2.writebacks::total                         5                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          106                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              345                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data           62                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             62                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               407                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              407                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     12957300                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      4973765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     17931065                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data      3163543                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3163543                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     12957300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      8137308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     21094608                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     12957300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      8137308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     21094608                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.952191                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.001143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.003711                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.001381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001381                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.952191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.001221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.952191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.001221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002952                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54214.644351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46922.311321                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51974.101449                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 51024.887097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51024.887097                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 54214.644351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 48436.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51829.503686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 54214.644351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 48436.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51829.503686                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                    33319831                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq              92974                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             92974                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            49381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44900                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       324627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                325129                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        16064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11968256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total           11984320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus              11984320                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy           95243661                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            296973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         137512470                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2080113321                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 19385283.331165                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  19385283.331165                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               226                       # number of replacements
system.cpu.icache.tags.tagsinuse          4028.349988                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1316057305                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          309078.747064                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   211.336226                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  3817.013762                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.051596                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.931888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983484                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    318104081                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       318104081                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    318104081                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        318104081                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    318104081                       # number of overall hits
system.cpu.icache.overall_hits::total       318104081                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           339                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          339                       # number of overall misses
system.cpu.icache.overall_misses::total           339                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     19222833                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19222833                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     19222833                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19222833                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     19222833                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19222833                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    318104420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    318104420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    318104420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    318104420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    318104420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    318104420                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 56704.522124                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56704.522124                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 56704.522124                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56704.522124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 56704.522124                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56704.522124                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          976                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           88                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           88                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          251                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          251                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          251                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          251                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          251                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     15058323                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15058323                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     15058323                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15058323                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     15058323                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15058323                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59993.318725                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59993.318725                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 59993.318725                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59993.318725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 59993.318725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59993.318725                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1024886824                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           55130789                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 40028356.173743                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 2235511.998223                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  42263868.171966                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          411                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          411                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 2493641.907543                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 134138.172749                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.948954                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.051046                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     224.200220                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        12330                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        12330                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1          433                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       489068                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       489501                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1181625                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1181625                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1     1.053528                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements            136744                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2875.112638                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1091823015                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            139619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           7820.017440                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   894.037707                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data  1981.074931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.218271                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.483661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.701932                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    520307932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       520307932                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    295515445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      295515445                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86298                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    815823377                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        815823377                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    815823377                       # number of overall hits
system.cpu.dcache.overall_hits::total       815823377                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       148937                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        148937                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        47479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        47479                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       196416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         196416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       196416                       # number of overall misses
system.cpu.dcache.overall_misses::total        196416                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    734198072                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    734198072                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    255177385                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    255177385                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        15984                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        15984                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    989375457                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    989375457                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    989375457                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    989375457                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    520456869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    520456869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    816019793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    816019793                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    816019793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    816019793                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000161                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000161                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000035                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000241                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4929.588161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4929.588161                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  5374.531582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5374.531582                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5328                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5328                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  5037.142886                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5037.142886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  5037.142886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5037.142886                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.055556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        49381                       # number of writebacks
system.cpu.dcache.writebacks::total             49381                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        56213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56213                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         2580                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2580                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        58793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        58793                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58793                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        92724                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        92724                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        44899                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44899                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       137623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       137623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       137623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       137623                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    350737168                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    350737168                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    173514391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    173514391                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    524251559                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    524251559                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    524251559                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    524251559                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000169                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000169                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000169                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000169                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3782.593158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3782.593158                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3864.549121                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3864.549121                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3809.330991                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3809.330991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3809.330991                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3809.330991                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
