#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Sat Sep  2 21:44:43 2023
# Process ID: 34056
# Current directory: C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.runs/synth_1/main.vds
# Journal file: C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.runs/synth_1\vivado.jou
# Running On: GriffinDesk, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 16, Host memory: 34281 MB
#-----------------------------------------------------------
source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/utils_1/imports/synth_1/cacode.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/utils_1/imports/synth_1/cacode.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7s50ftgb196-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50ftgb196-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1276.070 ; gain = 411.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:21]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:54]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:55]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:56]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:57]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:58]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:59]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:60]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.runs/synth_1/.Xil/Vivado-34056-GriffinDesk/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.runs/synth_1/.Xil/Vivado-34056-GriffinDesk/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'cwiz' [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:82]
WARNING: [Synth 8-7023] instance 'cwiz' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:82]
INFO: [Synth 8-6157] synthesizing module 'nco' [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sources_1/new/nco.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nco' (0#1) [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sources_1/new/nco.v:23]
INFO: [Synth 8-6157] synthesizing module 'cacode' [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/cacode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cacode' (0#1) [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/cacode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:21]
WARNING: [Synth 8-6014] Unused sequential element ca_l_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:106]
WARNING: [Synth 8-6014] Unused sequential element ca_p_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:106]
WARNING: [Synth 8-6014] Unused sequential element sample_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:131]
WARNING: [Synth 8-6014] Unused sequential element file_buf_idx_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:127]
WARNING: [Synth 8-6014] Unused sequential element die_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:135]
WARNING: [Synth 8-6014] Unused sequential element dqe_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:135]
WARNING: [Synth 8-6014] Unused sequential element dip_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:136]
WARNING: [Synth 8-6014] Unused sequential element dqp_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:136]
WARNING: [Synth 8-6014] Unused sequential element dil_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:137]
WARNING: [Synth 8-6014] Unused sequential element dql_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:137]
WARNING: [Synth 8-6014] Unused sequential element ie_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:139]
WARNING: [Synth 8-6014] Unused sequential element qe_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:140]
WARNING: [Synth 8-6014] Unused sequential element ip_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:141]
WARNING: [Synth 8-6014] Unused sequential element qp_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:142]
WARNING: [Synth 8-6014] Unused sequential element il_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:143]
WARNING: [Synth 8-6014] Unused sequential element ql_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:144]
WARNING: [Synth 8-6014] Unused sequential element ie_buf_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:147]
WARNING: [Synth 8-6014] Unused sequential element qe_buf_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:148]
WARNING: [Synth 8-6014] Unused sequential element ip_buf_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:149]
WARNING: [Synth 8-6014] Unused sequential element qp_buf_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:150]
WARNING: [Synth 8-6014] Unused sequential element il_buf_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:151]
WARNING: [Synth 8-6014] Unused sequential element ql_buf_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:152]
WARNING: [Synth 8-6014] Unused sequential element save_num_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:146]
WARNING: [Synth 8-6014] Unused sequential element save_idx_reg was removed.  [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/sim_1/new/main.sv:147]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.766 ; gain = 501.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.766 ; gain = 501.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.766 ; gain = 501.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1366.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cwiz'
Finished Parsing XDC File [c:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cwiz'
Parsing XDC File [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/constrs_1/new/io.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/constrs_1/new/io.xdc:1]
Finished Parsing XDC File [C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/constrs_1/new/io.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1406.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50ftgb196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for cwiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.srcs/utils_1/imports/synth_1/cacode.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|cacode      | T0         | 32x4          | LUT            | 
|cacode      | T1         | 32x4          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.840 ; gain = 541.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1406.840 ; gain = 501.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1406.840 ; gain = 541.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5ac35fea
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 36 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1417.480 ; gain = 929.988
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/griff/GPS_stuff_testing/GPS_stuff_testing.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  2 21:45:16 2023...
