// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2020-2022 NXP
 */

#include <dt-bindings/clock/s32gen1-clock-freq.h>
#include <dt-bindings/clock/s32gen1-clock.h>
#include <dt-bindings/reset/s32gen1-wkpu.h>

/ {
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c4 = &i2c4;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges = <0x0 0x40000000 0x0 0x40000000 0x0 0x14000000>;

		mc_cgm0: mc_cgm0@40030000 {
			compatible = "nxp,s32cc-mc_cgm0";
			reg = <0x0 0x40030000 0x0 0x3000>;

			assigned-clocks =
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX0>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX3>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX4>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX5>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX7>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX8>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX9>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX10>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX12>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX14>,
				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX16>,
				<&plat_clks S32GEN1_CLK_XBAR_2X>,
				<&plat_clks S32GEN1_CLK_PER>,
				<&plat_clks S32GEN1_CLK_FTM0_REF>,
				<&plat_clks S32GEN1_CLK_FTM1_REF>,
				<&plat_clks S32GEN1_CLK_CAN_PE>,
				<&plat_clks S32GEN1_CLK_LIN_BAUD>,
				<&plat_clks S32GEN1_CLK_GMAC0_TS>,
				<&plat_clks S32GEN1_CLK_SPI>,
				<&plat_clks S32GEN1_CLK_SDHC>,
				<&plat_clks S32GEN1_CLK_QSPI_2X>;
			assigned-clock-parents =
				<&plat_clks S32GEN1_CLK_ARM_PLL_DFS1>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI2>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI3>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS1>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS3>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI7>;
			assigned-clock-rates =
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<0>,
				<80000000>,
				<40000000>,
				<40000000>,
				<80000000>,
				<125000000>,
				<200000000>,
				<100000000>,
				<400000000>,
				<S32GEN1_QSPI_2X_CLK_FREQ>;
		};

		armpll: armpll@40038000 {
			compatible = "nxp,s32cc-armpll";
			reg = <0x0 0x40038000 0x0 0x3000>;

			assigned-clocks =
				<&plat_clks S32GEN1_CLK_ARM_PLL_MUX>,
				<&plat_clks S32GEN1_CLK_ARM_PLL_VCO>,
				<&plat_clks S32GEN1_CLK_ARM_PLL_PHI0>;
			assigned-clock-parents =
				<&plat_clks S32GEN1_CLK_FXOSC>;
		};

		periphpll: periphpll@4003c000 {
			compatible = "nxp,s32cc-periphpll";
			reg = <0x0 0x4003c000 0x0 0x3000>;

			assigned-clocks =
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_MUX>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_VCO>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI0>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI2>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI3>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI7>;
			assigned-clock-parents =
				<&plat_clks S32GEN1_CLK_FXOSC>;
			assigned-clock-rates =
				<0>,
				<S32GEN1_PERIPH_PLL_VCO_FREQ>, <100000000>,
				<80000000>, <80000000>,
				<125000000>, <200000000>,
				<125000000>, <100000000>;
		};

		accelpll: accelpll@40040000 {
			compatible = "nxp,s32cc-accelpll";
			reg = <0x0 0x40040000 0x0 0x3000>;
		};

		ddrpll: ddrpll@40044000 {
			compatible = "nxp,s32cc-ddrpll";
			reg = <0x0 0x40044000 0x0 0x3000>;
		};

		fxosc: fxosc@40050000 {
			compatible = "fixed-clock", "nxp,s32cc-fxosc";
			reg = <0x0 0x40050000 0x0 0x3000>;
			clock-frequency = <S32GEN1_FXOSC_FREQ>;
			#clock-cells = <1>;
		};

		armdfs: armdfs@40054000 {
			compatible = "nxp,s32cc-armdfs";
			reg = <0x0 0x40054000 0x0 0x3000>;

			assigned-clocks =
				<&plat_clks S32GEN1_CLK_ARM_PLL_DFS1>,
				<&plat_clks S32GEN1_CLK_ARM_PLL_DFS2>;
			assigned-clock-rates =
				<0>,
				<800000000>;
		};

		periphdfs: periphdfs@40058000 {
			compatible = "nxp,s32cc-periphdfs";
			reg = <0x0 0x40058000 0x0 0x3000>;

			assigned-clocks =
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS1>,
				<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS3>;
			assigned-clock-rates =
				<S32GEN1_PERIPH_DFS1_FREQ>,
				<S32GEN1_PERIPH_DFS3_FREQ>;
		};

		rgm: rgm@40078000 {
			compatible = "nxp,s32cc-rgm";
			reg = <0x0 0x40078000 0x0 0x3000>;
		};

		mc_me: mc_me@40088000 {
			compatible = "nxp,s32cc-mc_me";
			reg = <0x0 0x40088000 0x0 0x3000>;
		};

		wkpu: wkpu@40090000 {
			compatible = "nxp,s32cc-wkpu";
			reg = <0x0 0x40090000 0x0 0x10000>, /* WKPU */
			      <0x0 0x4007cb04 0x0 0x4>; /* S32G_STDBY_GPR */
			/*
			 * Enable RTC as wake-up source
			 */
			nxp,irqs = <S32GEN1_WKPU_RTC_IRQ
				    S32GEN1_WKPU_IRQ_RISING
				    S32GEN1_WKPU_PULL_DIS>;

			nxp,warm-boot = <S32GEN1_WKPU_LONG_BOOT>;

			status = "disabled";
		};

		i2c0: i2c@401e4000 {
			compatible = "nxp,s32cc-i2c";
			reg = <0x0 0x401e4000 0x0 0x10000>;
		};

		i2c4: i2c@402dc000 {
			compatible = "nxp,s32cc-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0x402dc000 0x0 0x10000>;
		};

		ddr_errata: ddr_errata@403c0000 {
			compatible = "nxp,s32cc-ddr";
			reg = <0x0 0x403c0000 0x0 0x100>;
			status = "disabled";
		};

		rdc: rdc@440080000 {
			compatible = "nxp,s32cc-rdc";
			reg = <0x0 0x40080000 0x0 0x3000>;
		};
	};

	firc: firc {
		compatible = "fixed-clock";
		clock-frequency = <51000000>;
		#clock-cells = <1>;
	};

	sirc: sirc {
		compatible = "fixed-clock";
		clock-frequency = <32000>;
		#clock-cells = <1>;
	};

	ftm0_ext: ftm0_ext {
		compatible = "fixed-clock";
		clock-frequency = <20000000>;
		#clock-cells = <1>;
	};

	ftm1_ext: ftm1_ext {
		compatible = "fixed-clock";
		clock-frequency = <20000000>;
		#clock-cells = <1>;
	};

	gmac0_ext_rx: gmac0_ext_rx {
		compatible = "fixed-clock";
		clock-frequency = <25000000>;
		#clock-cells = <1>;
	};

	gmac0_ext_tx: gmac0_ext_tx {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <1>;
	};

	gmac0_ext_ref: gmac0_ext_ref {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		#clock-cells = <1>;
	};

	gmac0_ext_ts: gmac0_ext_ts {
		compatible = "fixed-clock";
		clock-frequency = <200000000>;
		#clock-cells = <1>;
	};

	serdes0_lane0_ext_cdr: serdes0_lane0_ext_cdr {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <1>;
	};

	serdes0_lane0_ext_tx: serdes0_lane0_ext_tx {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <1>;
	};

	serdes0_lane1_ext_cdr: serdes0_lane1_ext_cdr {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <1>;
	};

	serdes0_lane1_ext_tx: serdes0_lane1_ext_tx {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <1>;
	};

	serdes1_lane0_ext_cdr: serdes1_lane0_ext_cdr {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <1>;
	};

	serdes1_lane0_ext_tx: serdes1_lane0_ext_tx {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <1>;
	};

	serdes1_lane1_ext_cdr: serdes1_lane1_ext_cdr {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <1>;
	};

	serdes1_lane1_ext_tx: serdes1_lane1_ext_tx {
		compatible = "fixed-clock";
		clock-frequency = <125000000>;
		#clock-cells = <1>;
	};

	plat_clks: plat_clks {
		compatible = "nxp,s32cc-clocking";
		#address-cells = <2>;
		#size-cells = <2>;
		#clock-cells = <1>;
		status = "okay";

		assigned-clocks =
			<&plat_clks S32GEN1_CLK_FXOSC>,
			<&plat_clks S32GEN1_CLK_FIRC>,
			<&plat_clks S32GEN1_CLK_SIRC>,
			<&plat_clks S32GEN1_CLK_GMAC0_EXT_RX>,
			<&plat_clks S32GEN1_CLK_SERDES0_LANE0_TX>,
			<&plat_clks S32GEN1_CLK_SERDES0_LANE0_CDR>,
			<&plat_clks S32GEN1_CLK_SERDES_REF>;
		assigned-clock-parents =
			<&fxosc 0>,
			<&firc 0>,
			<&sirc 0>,
			<&gmac0_ext_rx 0>,
			<&serdes0_lane0_ext_tx 0>,
			<&serdes0_lane0_ext_cdr 0>;
		assigned-clock-rates =
			<0>, <0>, <0>, <0>,
			<0>, <0>, <100000000>;

		mc_cgm1: mc_cgm1@40034000 {
			compatible = "nxp,s32cc-mc_cgm1";
			reg = <0x0 0x40034000 0x0 0x3000>;

			assigned-clocks =
				<&plat_clks S32GEN1_CLK_MC_CGM1_MUX0>,
				<&plat_clks S32GEN1_CLK_A53_CORE>;
			assigned-clock-parents =
				<&plat_clks S32GEN1_CLK_ARM_PLL_PHI0>,
				<0>;
		};

		mc_cgm5: mc_cgm5@40068000 {
			compatible = "nxp,s32cc-mc_cgm5";
			reg = <0x0 0x40068000 0x0 0x3000>;

			assigned-clocks =
				<&plat_clks S32GEN1_CLK_MC_CGM5_MUX0>,
				<&plat_clks S32GEN1_CLK_DDR>;
			assigned-clock-parents =
				<&plat_clks S32GEN1_CLK_DDR_PLL_PHI0>,
				<0>;
			assigned-clock-rates =
				<0>,
				<S32GEN1_DDR_FREQ>;
		};
	};

	ocotp: ocotp@400a4000 {
		reg = <0x0 0x400a4000 0x0 0x400>;
		status = "okay";
	};

	qspi: quadspi@40134000 {
		compatible = "nxp,s32cc-qspi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x0 0x00000000 0x0 0x20000000>,
			<0x0 0x40134000 0x0 0x1000>;
		reg-names = "QuadSPI-memory", "QuadSPI";
		num-cs = <2>;
		status = "okay";
	};
};
