// Seed: 2251651528
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  input id_2;
  input id_1;
  type_7 id_4 (
      id_3,
      1,
      id_3
  );
  logic id_5;
  logic id_6 = 1'b0;
endmodule
